!Device
manufacturer: nxp.com
part_number: MIMXRT1011
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AIPSTZ1
  description: AIPSTZ Control Registers
  base_addr: 0x4007c000
  size: 0x54
  registers:
  - !Register
    name: MPR
    addr: 0x0
    size_bits: 32
    description: Master Priviledge Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x77000000
    fields:
    - !Field
      name: MPROT5
      bit_offset: 8
      bit_width: 4
      description: Master 5 Priviledge, Buffer, Read, Write Control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT3
      bit_offset: 16
      bit_width: 4
      description: Master 3 Priviledge, Buffer, Read, Write Control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT2
      bit_offset: 20
      bit_width: 4
      description: Master 2 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT1
      bit_offset: 24
      bit_width: 4
      description: Master 1 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT0
      bit_offset: 28
      bit_width: 4
      description: Master 0 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
  - !Register
    name: OPACR
    addr: 0x40
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC7
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC6
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC5
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC4
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC3
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC2
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC1
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC0
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR1
    addr: 0x44
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC15
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC14
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC13
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC12
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC11
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC10
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC9
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC8
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR2
    addr: 0x48
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC23
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC22
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC21
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC20
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC19
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC18
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC17
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC16
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR3
    addr: 0x4c
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC31
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC30
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC29
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC28
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC27
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC26
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC25
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC24
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR4
    addr: 0x50
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC33
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 33
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC32
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 32
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
- !Module
  name: AIPSTZ2
  description: AIPSTZ Control Registers
  base_addr: 0x4017c000
  size: 0x54
  registers:
  - !Register
    name: MPR
    addr: 0x0
    size_bits: 32
    description: Master Priviledge Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x77000000
    fields:
    - !Field
      name: MPROT5
      bit_offset: 8
      bit_width: 4
      description: Master 5 Priviledge, Buffer, Read, Write Control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT3
      bit_offset: 16
      bit_width: 4
      description: Master 3 Priviledge, Buffer, Read, Write Control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT2
      bit_offset: 20
      bit_width: 4
      description: Master 2 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT1
      bit_offset: 24
      bit_width: 4
      description: Master 1 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
    - !Field
      name: MPROT0
      bit_offset: 28
      bit_width: 4
      description: Master 0 Priviledge, Buffer, Read, Write Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MPL0
        1: MPL1
  - !Register
    name: OPACR
    addr: 0x40
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC7
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC6
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC5
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC4
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC3
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC2
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC1
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC0
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR1
    addr: 0x44
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC15
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC14
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC13
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC12
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC11
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC10
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC9
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC8
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR2
    addr: 0x48
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC23
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC22
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC21
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC20
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC19
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC18
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC17
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC16
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR3
    addr: 0x4c
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC31
      bit_offset: 0
      bit_width: 4
      description: Off-platform Peripheral Access Control 31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC30
      bit_offset: 4
      bit_width: 4
      description: Off-platform Peripheral Access Control 30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC29
      bit_offset: 8
      bit_width: 4
      description: Off-platform Peripheral Access Control 29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC28
      bit_offset: 12
      bit_width: 4
      description: Off-platform Peripheral Access Control 28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC27
      bit_offset: 16
      bit_width: 4
      description: Off-platform Peripheral Access Control 27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC26
      bit_offset: 20
      bit_width: 4
      description: Off-platform Peripheral Access Control 26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC25
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC24
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
  - !Register
    name: OPACR4
    addr: 0x50
    size_bits: 32
    description: Off-Platform Peripheral Access Control Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x44444444
    fields:
    - !Field
      name: OPAC33
      bit_offset: 24
      bit_width: 4
      description: Off-platform Peripheral Access Control 33
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
    - !Field
      name: OPAC32
      bit_offset: 28
      bit_width: 4
      description: Off-platform Peripheral Access Control 32
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TP0
        1: TP1
- !Module
  name: DCDC
  description: DCDC
  base_addr: 0x40080000
  size: 0x1000
  registers:
  - !Register
    name: REG0
    addr: 0x0
    size_bits: 32
    description: DCDC Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x14030111
    fields:
    - !Field
      name: PWD_ZCD
      bit_offset: 0
      bit_width: 1
      description: power down the zero cross detection function for discontinuous
        conductor mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_AUTO_CLK_SWITCH
      bit_offset: 1
      bit_width: 1
      description: Disable automatic clock switch from internal osc to xtal clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL_CLK
      bit_offset: 2
      bit_width: 1
      description: select 24 MHz Crystal clock for DCDC, when dcdc_disable_auto_clk_switch
        is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_OSC_INT
      bit_offset: 3
      bit_width: 1
      description: Power down internal osc. Only set this bit, when 24 MHz crystal
        osc is available
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_CUR_SNS_CMP
      bit_offset: 4
      bit_width: 1
      description: The power down signal of the current detector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CUR_SNS_THRSH
      bit_offset: 5
      bit_width: 3
      description: Set the threshold of current detector, if the peak current of the
        inductor exceeds the threshold, the current detector will assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_OVERCUR_DET
      bit_offset: 8
      bit_width: 1
      description: power down overcurrent detection comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVERCUR_TRIG_ADJ
      bit_offset: 9
      bit_width: 2
      description: 'The threshold of over current detection in run mode and power
        save mode: run mode power save mode 0x0 1 A 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_CMP_BATT_DET
      bit_offset: 11
      bit_width: 1
      description: set to "1" to power down the low voltage detection comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADJ_POSLIMIT_BUCK
      bit_offset: 12
      bit_width: 4
      description: adjust value to poslimit_buck register
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_LP_OVERLOAD_SNS
      bit_offset: 16
      bit_width: 1
      description: enable the overload detection in power save mode, if current is
        larger than the overloading threshold (typical value is 50 mA), DCDC will
        switch to the run mode automatically
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_HIGH_VOLT_DET
      bit_offset: 17
      bit_width: 1
      description: power down overvoltage detection comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: LP_OVERLOAD_THRSH
      bit_offset: 18
      bit_width: 2
      description: the threshold of the counting number of charging times during the
        period that lp_overload_freq_sel sets in power save mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: LP_OVERLOAD_FREQ_SEL
      bit_offset: 20
      bit_width: 1
      description: 'the period of counting the charging times in power save mode 0:
        eight 32k cycle 1: sixteen 32k cycle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LP_HIGH_HYS
      bit_offset: 21
      bit_width: 1
      description: Adjust hysteretic value in low power from 12.5mV to 25mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_CMP_OFFSET
      bit_offset: 26
      bit_width: 1
      description: power down output range comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTALOK_DISABLE
      bit_offset: 27
      bit_width: 1
      description: '1''b1: Disable xtalok detection circuit 1''b0: Enable xtalok detection
        circuit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CURRENT_ALERT_RESET
      bit_offset: 28
      bit_width: 1
      description: reset current alert signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_24M_OK
      bit_offset: 29
      bit_width: 1
      description: set to 1 to switch internal ring osc to xtal 24M
      read_allowed: true
      write_allowed: true
    - !Field
      name: STS_DC_OK
      bit_offset: 31
      bit_width: 1
      description: 'Status register to indicate DCDC status. 1''b1: DCDC already settled
        1''b0: DCDC is settling'
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG1
    addr: 0x4
    size_bits: 32
    description: DCDC Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x111ba29c
    fields:
    - !Field
      name: REG_FBK_SEL
      bit_offset: 7
      bit_width: 2
      description: select the feedback point of the internal regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_RLOAD_SW
      bit_offset: 9
      bit_width: 1
      description: control the load resistor of the internal regulator of DCDC, the
        load resistor is connected as default "1", and need set to "0" to disconnect
        the load resistor
      read_allowed: true
      write_allowed: true
    - !Field
      name: LP_CMP_ISRC_SEL
      bit_offset: 12
      bit_width: 2
      description: 'set the current bias of low power comparator 0x0: 50 nA 0x1: 100
        nA 0x2: 200 nA 0x3: 400 nA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_HST_THRESH
      bit_offset: 21
      bit_width: 1
      description: increase the threshold detection for common mode analog comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_EN_HYST
      bit_offset: 23
      bit_width: 1
      description: Enable hysteresis in switching converter common mode analog comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBG_TRIM
      bit_offset: 24
      bit_width: 5
      description: trim bandgap voltage
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x8
    size_bits: 32
    description: DCDC Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x9
    fields:
    - !Field
      name: LOOPCTRL_DC_C
      bit_offset: 0
      bit_width: 2
      description: Ratio of integral control parameter to proportional control parameter
        in the switching DC-DC converter, and can be used to optimize efficiency and
        loop response
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_DC_R
      bit_offset: 2
      bit_width: 4
      description: Magnitude of proportional control parameter in the switching DC-DC
        converter control loop.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_DC_FF
      bit_offset: 6
      bit_width: 3
      description: Two's complement feed forward step in duty cycle in the switching
        DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_EN_RCSCALE
      bit_offset: 9
      bit_width: 3
      description: Enable analog circuit of DC-DC converter to respond faster under
        transient load conditions.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_RCSCALE_THRSH
      bit_offset: 12
      bit_width: 1
      description: Increase the threshold detection for RC scale circuit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPCTRL_HYST_SIGN
      bit_offset: 13
      bit_width: 1
      description: Invert the sign of the hysteresis in DC-DC analog comparators.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BATTMONITOR_EN_BATADJ
      bit_offset: 15
      bit_width: 1
      description: This bit enables the DC-DC to improve efficiency and minimize ripple
        using the information from the BATT_VAL field
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_PULSE_SKIP
      bit_offset: 27
      bit_width: 1
      description: 'Set to "0" : stop charging if the duty cycle is lower than what
        set by dcdc_neglimit_in'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCM_SET_CTRL
      bit_offset: 28
      bit_width: 1
      description: Set high to improve the transition from heavy load to light load
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0xc
    size_bits: 32
    description: DCDC Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x10e
    fields:
    - !Field
      name: TRG
      bit_offset: 0
      bit_width: 5
      description: 'Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: 1.15V
        0x1F:1.575V'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET_LP
      bit_offset: 8
      bit_width: 3
      description: 'Target value of standby (low power) mode 0x0: 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MINPWR_DC_HALFCLK
      bit_offset: 24
      bit_width: 1
      description: Set DCDC clock to half freqeuncy for continuous mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISC_DELAY_TIMING
      bit_offset: 27
      bit_width: 1
      description: Ajust delay to reduce ground noise
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISC_DISABLEFET_LOGIC
      bit_offset: 28
      bit_width: 1
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_STEP
      bit_offset: 30
      bit_width: 1
      description: Disable stepping for the output VDD_SOC of DCDC
      read_allowed: true
      write_allowed: true
- !Module
  name: PIT
  description: PIT
  base_addr: 0x40084000
  size: 0x140
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRZ_0
        1: FRZ_1
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable for PIT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MDIS_0
        1: MDIS_1
  - !Register
    name: LTMR64H
    addr: 0xe0
    size_bits: 32
    description: PIT Upper Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTH
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTMR64L
    addr: 0xe4
    size_bits: 32
    description: PIT Lower Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTL
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER[0]_LDVAL
    addr: 0x100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER[0]_CVAL
    addr: 0x104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER[0]_TCTRL
    addr: 0x108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEN_0
        1: TEN_1
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHN_0
        1: CHN_1
  - !Register
    name: TIMER[0]_TFLG
    addr: 0x10c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIF_0
        1: TIF_1
  - !Register
    name: TIMER[1]_LDVAL
    addr: 0x110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER[1]_CVAL
    addr: 0x114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER[1]_TCTRL
    addr: 0x118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEN_0
        1: TEN_1
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHN_0
        1: CHN_1
  - !Register
    name: TIMER[1]_TFLG
    addr: 0x11c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIF_0
        1: TIF_1
  - !Register
    name: TIMER[2]_LDVAL
    addr: 0x120
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER[2]_CVAL
    addr: 0x124
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER[2]_TCTRL
    addr: 0x128
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEN_0
        1: TEN_1
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHN_0
        1: CHN_1
  - !Register
    name: TIMER[2]_TFLG
    addr: 0x12c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIF_0
        1: TIF_1
  - !Register
    name: TIMER[3]_LDVAL
    addr: 0x130
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER[3]_CVAL
    addr: 0x134
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER[3]_TCTRL
    addr: 0x138
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEN_0
        1: TEN_1
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHN_0
        1: CHN_1
  - !Register
    name: TIMER[3]_TFLG
    addr: 0x13c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIF_0
        1: TIF_1
- !Module
  name: ADC_ETC
  description: ADC_ETC
  base_addr: 0x40088000
  size: 0x150
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: ADC_ETC Global Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0000000
    fields:
    - !Field
      name: TRIG_ENABLE
      bit_offset: 0
      bit_width: 8
      description: TRIG enable register
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT0_TRIG_ENABLE
      bit_offset: 8
      bit_width: 1
      description: 'TSC0 TRIG enable register. 1''b1: enable external TSC0 trigger.
        1''b0: disable external TSC0 trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT0_TRIG_PRIORITY
      bit_offset: 9
      bit_width: 3
      description: External TSC0 trigger priority, 7 is Highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT1_TRIG_ENABLE
      bit_offset: 12
      bit_width: 1
      description: 'TSC1 TRIG enable register. 1''b1: enable external TSC1 trigger.
        1''b0: disable external TSC1 trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT1_TRIG_PRIORITY
      bit_offset: 13
      bit_width: 3
      description: External TSC1 trigger priority, 7 is Highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRE_DIVIDER
      bit_offset: 16
      bit_width: 8
      description: Pre-divider for trig delay and interval .
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_MODE_SEL
      bit_offset: 29
      bit_width: 1
      description: '1''b0: Trig DMA_REQ with latched signal, REQ will be cleared when
        ACK and source request cleared'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSC_BYPASS
      bit_offset: 30
      bit_width: 1
      description: '1''b1: TSC is bypassed to ADC2. 1''b0: TSC not bypassed. To use
        ADC2, this bit should be cleared.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFTRST
      bit_offset: 31
      bit_width: 1
      description: Software reset, high active. When write 1 ,all logical will be
        reset.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DONE0_1_IRQ
    addr: 0x4
    size_bits: 32
    description: ETC DONE0 and DONE1 IRQ State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIG0_DONE0
      bit_offset: 0
      bit_width: 1
      description: TRIG0 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_DONE0
      bit_offset: 1
      bit_width: 1
      description: TRIG1 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_DONE0
      bit_offset: 2
      bit_width: 1
      description: TRIG2 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_DONE0
      bit_offset: 3
      bit_width: 1
      description: TRIG3 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_DONE0
      bit_offset: 4
      bit_width: 1
      description: TRIG4 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_DONE0
      bit_offset: 5
      bit_width: 1
      description: TRIG5 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_DONE0
      bit_offset: 6
      bit_width: 1
      description: TRIG6 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_DONE0
      bit_offset: 7
      bit_width: 1
      description: TRIG7 done0 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG0_DONE1
      bit_offset: 16
      bit_width: 1
      description: TRIG0 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_DONE1
      bit_offset: 17
      bit_width: 1
      description: TRIG1 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_DONE1
      bit_offset: 18
      bit_width: 1
      description: TRIG2 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_DONE1
      bit_offset: 19
      bit_width: 1
      description: TRIG3 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_DONE1
      bit_offset: 20
      bit_width: 1
      description: TRIG4 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_DONE1
      bit_offset: 21
      bit_width: 1
      description: TRIG5 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_DONE1
      bit_offset: 22
      bit_width: 1
      description: TRIG6 done1 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_DONE1
      bit_offset: 23
      bit_width: 1
      description: TRIG7 done1 interrupt detection
      read_allowed: true
      write_allowed: true
  - !Register
    name: DONE2_ERR_IRQ
    addr: 0x8
    size_bits: 32
    description: ETC DONE_2 and DONE_ERR IRQ State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIG0_DONE2
      bit_offset: 0
      bit_width: 1
      description: TRIG0 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_DONE2
      bit_offset: 1
      bit_width: 1
      description: TRIG1 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_DONE2
      bit_offset: 2
      bit_width: 1
      description: TRIG2 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_DONE2
      bit_offset: 3
      bit_width: 1
      description: TRIG3 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_DONE2
      bit_offset: 4
      bit_width: 1
      description: TRIG4 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_DONE2
      bit_offset: 5
      bit_width: 1
      description: TRIG5 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_DONE2
      bit_offset: 6
      bit_width: 1
      description: TRIG6 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_DONE2
      bit_offset: 7
      bit_width: 1
      description: TRIG7 done2 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG0_DONE3
      bit_offset: 8
      bit_width: 1
      description: TRIG0 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_DONE3
      bit_offset: 9
      bit_width: 1
      description: TRIG1 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_DONE3
      bit_offset: 10
      bit_width: 1
      description: TRIG2 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_DONE3
      bit_offset: 11
      bit_width: 1
      description: TRIG3 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_DONE3
      bit_offset: 12
      bit_width: 1
      description: TRIG4 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_DONE3
      bit_offset: 13
      bit_width: 1
      description: TRIG5 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_DONE3
      bit_offset: 14
      bit_width: 1
      description: TRIG6 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_DONE3
      bit_offset: 15
      bit_width: 1
      description: TRIG7 done3 interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG0_ERR
      bit_offset: 16
      bit_width: 1
      description: TRIG0 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_ERR
      bit_offset: 17
      bit_width: 1
      description: TRIG1 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_ERR
      bit_offset: 18
      bit_width: 1
      description: TRIG2 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_ERR
      bit_offset: 19
      bit_width: 1
      description: TRIG3 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_ERR
      bit_offset: 20
      bit_width: 1
      description: TRIG4 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_ERR
      bit_offset: 21
      bit_width: 1
      description: TRIG5 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_ERR
      bit_offset: 22
      bit_width: 1
      description: TRIG6 error interrupt detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_ERR
      bit_offset: 23
      bit_width: 1
      description: TRIG7 error interrupt detection
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CTRL
    addr: 0xc
    size_bits: 32
    description: ETC DMA control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIG0_ENABLE
      bit_offset: 0
      bit_width: 1
      description: When TRIG0 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_ENABLE
      bit_offset: 1
      bit_width: 1
      description: When TRIG1 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_ENABLE
      bit_offset: 2
      bit_width: 1
      description: When TRIG2 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_ENABLE
      bit_offset: 3
      bit_width: 1
      description: When TRIG3 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_ENABLE
      bit_offset: 4
      bit_width: 1
      description: When TRIG4 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_ENABLE
      bit_offset: 5
      bit_width: 1
      description: When TRIG5 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_ENABLE
      bit_offset: 6
      bit_width: 1
      description: When TRIG6 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_ENABLE
      bit_offset: 7
      bit_width: 1
      description: When TRIG7 done enable DMA request
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG0_REQ
      bit_offset: 16
      bit_width: 1
      description: When TRIG0 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG1_REQ
      bit_offset: 17
      bit_width: 1
      description: When TRIG1 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG2_REQ
      bit_offset: 18
      bit_width: 1
      description: When TRIG2 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG3_REQ
      bit_offset: 19
      bit_width: 1
      description: When TRIG3 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG4_REQ
      bit_offset: 20
      bit_width: 1
      description: When TRIG4 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG5_REQ
      bit_offset: 21
      bit_width: 1
      description: When TRIG5 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG6_REQ
      bit_offset: 22
      bit_width: 1
      description: When TRIG6 done DMA request detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG7_REQ
      bit_offset: 23
      bit_width: 1
      description: When TRIG7 done DMA request detection
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_CTRL
    addr: 0x10
    size_bits: 32
    description: ETC_TRIG Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SW_TRIG
      bit_offset: 0
      bit_width: 1
      description: Software write 1 as the TRIGGER. This register is self-clearing.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_MODE
      bit_offset: 4
      bit_width: 1
      description: 'TRIG mode register. 1''b0: hardware trigger. 1''b1: software trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_CHAIN
      bit_offset: 8
      bit_width: 3
      description: 'TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig
        length is 8;'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_PRIORITY
      bit_offset: 12
      bit_width: 3
      description: External trigger priority, 7 is highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_MODE
      bit_offset: 16
      bit_width: 1
      description: 'TRIG mode control . 1''b0: Disable sync mode; 1''b1: Enable sync
        mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAINx_DONE
      bit_offset: 24
      bit_width: 8
      description: 'CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit
        1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt
        bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done
        interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by
        writing a logic 1 to the bits'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_COUNTER
    addr: 0x14
    size_bits: 32
    description: ETC_TRIG Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT_DELAY
      bit_offset: 0
      bit_width: 16
      description: TRIGGER initial delay counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_INTERVAL
      bit_offset: 16
      bit_width: 16
      description: TRIGGER sampling interval counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_CHAIN_1_0
    addr: 0x18
    size_bits: 32
    description: ETC_TRIG Chain 0/1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL0
      bit_offset: 0
      bit_width: 4
      description: CHAIN0 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS0
      bit_offset: 4
      bit_width: 8
      description: CHAIN0 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B0
      bit_offset: 12
      bit_width: 1
      description: 'CHAIN0 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0
      bit_offset: 13
      bit_width: 2
      description: 'CHAIN0 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL1
      bit_offset: 16
      bit_width: 4
      description: CHAIN1 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS1
      bit_offset: 20
      bit_width: 8
      description: CHAIN1 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B1
      bit_offset: 28
      bit_width: 1
      description: 'CHAIN1 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1
      bit_offset: 29
      bit_width: 2
      description: 'CHAIN1 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_CHAIN_3_2
    addr: 0x1c
    size_bits: 32
    description: ETC_TRIG Chain 2/3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL2
      bit_offset: 0
      bit_width: 4
      description: CHAIN2 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS2
      bit_offset: 4
      bit_width: 8
      description: CHAIN2 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B2
      bit_offset: 12
      bit_width: 1
      description: CHAIN2 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2
      bit_offset: 13
      bit_width: 2
      description: CHAIN2 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL3
      bit_offset: 16
      bit_width: 4
      description: CHAIN3 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS3
      bit_offset: 20
      bit_width: 8
      description: CHAIN3 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B3
      bit_offset: 28
      bit_width: 1
      description: CHAIN3 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3
      bit_offset: 29
      bit_width: 2
      description: CHAIN3 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_CHAIN_5_4
    addr: 0x20
    size_bits: 32
    description: ETC_TRIG Chain 4/5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL4
      bit_offset: 0
      bit_width: 4
      description: CHAIN4 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS4
      bit_offset: 4
      bit_width: 8
      description: CHAIN4 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B4
      bit_offset: 12
      bit_width: 1
      description: CHAIN4 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4
      bit_offset: 13
      bit_width: 2
      description: CHAIN4 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL5
      bit_offset: 16
      bit_width: 4
      description: CHAIN5 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS5
      bit_offset: 20
      bit_width: 8
      description: CHAIN5 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B5
      bit_offset: 28
      bit_width: 1
      description: CHAIN5 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5
      bit_offset: 29
      bit_width: 2
      description: CHAIN5 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_CHAIN_7_6
    addr: 0x24
    size_bits: 32
    description: ETC_TRIG Chain 6/7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL6
      bit_offset: 0
      bit_width: 4
      description: CHAIN6 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS6
      bit_offset: 4
      bit_width: 8
      description: CHAIN6 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B6
      bit_offset: 12
      bit_width: 1
      description: CHAIN6 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6
      bit_offset: 13
      bit_width: 2
      description: CHAIN6 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL7
      bit_offset: 16
      bit_width: 4
      description: CHAIN7 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS7
      bit_offset: 20
      bit_width: 8
      description: CHAIN7 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B7
      bit_offset: 28
      bit_width: 1
      description: CHAIN7 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7
      bit_offset: 29
      bit_width: 2
      description: CHAIN7 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG0_RESULT_1_0
    addr: 0x28
    size_bits: 32
    description: ETC_TRIG Result Data 1/0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 12
      description: Result DATA0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA1
      bit_offset: 16
      bit_width: 12
      description: Result DATA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG0_RESULT_3_2
    addr: 0x2c
    size_bits: 32
    description: ETC_TRIG Result Data 3/2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA2
      bit_offset: 0
      bit_width: 12
      description: Result DATA2
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA3
      bit_offset: 16
      bit_width: 12
      description: Result DATA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG0_RESULT_5_4
    addr: 0x30
    size_bits: 32
    description: ETC_TRIG Result Data 5/4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA4
      bit_offset: 0
      bit_width: 12
      description: Result DATA4
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA5
      bit_offset: 16
      bit_width: 12
      description: Result DATA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG0_RESULT_7_6
    addr: 0x34
    size_bits: 32
    description: ETC_TRIG Result Data 7/6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA6
      bit_offset: 0
      bit_width: 12
      description: Result DATA6
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA7
      bit_offset: 16
      bit_width: 12
      description: Result DATA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG1_CTRL
    addr: 0x38
    size_bits: 32
    description: ETC_TRIG Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SW_TRIG
      bit_offset: 0
      bit_width: 1
      description: Software write 1 as the TRIGGER. This register is self-clearing.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_MODE
      bit_offset: 4
      bit_width: 1
      description: 'TRIG mode register. 1''b0: hardware trigger. 1''b1: software trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_CHAIN
      bit_offset: 8
      bit_width: 3
      description: 'TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig
        length is 8;'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_PRIORITY
      bit_offset: 12
      bit_width: 3
      description: External trigger priority, 7 is highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_MODE
      bit_offset: 16
      bit_width: 1
      description: 'TRIG mode control . 1''b0: Disable sync mode; 1''b1: Enable sync
        mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAINx_DONE
      bit_offset: 24
      bit_width: 8
      description: 'CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit
        1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt
        bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done
        interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by
        writing a logic 1 to the bits'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_COUNTER
    addr: 0x3c
    size_bits: 32
    description: ETC_TRIG Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT_DELAY
      bit_offset: 0
      bit_width: 16
      description: TRIGGER initial delay counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_INTERVAL
      bit_offset: 16
      bit_width: 16
      description: TRIGGER sampling interval counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_CHAIN_1_0
    addr: 0x40
    size_bits: 32
    description: ETC_TRIG Chain 0/1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL0
      bit_offset: 0
      bit_width: 4
      description: CHAIN0 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS0
      bit_offset: 4
      bit_width: 8
      description: CHAIN0 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B0
      bit_offset: 12
      bit_width: 1
      description: 'CHAIN0 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0
      bit_offset: 13
      bit_width: 2
      description: 'CHAIN0 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL1
      bit_offset: 16
      bit_width: 4
      description: CHAIN1 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS1
      bit_offset: 20
      bit_width: 8
      description: CHAIN1 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B1
      bit_offset: 28
      bit_width: 1
      description: 'CHAIN1 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1
      bit_offset: 29
      bit_width: 2
      description: 'CHAIN1 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_CHAIN_3_2
    addr: 0x44
    size_bits: 32
    description: ETC_TRIG Chain 2/3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL2
      bit_offset: 0
      bit_width: 4
      description: CHAIN2 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS2
      bit_offset: 4
      bit_width: 8
      description: CHAIN2 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B2
      bit_offset: 12
      bit_width: 1
      description: CHAIN2 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2
      bit_offset: 13
      bit_width: 2
      description: CHAIN2 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL3
      bit_offset: 16
      bit_width: 4
      description: CHAIN3 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS3
      bit_offset: 20
      bit_width: 8
      description: CHAIN3 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B3
      bit_offset: 28
      bit_width: 1
      description: CHAIN3 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3
      bit_offset: 29
      bit_width: 2
      description: CHAIN3 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_CHAIN_5_4
    addr: 0x48
    size_bits: 32
    description: ETC_TRIG Chain 4/5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL4
      bit_offset: 0
      bit_width: 4
      description: CHAIN4 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS4
      bit_offset: 4
      bit_width: 8
      description: CHAIN4 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B4
      bit_offset: 12
      bit_width: 1
      description: CHAIN4 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4
      bit_offset: 13
      bit_width: 2
      description: CHAIN4 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL5
      bit_offset: 16
      bit_width: 4
      description: CHAIN5 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS5
      bit_offset: 20
      bit_width: 8
      description: CHAIN5 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B5
      bit_offset: 28
      bit_width: 1
      description: CHAIN5 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5
      bit_offset: 29
      bit_width: 2
      description: CHAIN5 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_CHAIN_7_6
    addr: 0x4c
    size_bits: 32
    description: ETC_TRIG Chain 6/7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL6
      bit_offset: 0
      bit_width: 4
      description: CHAIN6 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS6
      bit_offset: 4
      bit_width: 8
      description: CHAIN6 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B6
      bit_offset: 12
      bit_width: 1
      description: CHAIN6 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6
      bit_offset: 13
      bit_width: 2
      description: CHAIN6 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL7
      bit_offset: 16
      bit_width: 4
      description: CHAIN7 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS7
      bit_offset: 20
      bit_width: 8
      description: CHAIN7 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B7
      bit_offset: 28
      bit_width: 1
      description: CHAIN7 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7
      bit_offset: 29
      bit_width: 2
      description: CHAIN7 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG1_RESULT_1_0
    addr: 0x50
    size_bits: 32
    description: ETC_TRIG Result Data 1/0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 12
      description: Result DATA0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA1
      bit_offset: 16
      bit_width: 12
      description: Result DATA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG1_RESULT_3_2
    addr: 0x54
    size_bits: 32
    description: ETC_TRIG Result Data 3/2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA2
      bit_offset: 0
      bit_width: 12
      description: Result DATA2
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA3
      bit_offset: 16
      bit_width: 12
      description: Result DATA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG1_RESULT_5_4
    addr: 0x58
    size_bits: 32
    description: ETC_TRIG Result Data 5/4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA4
      bit_offset: 0
      bit_width: 12
      description: Result DATA4
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA5
      bit_offset: 16
      bit_width: 12
      description: Result DATA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG1_RESULT_7_6
    addr: 0x5c
    size_bits: 32
    description: ETC_TRIG Result Data 7/6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA6
      bit_offset: 0
      bit_width: 12
      description: Result DATA6
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA7
      bit_offset: 16
      bit_width: 12
      description: Result DATA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG2_CTRL
    addr: 0x60
    size_bits: 32
    description: ETC_TRIG Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SW_TRIG
      bit_offset: 0
      bit_width: 1
      description: Software write 1 as the TRIGGER. This register is self-clearing.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_MODE
      bit_offset: 4
      bit_width: 1
      description: 'TRIG mode register. 1''b0: hardware trigger. 1''b1: software trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_CHAIN
      bit_offset: 8
      bit_width: 3
      description: 'TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig
        length is 8;'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_PRIORITY
      bit_offset: 12
      bit_width: 3
      description: External trigger priority, 7 is highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_MODE
      bit_offset: 16
      bit_width: 1
      description: 'TRIG mode control . 1''b0: Disable sync mode; 1''b1: Enable sync
        mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAINx_DONE
      bit_offset: 24
      bit_width: 8
      description: 'CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit
        1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt
        bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done
        interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by
        writing a logic 1 to the bits'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_COUNTER
    addr: 0x64
    size_bits: 32
    description: ETC_TRIG Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT_DELAY
      bit_offset: 0
      bit_width: 16
      description: TRIGGER initial delay counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_INTERVAL
      bit_offset: 16
      bit_width: 16
      description: TRIGGER sampling interval counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_CHAIN_1_0
    addr: 0x68
    size_bits: 32
    description: ETC_TRIG Chain 0/1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL0
      bit_offset: 0
      bit_width: 4
      description: CHAIN0 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS0
      bit_offset: 4
      bit_width: 8
      description: CHAIN0 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B0
      bit_offset: 12
      bit_width: 1
      description: 'CHAIN0 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0
      bit_offset: 13
      bit_width: 2
      description: 'CHAIN0 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL1
      bit_offset: 16
      bit_width: 4
      description: CHAIN1 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS1
      bit_offset: 20
      bit_width: 8
      description: CHAIN1 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B1
      bit_offset: 28
      bit_width: 1
      description: 'CHAIN1 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1
      bit_offset: 29
      bit_width: 2
      description: 'CHAIN1 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_CHAIN_3_2
    addr: 0x6c
    size_bits: 32
    description: ETC_TRIG Chain 2/3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL2
      bit_offset: 0
      bit_width: 4
      description: CHAIN2 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS2
      bit_offset: 4
      bit_width: 8
      description: CHAIN2 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B2
      bit_offset: 12
      bit_width: 1
      description: CHAIN2 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2
      bit_offset: 13
      bit_width: 2
      description: CHAIN2 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL3
      bit_offset: 16
      bit_width: 4
      description: CHAIN3 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS3
      bit_offset: 20
      bit_width: 8
      description: CHAIN3 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B3
      bit_offset: 28
      bit_width: 1
      description: CHAIN3 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3
      bit_offset: 29
      bit_width: 2
      description: CHAIN3 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_CHAIN_5_4
    addr: 0x70
    size_bits: 32
    description: ETC_TRIG Chain 4/5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL4
      bit_offset: 0
      bit_width: 4
      description: CHAIN4 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS4
      bit_offset: 4
      bit_width: 8
      description: CHAIN4 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B4
      bit_offset: 12
      bit_width: 1
      description: CHAIN4 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4
      bit_offset: 13
      bit_width: 2
      description: CHAIN4 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL5
      bit_offset: 16
      bit_width: 4
      description: CHAIN5 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS5
      bit_offset: 20
      bit_width: 8
      description: CHAIN5 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B5
      bit_offset: 28
      bit_width: 1
      description: CHAIN5 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5
      bit_offset: 29
      bit_width: 2
      description: CHAIN5 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_CHAIN_7_6
    addr: 0x74
    size_bits: 32
    description: ETC_TRIG Chain 6/7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL6
      bit_offset: 0
      bit_width: 4
      description: CHAIN6 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS6
      bit_offset: 4
      bit_width: 8
      description: CHAIN6 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B6
      bit_offset: 12
      bit_width: 1
      description: CHAIN6 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6
      bit_offset: 13
      bit_width: 2
      description: CHAIN6 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL7
      bit_offset: 16
      bit_width: 4
      description: CHAIN7 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS7
      bit_offset: 20
      bit_width: 8
      description: CHAIN7 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B7
      bit_offset: 28
      bit_width: 1
      description: CHAIN7 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7
      bit_offset: 29
      bit_width: 2
      description: CHAIN7 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG2_RESULT_1_0
    addr: 0x78
    size_bits: 32
    description: ETC_TRIG Result Data 1/0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 12
      description: Result DATA0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA1
      bit_offset: 16
      bit_width: 12
      description: Result DATA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG2_RESULT_3_2
    addr: 0x7c
    size_bits: 32
    description: ETC_TRIG Result Data 3/2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA2
      bit_offset: 0
      bit_width: 12
      description: Result DATA2
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA3
      bit_offset: 16
      bit_width: 12
      description: Result DATA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG2_RESULT_5_4
    addr: 0x80
    size_bits: 32
    description: ETC_TRIG Result Data 5/4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA4
      bit_offset: 0
      bit_width: 12
      description: Result DATA4
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA5
      bit_offset: 16
      bit_width: 12
      description: Result DATA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG2_RESULT_7_6
    addr: 0x84
    size_bits: 32
    description: ETC_TRIG Result Data 7/6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA6
      bit_offset: 0
      bit_width: 12
      description: Result DATA6
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA7
      bit_offset: 16
      bit_width: 12
      description: Result DATA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG3_CTRL
    addr: 0x88
    size_bits: 32
    description: ETC_TRIG Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SW_TRIG
      bit_offset: 0
      bit_width: 1
      description: Software write 1 as the TRIGGER. This register is self-clearing.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_MODE
      bit_offset: 4
      bit_width: 1
      description: 'TRIG mode register. 1''b0: hardware trigger. 1''b1: software trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_CHAIN
      bit_offset: 8
      bit_width: 3
      description: 'TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig
        length is 8;'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIG_PRIORITY
      bit_offset: 12
      bit_width: 3
      description: External trigger priority, 7 is highest, 0 is lowest .
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_MODE
      bit_offset: 16
      bit_width: 1
      description: 'TRIG mode control . 1''b0: Disable sync mode; 1''b1: Enable sync
        mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAINx_DONE
      bit_offset: 24
      bit_width: 8
      description: 'CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit
        1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt
        bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done
        interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by
        writing a logic 1 to the bits'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_COUNTER
    addr: 0x8c
    size_bits: 32
    description: ETC_TRIG Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT_DELAY
      bit_offset: 0
      bit_width: 16
      description: TRIGGER initial delay counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_INTERVAL
      bit_offset: 16
      bit_width: 16
      description: TRIGGER sampling interval counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_CHAIN_1_0
    addr: 0x90
    size_bits: 32
    description: ETC_TRIG Chain 0/1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL0
      bit_offset: 0
      bit_width: 4
      description: CHAIN0 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS0
      bit_offset: 4
      bit_width: 8
      description: CHAIN0 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B0
      bit_offset: 12
      bit_width: 1
      description: 'CHAIN0 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0
      bit_offset: 13
      bit_width: 2
      description: 'CHAIN0 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE0_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL1
      bit_offset: 16
      bit_width: 4
      description: CHAIN1 CSEL ADC channel selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS1
      bit_offset: 20
      bit_width: 8
      description: CHAIN1 HWTS ADC hardware trigger selection. For more information,
        see the ADC chapter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B1
      bit_offset: 28
      bit_width: 1
      description: 'CHAIN1 B2B 1''b0: Disable B2B, wait until interval is reached
        1''b1: Enable B2B, back to back ADC trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1
      bit_offset: 29
      bit_width: 2
      description: 'CHAIN1 IE 2''b00: Finished Interrupt on Done0 2''b01: Finished
        Interrupt on Done1 2''b10: Finished Interrupt on Done2 2''b11: Finished Interrupt
        on Done3'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE1_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_CHAIN_3_2
    addr: 0x94
    size_bits: 32
    description: ETC_TRIG Chain 2/3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL2
      bit_offset: 0
      bit_width: 4
      description: CHAIN2 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS2
      bit_offset: 4
      bit_width: 8
      description: CHAIN2 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B2
      bit_offset: 12
      bit_width: 1
      description: CHAIN2 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2
      bit_offset: 13
      bit_width: 2
      description: CHAIN2 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE2_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL3
      bit_offset: 16
      bit_width: 4
      description: CHAIN3 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS3
      bit_offset: 20
      bit_width: 8
      description: CHAIN3 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B3
      bit_offset: 28
      bit_width: 1
      description: CHAIN3 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3
      bit_offset: 29
      bit_width: 2
      description: CHAIN3 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE3_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_CHAIN_5_4
    addr: 0x98
    size_bits: 32
    description: ETC_TRIG Chain 4/5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL4
      bit_offset: 0
      bit_width: 4
      description: CHAIN4 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS4
      bit_offset: 4
      bit_width: 8
      description: CHAIN4 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B4
      bit_offset: 12
      bit_width: 1
      description: CHAIN4 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4
      bit_offset: 13
      bit_width: 2
      description: CHAIN4 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE4_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL5
      bit_offset: 16
      bit_width: 4
      description: CHAIN5 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS5
      bit_offset: 20
      bit_width: 8
      description: CHAIN5 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B5
      bit_offset: 28
      bit_width: 1
      description: CHAIN5 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5
      bit_offset: 29
      bit_width: 2
      description: CHAIN5 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE5_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_CHAIN_7_6
    addr: 0x9c
    size_bits: 32
    description: ETC_TRIG Chain 6/7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSEL6
      bit_offset: 0
      bit_width: 4
      description: CHAIN6 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS6
      bit_offset: 4
      bit_width: 8
      description: CHAIN6 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B6
      bit_offset: 12
      bit_width: 1
      description: CHAIN6 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6
      bit_offset: 13
      bit_width: 2
      description: CHAIN6 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE6_EN
      bit_offset: 15
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSEL7
      bit_offset: 16
      bit_width: 4
      description: CHAIN7 CSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HWTS7
      bit_offset: 20
      bit_width: 8
      description: CHAIN7 HWTS
      read_allowed: true
      write_allowed: true
    - !Field
      name: B2B7
      bit_offset: 28
      bit_width: 1
      description: CHAIN7 B2B
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7
      bit_offset: 29
      bit_width: 2
      description: CHAIN7 IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IE7_EN
      bit_offset: 31
      bit_width: 1
      description: IRQ enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIG3_RESULT_1_0
    addr: 0xa0
    size_bits: 32
    description: ETC_TRIG Result Data 1/0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 12
      description: Result DATA0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA1
      bit_offset: 16
      bit_width: 12
      description: Result DATA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG3_RESULT_3_2
    addr: 0xa4
    size_bits: 32
    description: ETC_TRIG Result Data 3/2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA2
      bit_offset: 0
      bit_width: 12
      description: Result DATA2
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA3
      bit_offset: 16
      bit_width: 12
      description: Result DATA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG3_RESULT_5_4
    addr: 0xa8
    size_bits: 32
    description: ETC_TRIG Result Data 5/4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA4
      bit_offset: 0
      bit_width: 12
      description: Result DATA4
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA5
      bit_offset: 16
      bit_width: 12
      description: Result DATA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: TRIG3_RESULT_7_6
    addr: 0xac
    size_bits: 32
    description: ETC_TRIG Result Data 7/6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA6
      bit_offset: 0
      bit_width: 12
      description: Result DATA6
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA7
      bit_offset: 16
      bit_width: 12
      description: Result DATA7
      read_allowed: true
      write_allowed: false
- !Module
  name: AOI
  description: AND/OR/INVERT module
  base_addr: 0x40094000
  size: 0x10
  registers:
  - !Register
    name: BFCRT010
    addr: 0x0
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_DC_0
        1: PT1_DC_1
        2: PT1_DC_2
        3: PT1_DC_3
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_CC_0
        1: PT1_CC_1
        2: PT1_CC_2
        3: PT1_CC_3
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_BC_0
        1: PT1_BC_1
        2: PT1_BC_2
        3: PT1_BC_3
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_AC_0
        1: PT1_AC_1
        2: PT1_AC_2
        3: PT1_AC_3
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_DC_0
        1: PT0_DC_1
        2: PT0_DC_2
        3: PT0_DC_3
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_CC_0
        1: PT0_CC_1
        2: PT0_CC_2
        3: PT0_CC_3
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_BC_0
        1: PT0_BC_1
        2: PT0_BC_2
        3: PT0_BC_3
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_AC_0
        1: PT0_AC_1
        2: PT0_AC_2
        3: PT0_AC_3
  - !Register
    name: BFCRT011
    addr: 0x4
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_DC_0
        1: PT1_DC_1
        2: PT1_DC_2
        3: PT1_DC_3
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_CC_0
        1: PT1_CC_1
        2: PT1_CC_2
        3: PT1_CC_3
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_BC_0
        1: PT1_BC_1
        2: PT1_BC_2
        3: PT1_BC_3
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_AC_0
        1: PT1_AC_1
        2: PT1_AC_2
        3: PT1_AC_3
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_DC_0
        1: PT0_DC_1
        2: PT0_DC_2
        3: PT0_DC_3
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_CC_0
        1: PT0_CC_1
        2: PT0_CC_2
        3: PT0_CC_3
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_BC_0
        1: PT0_BC_1
        2: PT0_BC_2
        3: PT0_BC_3
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_AC_0
        1: PT0_AC_1
        2: PT0_AC_2
        3: PT0_AC_3
  - !Register
    name: BFCRT012
    addr: 0x8
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_DC_0
        1: PT1_DC_1
        2: PT1_DC_2
        3: PT1_DC_3
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_CC_0
        1: PT1_CC_1
        2: PT1_CC_2
        3: PT1_CC_3
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_BC_0
        1: PT1_BC_1
        2: PT1_BC_2
        3: PT1_BC_3
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_AC_0
        1: PT1_AC_1
        2: PT1_AC_2
        3: PT1_AC_3
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_DC_0
        1: PT0_DC_1
        2: PT0_DC_2
        3: PT0_DC_3
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_CC_0
        1: PT0_CC_1
        2: PT0_CC_2
        3: PT0_CC_3
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_BC_0
        1: PT0_BC_1
        2: PT0_BC_2
        3: PT0_BC_3
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_AC_0
        1: PT0_AC_1
        2: PT0_AC_2
        3: PT0_AC_3
  - !Register
    name: BFCRT013
    addr: 0xc
    size_bits: 16
    description: Boolean Function Term 0 and 1 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT1_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 1, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_DC_0
        1: PT1_DC_1
        2: PT1_DC_2
        3: PT1_DC_3
    - !Field
      name: PT1_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 1, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_CC_0
        1: PT1_CC_1
        2: PT1_CC_2
        3: PT1_CC_3
    - !Field
      name: PT1_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 1, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_BC_0
        1: PT1_BC_1
        2: PT1_BC_2
        3: PT1_BC_3
    - !Field
      name: PT1_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 1, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT1_AC_0
        1: PT1_AC_1
        2: PT1_AC_2
        3: PT1_AC_3
    - !Field
      name: PT0_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 0, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_DC_0
        1: PT0_DC_1
        2: PT0_DC_2
        3: PT0_DC_3
    - !Field
      name: PT0_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 0, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_CC_0
        1: PT0_CC_1
        2: PT0_CC_2
        3: PT0_CC_3
    - !Field
      name: PT0_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 0, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_BC_0
        1: PT0_BC_1
        2: PT0_BC_2
        3: PT0_BC_3
    - !Field
      name: PT0_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 0, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT0_AC_0
        1: PT0_AC_1
        2: PT0_AC_2
        3: PT0_AC_3
  - !Register
    name: BFCRT230
    addr: 0x2
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_DC_0
        1: PT3_DC_1
        2: PT3_DC_2
        3: PT3_DC_3
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_CC_0
        1: PT3_CC_1
        2: PT3_CC_2
        3: PT3_CC_3
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_BC_0
        1: PT3_BC_1
        2: PT3_BC_2
        3: PT3_BC_3
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_AC_0
        1: PT3_AC_1
        2: PT3_AC_2
        3: PT3_AC_3
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_DC_0
        1: PT2_DC_1
        2: PT2_DC_2
        3: PT2_DC_3
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_CC_0
        1: PT2_CC_1
        2: PT2_CC_2
        3: PT2_CC_3
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_BC_0
        1: PT2_BC_1
        2: PT2_BC_2
        3: PT2_BC_3
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_AC_0
        1: PT2_AC_1
        2: PT2_AC_2
        3: PT2_AC_3
  - !Register
    name: BFCRT231
    addr: 0x6
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_DC_0
        1: PT3_DC_1
        2: PT3_DC_2
        3: PT3_DC_3
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_CC_0
        1: PT3_CC_1
        2: PT3_CC_2
        3: PT3_CC_3
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_BC_0
        1: PT3_BC_1
        2: PT3_BC_2
        3: PT3_BC_3
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_AC_0
        1: PT3_AC_1
        2: PT3_AC_2
        3: PT3_AC_3
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_DC_0
        1: PT2_DC_1
        2: PT2_DC_2
        3: PT2_DC_3
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_CC_0
        1: PT2_CC_1
        2: PT2_CC_2
        3: PT2_CC_3
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_BC_0
        1: PT2_BC_1
        2: PT2_BC_2
        3: PT2_BC_3
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_AC_0
        1: PT2_AC_1
        2: PT2_AC_2
        3: PT2_AC_3
  - !Register
    name: BFCRT232
    addr: 0xa
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_DC_0
        1: PT3_DC_1
        2: PT3_DC_2
        3: PT3_DC_3
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_CC_0
        1: PT3_CC_1
        2: PT3_CC_2
        3: PT3_CC_3
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_BC_0
        1: PT3_BC_1
        2: PT3_BC_2
        3: PT3_BC_3
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_AC_0
        1: PT3_AC_1
        2: PT3_AC_2
        3: PT3_AC_3
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_DC_0
        1: PT2_DC_1
        2: PT2_DC_2
        3: PT2_DC_3
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_CC_0
        1: PT2_CC_1
        2: PT2_CC_2
        3: PT2_CC_3
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_BC_0
        1: PT2_BC_1
        2: PT2_BC_2
        3: PT2_BC_3
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_AC_0
        1: PT2_AC_1
        2: PT2_AC_2
        3: PT2_AC_3
  - !Register
    name: BFCRT233
    addr: 0xe
    size_bits: 16
    description: Boolean Function Term 2 and 3 Configuration Register for EVENTn
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT3_DC
      bit_offset: 0
      bit_width: 2
      description: Product term 3, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_DC_0
        1: PT3_DC_1
        2: PT3_DC_2
        3: PT3_DC_3
    - !Field
      name: PT3_CC
      bit_offset: 2
      bit_width: 2
      description: Product term 3, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_CC_0
        1: PT3_CC_1
        2: PT3_CC_2
        3: PT3_CC_3
    - !Field
      name: PT3_BC
      bit_offset: 4
      bit_width: 2
      description: Product term 3, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_BC_0
        1: PT3_BC_1
        2: PT3_BC_2
        3: PT3_BC_3
    - !Field
      name: PT3_AC
      bit_offset: 6
      bit_width: 2
      description: Product term 3, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT3_AC_0
        1: PT3_AC_1
        2: PT3_AC_2
        3: PT3_AC_3
    - !Field
      name: PT2_DC
      bit_offset: 8
      bit_width: 2
      description: Product term 2, D input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_DC_0
        1: PT2_DC_1
        2: PT2_DC_2
        3: PT2_DC_3
    - !Field
      name: PT2_CC
      bit_offset: 10
      bit_width: 2
      description: Product term 2, C input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_CC_0
        1: PT2_CC_1
        2: PT2_CC_2
        3: PT2_CC_3
    - !Field
      name: PT2_BC
      bit_offset: 12
      bit_width: 2
      description: Product term 2, B input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_BC_0
        1: PT2_BC_1
        2: PT2_BC_2
        3: PT2_BC_3
    - !Field
      name: PT2_AC
      bit_offset: 14
      bit_width: 2
      description: Product term 2, A input configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT2_AC_0
        1: PT2_AC_1
        2: PT2_AC_2
        3: PT2_AC_3
- !Module
  name: XBARA
  description: Crossbar Switch
  base_addr: 0x40098000
  size: 0x88
  registers:
  - !Register
    name: SEL0
    addr: 0x0
    size_bits: 16
    description: Crossbar A Select Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL1
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL1
    addr: 0x2
    size_bits: 16
    description: Crossbar A Select Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL2
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL3
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL2
    addr: 0x4
    size_bits: 16
    description: Crossbar A Select Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL4
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL5
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL3
    addr: 0x6
    size_bits: 16
    description: Crossbar A Select Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL6
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL7
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL4
    addr: 0x8
    size_bits: 16
    description: Crossbar A Select Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL8
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL9
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL5
    addr: 0xa
    size_bits: 16
    description: Crossbar A Select Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL10
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL11
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL6
    addr: 0xc
    size_bits: 16
    description: Crossbar A Select Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL12
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL13
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL7
    addr: 0xe
    size_bits: 16
    description: Crossbar A Select Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL14
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL15
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL8
    addr: 0x10
    size_bits: 16
    description: Crossbar A Select Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL16
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL17
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL9
    addr: 0x12
    size_bits: 16
    description: Crossbar A Select Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL18
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL19
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL10
    addr: 0x14
    size_bits: 16
    description: Crossbar A Select Register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL20
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL21
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL11
    addr: 0x16
    size_bits: 16
    description: Crossbar A Select Register 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL22
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL23
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL12
    addr: 0x18
    size_bits: 16
    description: Crossbar A Select Register 12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL24
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL25
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL13
    addr: 0x1a
    size_bits: 16
    description: Crossbar A Select Register 13
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL26
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL27
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL14
    addr: 0x1c
    size_bits: 16
    description: Crossbar A Select Register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL28
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL29
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL15
    addr: 0x1e
    size_bits: 16
    description: Crossbar A Select Register 15
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL30
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL31
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL16
    addr: 0x20
    size_bits: 16
    description: Crossbar A Select Register 16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL32
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL33
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL17
    addr: 0x22
    size_bits: 16
    description: Crossbar A Select Register 17
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL34
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL35
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL18
    addr: 0x24
    size_bits: 16
    description: Crossbar A Select Register 18
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL36
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL37
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL19
    addr: 0x26
    size_bits: 16
    description: Crossbar A Select Register 19
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL38
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL39
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL20
    addr: 0x28
    size_bits: 16
    description: Crossbar A Select Register 20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL40
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL41
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL21
    addr: 0x2a
    size_bits: 16
    description: Crossbar A Select Register 21
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL42
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL43
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL22
    addr: 0x2c
    size_bits: 16
    description: Crossbar A Select Register 22
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL44
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL45
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL23
    addr: 0x2e
    size_bits: 16
    description: Crossbar A Select Register 23
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL46
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL47
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL24
    addr: 0x30
    size_bits: 16
    description: Crossbar A Select Register 24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL48
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL49
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL25
    addr: 0x32
    size_bits: 16
    description: Crossbar A Select Register 25
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL50
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL51
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL26
    addr: 0x34
    size_bits: 16
    description: Crossbar A Select Register 26
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL52
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL53
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL27
    addr: 0x36
    size_bits: 16
    description: Crossbar A Select Register 27
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL54
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL55
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL28
    addr: 0x38
    size_bits: 16
    description: Crossbar A Select Register 28
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL56
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL57
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL29
    addr: 0x3a
    size_bits: 16
    description: Crossbar A Select Register 29
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL58
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL59
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL30
    addr: 0x3c
    size_bits: 16
    description: Crossbar A Select Register 30
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL60
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL61
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL31
    addr: 0x3e
    size_bits: 16
    description: Crossbar A Select Register 31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL62
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL63
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL32
    addr: 0x40
    size_bits: 16
    description: Crossbar A Select Register 32
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL64
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL65
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL33
    addr: 0x42
    size_bits: 16
    description: Crossbar A Select Register 33
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL66
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL67
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL34
    addr: 0x44
    size_bits: 16
    description: Crossbar A Select Register 34
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL68
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL69
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL35
    addr: 0x46
    size_bits: 16
    description: Crossbar A Select Register 35
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL70
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL71
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL36
    addr: 0x48
    size_bits: 16
    description: Crossbar A Select Register 36
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL72
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL73
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL37
    addr: 0x4a
    size_bits: 16
    description: Crossbar A Select Register 37
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL74
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL75
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL38
    addr: 0x4c
    size_bits: 16
    description: Crossbar A Select Register 38
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL76
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL77
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL39
    addr: 0x4e
    size_bits: 16
    description: Crossbar A Select Register 39
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL78
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL79
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL40
    addr: 0x50
    size_bits: 16
    description: Crossbar A Select Register 40
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL80
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL81
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL41
    addr: 0x52
    size_bits: 16
    description: Crossbar A Select Register 41
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL82
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL83
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL42
    addr: 0x54
    size_bits: 16
    description: Crossbar A Select Register 42
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL84
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL85
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL43
    addr: 0x56
    size_bits: 16
    description: Crossbar A Select Register 43
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL86
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL87
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL44
    addr: 0x58
    size_bits: 16
    description: Crossbar A Select Register 44
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL88
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL89
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL45
    addr: 0x5a
    size_bits: 16
    description: Crossbar A Select Register 45
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL90
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL91
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL46
    addr: 0x5c
    size_bits: 16
    description: Crossbar A Select Register 46
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL92
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL93
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL47
    addr: 0x5e
    size_bits: 16
    description: Crossbar A Select Register 47
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL94
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL95
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL48
    addr: 0x60
    size_bits: 16
    description: Crossbar A Select Register 48
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL96
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL97
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL49
    addr: 0x62
    size_bits: 16
    description: Crossbar A Select Register 49
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL98
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL99
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL50
    addr: 0x64
    size_bits: 16
    description: Crossbar A Select Register 50
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL100
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL101
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL51
    addr: 0x66
    size_bits: 16
    description: Crossbar A Select Register 51
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL102
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL103
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL52
    addr: 0x68
    size_bits: 16
    description: Crossbar A Select Register 52
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL104
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL105
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL53
    addr: 0x6a
    size_bits: 16
    description: Crossbar A Select Register 53
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL106
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL107
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL54
    addr: 0x6c
    size_bits: 16
    description: Crossbar A Select Register 54
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL108
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL109
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL55
    addr: 0x6e
    size_bits: 16
    description: Crossbar A Select Register 55
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL110
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL111
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL56
    addr: 0x70
    size_bits: 16
    description: Crossbar A Select Register 56
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL112
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL113
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL57
    addr: 0x72
    size_bits: 16
    description: Crossbar A Select Register 57
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL114
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL115
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL58
    addr: 0x74
    size_bits: 16
    description: Crossbar A Select Register 58
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL116
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL117
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL59
    addr: 0x76
    size_bits: 16
    description: Crossbar A Select Register 59
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL118
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL119
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL60
    addr: 0x78
    size_bits: 16
    description: Crossbar A Select Register 60
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL120
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL121
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL61
    addr: 0x7a
    size_bits: 16
    description: Crossbar A Select Register 61
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL122
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL123
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL62
    addr: 0x7c
    size_bits: 16
    description: Crossbar A Select Register 62
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL124
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL125
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL63
    addr: 0x7e
    size_bits: 16
    description: Crossbar A Select Register 63
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL126
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL127
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL64
    addr: 0x80
    size_bits: 16
    description: Crossbar A Select Register 64
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL128
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL129
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEL65
    addr: 0x82
    size_bits: 16
    description: Crossbar A Select Register 65
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL130
      bit_offset: 0
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL131
      bit_offset: 8
      bit_width: 7
      description: Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL0
    addr: 0x84
    size_bits: 16
    description: Crossbar A Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN0
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DEN0_0
        1: DEN0_1
    - !Field
      name: IEN0
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IEN0_0
        1: IEN0_1
    - !Field
      name: EDGE0
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGE0_0
        1: EDGE0_1
        2: EDGE0_2
        3: EDGE0_3
    - !Field
      name: STS0
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STS0_0
        1: STS0_1
    - !Field
      name: DEN1
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DEN1_0
        1: DEN1_1
    - !Field
      name: IEN1
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IEN1_0
        1: IEN1_1
    - !Field
      name: EDGE1
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGE1_0
        1: EDGE1_1
        2: EDGE1_2
        3: EDGE1_3
    - !Field
      name: STS1
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STS1_0
        1: STS1_1
  - !Register
    name: CTRL1
    addr: 0x86
    size_bits: 16
    description: Crossbar A Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN2
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DEN2_0
        1: DEN2_1
    - !Field
      name: IEN2
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IEN2_0
        1: IEN2_1
    - !Field
      name: EDGE2
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGE2_0
        1: EDGE2_1
        2: EDGE2_2
        3: EDGE2_3
    - !Field
      name: STS2
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STS2_0
        1: STS2_1
    - !Field
      name: DEN3
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DEN3_0
        1: DEN3_1
    - !Field
      name: IEN3
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IEN3_0
        1: IEN3_1
    - !Field
      name: EDGE3
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGE3_0
        1: EDGE3_1
        2: EDGE3_2
        3: EDGE3_3
    - !Field
      name: STS3
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STS3_0
        1: STS3_1
- !Module
  name: FLEXSPI
  description: FlexSPI
  base_addr: 0x400a0000
  size: 0x400
  registers:
  - !Register
    name: MCR0
    addr: 0x0
    size_bits: 32
    description: Module Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff80c2
    fields:
    - !Field
      name: SWRESET
      bit_offset: 0
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCLKSRC
      bit_offset: 4
      bit_width: 2
      description: Sample Clock source selection for Flash Reading
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXCLKSRC_0
        1: RXCLKSRC_1
        3: RXCLKSRC_3
    - !Field
      name: ARDFEN
      bit_offset: 6
      bit_width: 1
      description: Enable AHB bus Read Access to IP RX FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARDFEN_0
        1: ARDFEN_1
    - !Field
      name: ATDFEN
      bit_offset: 7
      bit_width: 1
      description: Enable AHB bus Write Access to IP TX FIFO.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ATDFEN_0
        1: ATDFEN_1
    - !Field
      name: SERCLKDIV
      bit_offset: 8
      bit_width: 3
      description: The serial root clock could be divided inside FlexSPI . Refer Clocks
        chapter for more details on clocking.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SERCLKDIV_0
        1: SERCLKDIV_1
        2: SERCLKDIV_2
        3: SERCLKDIV_3
        4: SERCLKDIV_4
        5: SERCLKDIV_5
        6: SERCLKDIV_6
        7: SERCLKDIV_7
    - !Field
      name: HSEN
      bit_offset: 11
      bit_width: 1
      description: Half Speed Serial Flash access Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HSEN_0
        1: HSEN_1
    - !Field
      name: DOZEEN
      bit_offset: 12
      bit_width: 1
      description: Doze mode enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: COMBINATIONEN
      bit_offset: 13
      bit_width: 1
      description: This bit is to support Flash Octal mode access by combining Port
        A and B Data pins (A_DATA[3:0] and B_DATA[3:0]).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COMBINATIONEN_0
        1: COMBINATIONEN_1
    - !Field
      name: SCKFREERUNEN
      bit_offset: 14
      bit_width: 1
      description: This bit is used to force SCLK output free-running. For FPGA applications,
        external device may use SCLK as reference clock to its internal PLL. If SCLK
        free-running is enabled, data sampling with loopback clock from SCLK pad is
        not supported (MCR0[RXCLKSRC]=2).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SCKFREERUNEN_0
        1: SCKFREERUNEN_1
    - !Field
      name: IPGRANTWAIT
      bit_offset: 16
      bit_width: 8
      description: Time out wait cycle for IP command grant.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBGRANTWAIT
      bit_offset: 24
      bit_width: 8
      description: Timeout wait cycle for AHB command grant.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCR1
    addr: 0x4
    size_bits: 32
    description: Module Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: AHBBUSWAIT
      bit_offset: 0
      bit_width: 16
      description: AHB Read/Write access to Serial Flash Memory space will timeout
        if not data received from Flash or data not transmitted after AHBBUSWAIT *
        1024 ahb clock cycles, AHB Bus will get an error response
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEQWAIT
      bit_offset: 16
      bit_width: 16
      description: Command Sequence Execution will timeout and abort after SEQWAIT
        * 1024 Serial Root Clock cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCR2
    addr: 0x8
    size_bits: 32
    description: Module Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x200081f7
    fields:
    - !Field
      name: CLRAHBBUFOPT
      bit_offset: 11
      bit_width: 1
      description: This bit determines whether AHB RX Buffer and AHB TX Buffer will
        be cleaned automatically when FlexSPI returns STOP mode ACK. Software should
        set this bit if AHB RX Buffer or AHB TX Buffer will be powered off in STOP
        mode. Otherwise AHB read access after exiting STOP mode may hit AHB RX Buffer
        or AHB TX Buffer but their data entries are invalid.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLRAHBBUFOPT_0
        1: CLRAHBBUFOPT_1
    - !Field
      name: CLRLEARNPHASE
      bit_offset: 14
      bit_width: 1
      description: The sampling clock phase selection will be reset to phase 0 when
        this bit is written with 0x1. This bit will be auto-cleared immediately.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMEDEVICEEN
      bit_offset: 15
      bit_width: 1
      description: All external devices are same devices (both in types and size)
        for A1/A2/B1/B2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAMEDEVICEEN_0
        1: SAMEDEVICEEN_1
    - !Field
      name: SCKBDIFFOPT
      bit_offset: 19
      bit_width: 1
      description: B_SCLK pad can be used as A_SCLK differential clock output (inverted
        clock to A_SCLK). In this case, port B flash access is not available. After
        changing the value of this field, MCR0[SWRESET] should be set.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SCKBDIFFOPT_0
        1: SCKBDIFFOPT_1
    - !Field
      name: RESUMEWAIT
      bit_offset: 24
      bit_width: 8
      description: Wait cycle (in AHB clock cycle) for idle state before suspended
        command sequence resumed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBCR
    addr: 0xc
    size_bits: 32
    description: AHB Bus Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x18
    fields:
    - !Field
      name: APAREN
      bit_offset: 0
      bit_width: 1
      description: Parallel mode enabled for AHB triggered Command (both read and
        write) .
      read_allowed: true
      write_allowed: true
      enum_values:
        0: APAREN_0
        1: APAREN_1
    - !Field
      name: CLRAHBRXBUF
      bit_offset: 1
      bit_width: 1
      description: Clear the status/pointers of AHB RX Buffer. Auto-cleared.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLRAHBTXBUF
      bit_offset: 2
      bit_width: 1
      description: Clear the status/pointers of AHB TX Buffer. Auto-cleared.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHABLEEN
      bit_offset: 3
      bit_width: 1
      description: Enable AHB bus cachable read access support.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CACHABLEEN_0
        1: CACHABLEEN_1
    - !Field
      name: BUFFERABLEEN
      bit_offset: 4
      bit_width: 1
      description: Enable AHB bus bufferable write access support. This field affects
        the last beat of AHB write access, refer for more details about AHB bufferable
        write.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BUFFERABLEEN_0
        1: BUFFERABLEEN_1
    - !Field
      name: PREFETCHEN
      bit_offset: 5
      bit_width: 1
      description: AHB Read Prefetch Enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: READADDROPT
      bit_offset: 6
      bit_width: 1
      description: AHB Read Address option bit. This option bit is intend to remove
        AHB burst start address alignment limitation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: READADDROPT_0
        1: READADDROPT_1
    - !Field
      name: READSZALIGN
      bit_offset: 10
      bit_width: 1
      description: AHB Read Size Alignment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: READSZALIGN_0
        1: READSZALIGN_1
  - !Register
    name: INTEN
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPCMDDONEEN
      bit_offset: 0
      bit_width: 1
      description: IP triggered Command Sequences Execution finished interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPCMDGEEN
      bit_offset: 1
      bit_width: 1
      description: IP triggered Command Sequences Grant Timeout interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBCMDGEEN
      bit_offset: 2
      bit_width: 1
      description: AHB triggered Command Sequences Grant Timeout interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPCMDERREN
      bit_offset: 3
      bit_width: 1
      description: IP triggered Command Sequences Error Detected interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBCMDERREN
      bit_offset: 4
      bit_width: 1
      description: AHB triggered Command Sequences Error Detected interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPRXWAEN
      bit_offset: 5
      bit_width: 1
      description: IP RX FIFO WaterMark available interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPTXWEEN
      bit_offset: 6
      bit_width: 1
      description: IP TX FIFO WaterMark empty interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKSTOPBYRDEN
      bit_offset: 8
      bit_width: 1
      description: SCLK is stopped during command sequence because Async RX FIFO full
        interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKSTOPBYWREN
      bit_offset: 9
      bit_width: 1
      description: SCLK is stopped during command sequence because Async TX FIFO empty
        interrupt enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBBUSERROREN
      bit_offset: 10
      bit_width: 1
      description: AHB Bus error interrupt enable.Refer Interrupts chapter for more
        details.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEQTIMEOUTEN
      bit_offset: 11
      bit_width: 1
      description: Sequence execution timeout interrupt enable.Refer Interrupts chapter
        for more details.
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEYDONEEN
      bit_offset: 12
      bit_width: 1
      description: OTFAD key blob processing done interrupt enable.Refer Interrupts
        chapter for more details.
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEYERROREN
      bit_offset: 13
      bit_width: 1
      description: OTFAD key blob processing error interrupt enable.Refer Interrupts
        chapter for more details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR
    addr: 0x14
    size_bits: 32
    description: Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPCMDDONE
      bit_offset: 0
      bit_width: 1
      description: IP triggered Command Sequences Execution finished interrupt. This
        interrupt is also generated when there is IPCMDGE or IPCMDERR interrupt generated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPCMDGE
      bit_offset: 1
      bit_width: 1
      description: IP triggered Command Sequences Grant Timeout interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBCMDGE
      bit_offset: 2
      bit_width: 1
      description: AHB triggered Command Sequences Grant Timeout interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPCMDERR
      bit_offset: 3
      bit_width: 1
      description: IP triggered Command Sequences Error Detected interrupt. When an
        error detected for IP command, this command will be ignored and not executed
        at all.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBCMDERR
      bit_offset: 4
      bit_width: 1
      description: AHB triggered Command Sequences Error Detected interrupt. When
        an error detected for AHB command, this command will be ignored and not executed
        at all.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPRXWA
      bit_offset: 5
      bit_width: 1
      description: IP RX FIFO watermark available interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPTXWE
      bit_offset: 6
      bit_width: 1
      description: IP TX FIFO watermark empty interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKSTOPBYRD
      bit_offset: 8
      bit_width: 1
      description: SCLK is stopped during command sequence because Async RX FIFO full
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKSTOPBYWR
      bit_offset: 9
      bit_width: 1
      description: SCLK is stopped during command sequence because Async TX FIFO empty
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBBUSERROR
      bit_offset: 10
      bit_width: 1
      description: AHB Bus timeout or AHB bus illegal access Flash during OTFAD key
        blob processing interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEQTIMEOUT
      bit_offset: 11
      bit_width: 1
      description: Sequence execution timeout interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEYDONE
      bit_offset: 12
      bit_width: 1
      description: OTFAD key blob processing done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEYERROR
      bit_offset: 13
      bit_width: 1
      description: OTFAD key blob processing error interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LUTKEY
    addr: 0x18
    size_bits: 32
    description: LUT Key Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5af05af0
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: The Key to lock or unlock LUT.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUTCR
    addr: 0x1c
    size_bits: 32
    description: LUT Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock LUT
      read_allowed: true
      write_allowed: true
    - !Field
      name: UNLOCK
      bit_offset: 1
      bit_width: 1
      description: Unlock LUT
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBRXBUF0CR0
    addr: 0x20
    size_bits: 32
    description: AHB RX Buffer 0 Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000020
    fields:
    - !Field
      name: BUFSZ
      bit_offset: 0
      bit_width: 8
      description: AHB RX Buffer Size in 64 bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTRID
      bit_offset: 16
      bit_width: 4
      description: This AHB RX Buffer is assigned according to AHB Master with ID
        (MSTR_ID).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIORITY
      bit_offset: 24
      bit_width: 2
      description: This priority for AHB Master Read which this AHB RX Buffer is assigned.
        7 is the highest priority, 0 the lowest.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREFETCHEN
      bit_offset: 31
      bit_width: 1
      description: AHB Read Prefetch Enable for current AHB RX Buffer corresponding
        Master.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBRXBUF1CR0
    addr: 0x24
    size_bits: 32
    description: AHB RX Buffer 1 Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x80010020
    fields:
    - !Field
      name: BUFSZ
      bit_offset: 0
      bit_width: 8
      description: AHB RX Buffer Size in 64 bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTRID
      bit_offset: 16
      bit_width: 4
      description: This AHB RX Buffer is assigned according to AHB Master with ID
        (MSTR_ID).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIORITY
      bit_offset: 24
      bit_width: 2
      description: This priority for AHB Master Read which this AHB RX Buffer is assigned.
        7 is the highest priority, 0 the lowest.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREFETCHEN
      bit_offset: 31
      bit_width: 1
      description: AHB Read Prefetch Enable for current AHB RX Buffer corresponding
        Master.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBRXBUF2CR0
    addr: 0x28
    size_bits: 32
    description: AHB RX Buffer 2 Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x80020020
    fields:
    - !Field
      name: BUFSZ
      bit_offset: 0
      bit_width: 8
      description: AHB RX Buffer Size in 64 bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTRID
      bit_offset: 16
      bit_width: 4
      description: This AHB RX Buffer is assigned according to AHB Master with ID
        (MSTR_ID).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIORITY
      bit_offset: 24
      bit_width: 2
      description: This priority for AHB Master Read which this AHB RX Buffer is assigned.
        7 is the highest priority, 0 the lowest.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREFETCHEN
      bit_offset: 31
      bit_width: 1
      description: AHB Read Prefetch Enable for current AHB RX Buffer corresponding
        Master.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AHBRXBUF3CR0
    addr: 0x2c
    size_bits: 32
    description: AHB RX Buffer 3 Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x80030020
    fields:
    - !Field
      name: BUFSZ
      bit_offset: 0
      bit_width: 8
      description: AHB RX Buffer Size in 64 bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTRID
      bit_offset: 16
      bit_width: 4
      description: This AHB RX Buffer is assigned according to AHB Master with ID
        (MSTR_ID).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRIORITY
      bit_offset: 24
      bit_width: 2
      description: This priority for AHB Master Read which this AHB RX Buffer is assigned.
        7 is the highest priority, 0 the lowest.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREFETCHEN
      bit_offset: 31
      bit_width: 1
      description: AHB Read Prefetch Enable for current AHB RX Buffer corresponding
        Master.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHA1CR0
    addr: 0x60
    size_bits: 32
    description: Flash Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: FLSHSZ
      bit_offset: 0
      bit_width: 23
      description: Flash Size in KByte.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHA2CR0
    addr: 0x64
    size_bits: 32
    description: Flash Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: FLSHSZ
      bit_offset: 0
      bit_width: 23
      description: Flash Size in KByte.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHB1CR0
    addr: 0x68
    size_bits: 32
    description: Flash Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: FLSHSZ
      bit_offset: 0
      bit_width: 23
      description: Flash Size in KByte.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHB2CR0
    addr: 0x6c
    size_bits: 32
    description: Flash Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: FLSHSZ
      bit_offset: 0
      bit_width: 23
      description: Flash Size in KByte.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR4
    addr: 0x94
    size_bits: 32
    description: Flash Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WMOPT1
      bit_offset: 0
      bit_width: 1
      description: Write mask option bit 1. This option bit could be used to remove
        AHB write burst start address alignment limitation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WMOPT1_0
        1: WMOPT1_1
    - !Field
      name: WMENA
      bit_offset: 2
      bit_width: 1
      description: Write mask enable bit for flash device on port A. When write mask
        function is needed for memory device on port A, this bit must be set.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WMENA_0
        1: WMENA_1
    - !Field
      name: WMENB
      bit_offset: 3
      bit_width: 1
      description: Write mask enable bit for flash device on port B. When write mask
        function is needed for memory device on port B, this bit must be set.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WMENB_0
        1: WMENB_1
  - !Register
    name: IPCR0
    addr: 0xa0
    size_bits: 32
    description: IP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SFAR
      bit_offset: 0
      bit_width: 32
      description: Serial Flash Address for IP command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IPCR1
    addr: 0xa4
    size_bits: 32
    description: IP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDATSZ
      bit_offset: 0
      bit_width: 16
      description: Flash Read/Program Data Size (in Bytes) for IP command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISEQID
      bit_offset: 16
      bit_width: 4
      description: Sequence Index in LUT for IP command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISEQNUM
      bit_offset: 24
      bit_width: 3
      description: 'Sequence Number for IP command: ISEQNUM+1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPAREN
      bit_offset: 31
      bit_width: 1
      description: Parallel mode Enabled for IP command.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IPAREN_0
        1: IPAREN_1
  - !Register
    name: IPCMD
    addr: 0xb0
    size_bits: 32
    description: IP Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRG
      bit_offset: 0
      bit_width: 1
      description: Setting this bit will trigger an IP Command.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IPRXFCR
    addr: 0xb8
    size_bits: 32
    description: IP RX FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRIPRXF
      bit_offset: 0
      bit_width: 1
      description: Clear all valid data entries in IP RX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXDMAEN
      bit_offset: 1
      bit_width: 1
      description: IP RX FIFO reading by DMA enabled.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXDMAEN_0
        1: RXDMAEN_1
    - !Field
      name: RXWMRK
      bit_offset: 2
      bit_width: 4
      description: Watermark level is (RXWMRK+1)*64 Bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IPTXFCR
    addr: 0xbc
    size_bits: 32
    description: IP TX FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRIPTXF
      bit_offset: 0
      bit_width: 1
      description: Clear all valid data entries in IP TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXDMAEN
      bit_offset: 1
      bit_width: 1
      description: IP TX FIFO filling by DMA enabled.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDMAEN_0
        1: TXDMAEN_1
    - !Field
      name: TXWMRK
      bit_offset: 2
      bit_width: 4
      description: Watermark level is (TXWMRK+1)*64 Bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STS0
    addr: 0xe0
    size_bits: 32
    description: Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: SEQIDLE
      bit_offset: 0
      bit_width: 1
      description: This status bit indicates the state machine in SEQ_CTL is idle
        and there is command sequence executing on FlexSPI interface.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBIDLE
      bit_offset: 1
      bit_width: 1
      description: This status bit indicates the state machine in ARB_CTL is busy
        and there is command sequence granted by arbitrator and not finished yet on
        FlexSPI interface. When ARB_CTL state (ARBIDLE=0x1) is idle, there will be
        no transaction on FlexSPI interface also (SEQIDLE=0x1). So this bit should
        be polled to wait for FlexSPI controller become idle instead of SEQIDLE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBCMDSRC
      bit_offset: 2
      bit_width: 2
      description: This status field indicates the trigger source of current command
        sequence granted by arbitrator. This field value is meaningless when ARB_CTL
        is not busy (STS0[ARBIDLE]=0x1).
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ARBCMDSRC_0
        1: ARBCMDSRC_1
        2: ARBCMDSRC_2
        3: ARBCMDSRC_3
  - !Register
    name: STS1
    addr: 0xe4
    size_bits: 32
    description: Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AHBCMDERRID
      bit_offset: 0
      bit_width: 4
      description: Indicates the sequence index when an AHB command error is detected.
        This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c).
      read_allowed: true
      write_allowed: false
    - !Field
      name: AHBCMDERRCODE
      bit_offset: 8
      bit_width: 4
      description: Indicates the Error Code when AHB command Error detected. This
        field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c).
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AHBCMDERRCODE_0
        2: AHBCMDERRCODE_2
        3: AHBCMDERRCODE_3
        4: AHBCMDERRCODE_4
        5: AHBCMDERRCODE_5
        14: AHBCMDERRCODE_14
    - !Field
      name: IPCMDERRID
      bit_offset: 16
      bit_width: 4
      description: Indicates the sequence Index when IP command error detected. This
        field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c).
      read_allowed: true
      write_allowed: false
    - !Field
      name: IPCMDERRCODE
      bit_offset: 24
      bit_width: 4
      description: Indicates the Error Code when IP command Error detected. This field
        will be cleared when INTR[IPCMDERR] is write-1-clear(w1c).
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IPCMDERRCODE_0
        2: IPCMDERRCODE_2
        3: IPCMDERRCODE_3
        4: IPCMDERRCODE_4
        5: IPCMDERRCODE_5
        6: IPCMDERRCODE_6
        14: IPCMDERRCODE_14
        15: IPCMDERRCODE_15
  - !Register
    name: STS2
    addr: 0xe8
    size_bits: 32
    description: Status Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x1000100
    fields:
    - !Field
      name: ASLVLOCK
      bit_offset: 0
      bit_width: 1
      description: Flash A sample clock slave delay line locked.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AREFLOCK
      bit_offset: 1
      bit_width: 1
      description: Flash A sample clock reference delay line locked.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ASLVSEL
      bit_offset: 2
      bit_width: 6
      description: Flash A sample clock slave delay line delay cell number selection
        .
      read_allowed: true
      write_allowed: false
    - !Field
      name: AREFSEL
      bit_offset: 8
      bit_width: 6
      description: Flash A sample clock reference delay line delay cell number selection.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSLVLOCK
      bit_offset: 16
      bit_width: 1
      description: Flash B sample clock slave delay line locked.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BREFLOCK
      bit_offset: 17
      bit_width: 1
      description: Flash B sample clock reference delay line locked.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSLVSEL
      bit_offset: 18
      bit_width: 6
      description: Flash B sample clock slave delay line delay cell number selection.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BREFSEL
      bit_offset: 24
      bit_width: 6
      description: Flash B sample clock reference delay line delay cell number selection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHBSPNDSTS
    addr: 0xec
    size_bits: 32
    description: AHB Suspend Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 1
      description: Indicates if an AHB read prefetch command sequence has been suspended.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUFID
      bit_offset: 1
      bit_width: 3
      description: AHB RX BUF ID for suspended command sequence.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATLFT
      bit_offset: 16
      bit_width: 16
      description: Left Data size for suspended command sequence (in byte).
      read_allowed: true
      write_allowed: false
  - !Register
    name: IPRXFSTS
    addr: 0xf0
    size_bits: 32
    description: IP RX FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FILL
      bit_offset: 0
      bit_width: 8
      description: Fill level of IP RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RDCNTR
      bit_offset: 16
      bit_width: 16
      description: 'Total Read Data Counter: RDCNTR * 64 Bits.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IPTXFSTS
    addr: 0xf4
    size_bits: 32
    description: IP TX FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FILL
      bit_offset: 0
      bit_width: 8
      description: Fill level of IP TX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WRCNTR
      bit_offset: 16
      bit_width: 16
      description: 'Total Write Data Counter: WRCNTR * 64 Bits.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLSHCR1A1
    addr: 0x70
    size_bits: 32
    description: Flash Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x63
    fields:
    - !Field
      name: TCSS
      bit_offset: 0
      bit_width: 5
      description: Serial Flash CS setup time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCSH
      bit_offset: 5
      bit_width: 5
      description: Serial Flash CS Hold time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WA
      bit_offset: 10
      bit_width: 1
      description: Word Addressable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAS
      bit_offset: 11
      bit_width: 4
      description: Column Address Size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSINTERVALUNIT
      bit_offset: 15
      bit_width: 1
      description: CS interval unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CSINTERVALUNIT_0
        1: CSINTERVALUNIT_1
    - !Field
      name: CSINTERVAL
      bit_offset: 16
      bit_width: 16
      description: This field is used to set the minimum interval between flash device
        Chip selection deassertion and flash device Chip selection assertion. If external
        flash has a limitation on the interval between command sequences, this field
        should be set accordingly. If there is no limitation, set this field with
        value 0x0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR1A2
    addr: 0x74
    size_bits: 32
    description: Flash Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x63
    fields:
    - !Field
      name: TCSS
      bit_offset: 0
      bit_width: 5
      description: Serial Flash CS setup time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCSH
      bit_offset: 5
      bit_width: 5
      description: Serial Flash CS Hold time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WA
      bit_offset: 10
      bit_width: 1
      description: Word Addressable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAS
      bit_offset: 11
      bit_width: 4
      description: Column Address Size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSINTERVALUNIT
      bit_offset: 15
      bit_width: 1
      description: CS interval unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CSINTERVALUNIT_0
        1: CSINTERVALUNIT_1
    - !Field
      name: CSINTERVAL
      bit_offset: 16
      bit_width: 16
      description: This field is used to set the minimum interval between flash device
        Chip selection deassertion and flash device Chip selection assertion. If external
        flash has a limitation on the interval between command sequences, this field
        should be set accordingly. If there is no limitation, set this field with
        value 0x0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR1B1
    addr: 0x78
    size_bits: 32
    description: Flash Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x63
    fields:
    - !Field
      name: TCSS
      bit_offset: 0
      bit_width: 5
      description: Serial Flash CS setup time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCSH
      bit_offset: 5
      bit_width: 5
      description: Serial Flash CS Hold time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WA
      bit_offset: 10
      bit_width: 1
      description: Word Addressable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAS
      bit_offset: 11
      bit_width: 4
      description: Column Address Size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSINTERVALUNIT
      bit_offset: 15
      bit_width: 1
      description: CS interval unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CSINTERVALUNIT_0
        1: CSINTERVALUNIT_1
    - !Field
      name: CSINTERVAL
      bit_offset: 16
      bit_width: 16
      description: This field is used to set the minimum interval between flash device
        Chip selection deassertion and flash device Chip selection assertion. If external
        flash has a limitation on the interval between command sequences, this field
        should be set accordingly. If there is no limitation, set this field with
        value 0x0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR1B2
    addr: 0x7c
    size_bits: 32
    description: Flash Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x63
    fields:
    - !Field
      name: TCSS
      bit_offset: 0
      bit_width: 5
      description: Serial Flash CS setup time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCSH
      bit_offset: 5
      bit_width: 5
      description: Serial Flash CS Hold time.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WA
      bit_offset: 10
      bit_width: 1
      description: Word Addressable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAS
      bit_offset: 11
      bit_width: 4
      description: Column Address Size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSINTERVALUNIT
      bit_offset: 15
      bit_width: 1
      description: CS interval unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CSINTERVALUNIT_0
        1: CSINTERVALUNIT_1
    - !Field
      name: CSINTERVAL
      bit_offset: 16
      bit_width: 16
      description: This field is used to set the minimum interval between flash device
        Chip selection deassertion and flash device Chip selection assertion. If external
        flash has a limitation on the interval between command sequences, this field
        should be set accordingly. If there is no limitation, set this field with
        value 0x0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR2A1
    addr: 0x80
    size_bits: 32
    description: Flash Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARDSEQID
      bit_offset: 0
      bit_width: 4
      description: Sequence Index for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARDSEQNUM
      bit_offset: 5
      bit_width: 3
      description: Sequence Number for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQID
      bit_offset: 8
      bit_width: 4
      description: Sequence Index for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQNUM
      bit_offset: 13
      bit_width: 3
      description: Sequence Number for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAIT
      bit_offset: 16
      bit_width: 12
      description: For certain devices (such as FPGA), it need some time to write
        data into internal memory after the command sequences finished on FlexSPI
        interface
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAITUNIT
      bit_offset: 28
      bit_width: 3
      description: AWRWAIT unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AWRWAITUNIT_0
        1: AWRWAITUNIT_1
        2: AWRWAITUNIT_2
        3: AWRWAITUNIT_3
        4: AWRWAITUNIT_4
        5: AWRWAITUNIT_5
        6: AWRWAITUNIT_6
        7: AWRWAITUNIT_7
    - !Field
      name: CLRINSTRPTR
      bit_offset: 31
      bit_width: 1
      description: Clear the instruction pointer which is internally saved pointer
        by JMP_ON_CS. Refer Programmable Sequence Engine for details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR2A2
    addr: 0x84
    size_bits: 32
    description: Flash Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARDSEQID
      bit_offset: 0
      bit_width: 4
      description: Sequence Index for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARDSEQNUM
      bit_offset: 5
      bit_width: 3
      description: Sequence Number for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQID
      bit_offset: 8
      bit_width: 4
      description: Sequence Index for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQNUM
      bit_offset: 13
      bit_width: 3
      description: Sequence Number for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAIT
      bit_offset: 16
      bit_width: 12
      description: For certain devices (such as FPGA), it need some time to write
        data into internal memory after the command sequences finished on FlexSPI
        interface
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAITUNIT
      bit_offset: 28
      bit_width: 3
      description: AWRWAIT unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AWRWAITUNIT_0
        1: AWRWAITUNIT_1
        2: AWRWAITUNIT_2
        3: AWRWAITUNIT_3
        4: AWRWAITUNIT_4
        5: AWRWAITUNIT_5
        6: AWRWAITUNIT_6
        7: AWRWAITUNIT_7
    - !Field
      name: CLRINSTRPTR
      bit_offset: 31
      bit_width: 1
      description: Clear the instruction pointer which is internally saved pointer
        by JMP_ON_CS. Refer Programmable Sequence Engine for details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR2B1
    addr: 0x88
    size_bits: 32
    description: Flash Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARDSEQID
      bit_offset: 0
      bit_width: 4
      description: Sequence Index for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARDSEQNUM
      bit_offset: 5
      bit_width: 3
      description: Sequence Number for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQID
      bit_offset: 8
      bit_width: 4
      description: Sequence Index for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQNUM
      bit_offset: 13
      bit_width: 3
      description: Sequence Number for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAIT
      bit_offset: 16
      bit_width: 12
      description: For certain devices (such as FPGA), it need some time to write
        data into internal memory after the command sequences finished on FlexSPI
        interface
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAITUNIT
      bit_offset: 28
      bit_width: 3
      description: AWRWAIT unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AWRWAITUNIT_0
        1: AWRWAITUNIT_1
        2: AWRWAITUNIT_2
        3: AWRWAITUNIT_3
        4: AWRWAITUNIT_4
        5: AWRWAITUNIT_5
        6: AWRWAITUNIT_6
        7: AWRWAITUNIT_7
    - !Field
      name: CLRINSTRPTR
      bit_offset: 31
      bit_width: 1
      description: Clear the instruction pointer which is internally saved pointer
        by JMP_ON_CS. Refer Programmable Sequence Engine for details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLSHCR2B2
    addr: 0x8c
    size_bits: 32
    description: Flash Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARDSEQID
      bit_offset: 0
      bit_width: 4
      description: Sequence Index for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARDSEQNUM
      bit_offset: 5
      bit_width: 3
      description: Sequence Number for AHB Read triggered Command in LUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQID
      bit_offset: 8
      bit_width: 4
      description: Sequence Index for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRSEQNUM
      bit_offset: 13
      bit_width: 3
      description: Sequence Number for AHB Write triggered Command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAIT
      bit_offset: 16
      bit_width: 12
      description: For certain devices (such as FPGA), it need some time to write
        data into internal memory after the command sequences finished on FlexSPI
        interface
      read_allowed: true
      write_allowed: true
    - !Field
      name: AWRWAITUNIT
      bit_offset: 28
      bit_width: 3
      description: AWRWAIT unit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AWRWAITUNIT_0
        1: AWRWAITUNIT_1
        2: AWRWAITUNIT_2
        3: AWRWAITUNIT_3
        4: AWRWAITUNIT_4
        5: AWRWAITUNIT_5
        6: AWRWAITUNIT_6
        7: AWRWAITUNIT_7
    - !Field
      name: CLRINSTRPTR
      bit_offset: 31
      bit_width: 1
      description: Clear the instruction pointer which is internally saved pointer
        by JMP_ON_CS. Refer Programmable Sequence Engine for details.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DLLCRA
    addr: 0xc0
    size_bits: 32
    description: DLL Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: DLLEN
      bit_offset: 0
      bit_width: 1
      description: DLL calibration enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLLRESET
      bit_offset: 1
      bit_width: 1
      description: Software could force a reset on DLL by setting this field to 0x1.
        This will cause the DLL to lose lock and re-calibrate to detect an ref_clock
        half period phase shift. The reset action is edge triggered, so software need
        to clear this bit after set this bit (no delay limitation).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLVDLYTARGET
      bit_offset: 3
      bit_width: 4
      description: 'The delay target for slave delay line is: ((SLVDLYTARGET+1) *
        1/32 * clock cycle of reference clock (serial root clock). If serial root
        clock is >= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET
        setting of 0xF is recommended.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRDEN
      bit_offset: 8
      bit_width: 1
      description: Slave clock delay line delay cell number selection override enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRDVAL
      bit_offset: 9
      bit_width: 6
      description: Slave clock delay line delay cell number selection override value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DLLCRB
    addr: 0xc4
    size_bits: 32
    description: DLL Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: DLLEN
      bit_offset: 0
      bit_width: 1
      description: DLL calibration enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLLRESET
      bit_offset: 1
      bit_width: 1
      description: Software could force a reset on DLL by setting this field to 0x1.
        This will cause the DLL to lose lock and re-calibrate to detect an ref_clock
        half period phase shift. The reset action is edge triggered, so software need
        to clear this bit after set this bit (no delay limitation).
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLVDLYTARGET
      bit_offset: 3
      bit_width: 4
      description: 'The delay target for slave delay line is: ((SLVDLYTARGET+1) *
        1/32 * clock cycle of reference clock (serial root clock). If serial root
        clock is >= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET
        setting of 0xF is recommended.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRDEN
      bit_offset: 8
      bit_width: 1
      description: Slave clock delay line delay cell number selection override enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRDVAL
      bit_offset: 9
      bit_width: 6
      description: Slave clock delay line delay cell number selection override value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RFDR[0]
    addr: 0x100
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[1]
    addr: 0x104
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[2]
    addr: 0x108
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[3]
    addr: 0x10c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[4]
    addr: 0x110
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[5]
    addr: 0x114
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[6]
    addr: 0x118
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[7]
    addr: 0x11c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[8]
    addr: 0x120
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[9]
    addr: 0x124
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[10]
    addr: 0x128
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[11]
    addr: 0x12c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[12]
    addr: 0x130
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[13]
    addr: 0x134
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[14]
    addr: 0x138
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[15]
    addr: 0x13c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[16]
    addr: 0x140
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[17]
    addr: 0x144
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[18]
    addr: 0x148
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[19]
    addr: 0x14c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[20]
    addr: 0x150
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[21]
    addr: 0x154
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[22]
    addr: 0x158
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[23]
    addr: 0x15c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[24]
    addr: 0x160
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[25]
    addr: 0x164
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[26]
    addr: 0x168
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[27]
    addr: 0x16c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[28]
    addr: 0x170
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[29]
    addr: 0x174
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[30]
    addr: 0x178
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFDR[31]
    addr: 0x17c
    size_bits: 32
    description: IP RX FIFO Data Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: RX Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TFDR[0]
    addr: 0x180
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[1]
    addr: 0x184
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[2]
    addr: 0x188
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[3]
    addr: 0x18c
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[4]
    addr: 0x190
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[5]
    addr: 0x194
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[6]
    addr: 0x198
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[7]
    addr: 0x19c
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[8]
    addr: 0x1a0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[9]
    addr: 0x1a4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[10]
    addr: 0x1a8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[11]
    addr: 0x1ac
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[12]
    addr: 0x1b0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[13]
    addr: 0x1b4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[14]
    addr: 0x1b8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[15]
    addr: 0x1bc
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[16]
    addr: 0x1c0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[17]
    addr: 0x1c4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[18]
    addr: 0x1c8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[19]
    addr: 0x1cc
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[20]
    addr: 0x1d0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[21]
    addr: 0x1d4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[22]
    addr: 0x1d8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[23]
    addr: 0x1dc
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[24]
    addr: 0x1e0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[25]
    addr: 0x1e4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[26]
    addr: 0x1e8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[27]
    addr: 0x1ec
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[28]
    addr: 0x1f0
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[29]
    addr: 0x1f4
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[30]
    addr: 0x1f8
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: TFDR[31]
    addr: 0x1fc
    size_bits: 32
    description: IP TX FIFO Data Register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: TX Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: LUT[0]
    addr: 0x200
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[1]
    addr: 0x204
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[2]
    addr: 0x208
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[3]
    addr: 0x20c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[4]
    addr: 0x210
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[5]
    addr: 0x214
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[6]
    addr: 0x218
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[7]
    addr: 0x21c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[8]
    addr: 0x220
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[9]
    addr: 0x224
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[10]
    addr: 0x228
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[11]
    addr: 0x22c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[12]
    addr: 0x230
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[13]
    addr: 0x234
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[14]
    addr: 0x238
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[15]
    addr: 0x23c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[16]
    addr: 0x240
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[17]
    addr: 0x244
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[18]
    addr: 0x248
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[19]
    addr: 0x24c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[20]
    addr: 0x250
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[21]
    addr: 0x254
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[22]
    addr: 0x258
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[23]
    addr: 0x25c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[24]
    addr: 0x260
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[25]
    addr: 0x264
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[26]
    addr: 0x268
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[27]
    addr: 0x26c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[28]
    addr: 0x270
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[29]
    addr: 0x274
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[30]
    addr: 0x278
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[31]
    addr: 0x27c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[32]
    addr: 0x280
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[33]
    addr: 0x284
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[34]
    addr: 0x288
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[35]
    addr: 0x28c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[36]
    addr: 0x290
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[37]
    addr: 0x294
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[38]
    addr: 0x298
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[39]
    addr: 0x29c
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[40]
    addr: 0x2a0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[41]
    addr: 0x2a4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[42]
    addr: 0x2a8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[43]
    addr: 0x2ac
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[44]
    addr: 0x2b0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[45]
    addr: 0x2b4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[46]
    addr: 0x2b8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[47]
    addr: 0x2bc
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[48]
    addr: 0x2c0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[49]
    addr: 0x2c4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[50]
    addr: 0x2c8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[51]
    addr: 0x2cc
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[52]
    addr: 0x2d0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[53]
    addr: 0x2d4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[54]
    addr: 0x2d8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[55]
    addr: 0x2dc
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[56]
    addr: 0x2e0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[57]
    addr: 0x2e4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[58]
    addr: 0x2e8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[59]
    addr: 0x2ec
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[60]
    addr: 0x2f0
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[61]
    addr: 0x2f4
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[62]
    addr: 0x2f8
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LUT[63]
    addr: 0x2fc
    size_bits: 32
    description: LUT 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPERAND0
      bit_offset: 0
      bit_width: 8
      description: OPERAND0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS0
      bit_offset: 8
      bit_width: 2
      description: NUM_PADS0
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE0
      bit_offset: 10
      bit_width: 6
      description: OPCODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERAND1
      bit_offset: 16
      bit_width: 8
      description: OPERAND1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NUM_PADS1
      bit_offset: 24
      bit_width: 2
      description: NUM_PADS1
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPCODE1
      bit_offset: 26
      bit_width: 6
      description: OPCODE1
      read_allowed: true
      write_allowed: true
- !Module
  name: OTFAD
  description: OTFAD
  base_addr: 0x400a0000
  size: 0xde0
  registers:
  - !Register
    name: CR
    addr: 0xc00
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IRQE
      bit_offset: 0
      bit_width: 1
      description: IRQE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IRQE_0
        1: IRQE_1
    - !Field
      name: FERR
      bit_offset: 1
      bit_width: 1
      description: Force Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FERR_0
        1: FERR_1
    - !Field
      name: FSVM
      bit_offset: 2
      bit_width: 1
      description: Force Security Violation Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSVM_0
        1: FSVM_1
    - !Field
      name: FLDM
      bit_offset: 3
      bit_width: 1
      description: Force Logically Disabled Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLDM_0
        1: FLDM_1
    - !Field
      name: KBSE
      bit_offset: 4
      bit_width: 1
      description: Key Blob Scramble Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KBSE_0
        1: KBSE_1
    - !Field
      name: KBPE
      bit_offset: 5
      bit_width: 1
      description: Key Blob Processing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KBPE_0
        1: KBPE_1
    - !Field
      name: KBCE
      bit_offset: 6
      bit_width: 1
      description: Key Blob CRC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KBCE_0
        1: KBCE_1
    - !Field
      name: RRAE
      bit_offset: 7
      bit_width: 1
      description: Restricted Register Access Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RRAE_0
        1: RRAE_1
    - !Field
      name: SKBP
      bit_offset: 30
      bit_width: 1
      description: Start key blob processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SKBP_0
        1: SKBP_1
    - !Field
      name: GE
      bit_offset: 31
      bit_width: 1
      description: Global OTFAD Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GE_0
        1: GE_1
  - !Register
    name: SR
    addr: 0xc04
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: KBERR
      bit_offset: 0
      bit_width: 1
      description: Key Blob Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KBERR_0
        1: KBERR_1
    - !Field
      name: MDPCP
      bit_offset: 1
      bit_width: 1
      description: MDPC Present
      read_allowed: true
      write_allowed: false
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Operating Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MODE_0
        1: MODE_1
        2: MODE_2
        3: MODE_3
    - !Field
      name: NCTX
      bit_offset: 4
      bit_width: 4
      description: Number of Contexts
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTXER0
      bit_offset: 8
      bit_width: 1
      description: Context Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOERROR
        1: ERROR
    - !Field
      name: CTXER1
      bit_offset: 9
      bit_width: 1
      description: Context Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOERROR
        1: ERROR
    - !Field
      name: CTXER2
      bit_offset: 10
      bit_width: 1
      description: Context Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOERROR
        1: ERROR
    - !Field
      name: CTXER3
      bit_offset: 11
      bit_width: 1
      description: Context Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOERROR
        1: ERROR
    - !Field
      name: CTXIE0
      bit_offset: 16
      bit_width: 1
      description: Context Integrity Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOINTEGRITYERR
        1: INTEGRITYERR
    - !Field
      name: CTXIE1
      bit_offset: 17
      bit_width: 1
      description: Context Integrity Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOINTEGRITYERR
        1: INTEGRITYERR
    - !Field
      name: CTXIE2
      bit_offset: 18
      bit_width: 1
      description: Context Integrity Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOINTEGRITYERR
        1: INTEGRITYERR
    - !Field
      name: CTXIE3
      bit_offset: 19
      bit_width: 1
      description: Context Integrity Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOINTEGRITYERR
        1: INTEGRITYERR
    - !Field
      name: HRL
      bit_offset: 24
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: RRAM
      bit_offset: 28
      bit_width: 1
      description: Restricted Register Access Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RRAM_0
        1: RRAM_1
    - !Field
      name: GEM
      bit_offset: 29
      bit_width: 1
      description: Global Enable Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: GEM_0
        1: GEM_1
    - !Field
      name: KBPE
      bit_offset: 30
      bit_width: 1
      description: Key Blob Processing Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: KBPE_0
        1: KBPE_1
    - !Field
      name: KBD
      bit_offset: 31
      bit_width: 1
      description: Key Blob Processing Done
      read_allowed: true
      write_allowed: false
      enum_values:
        0: KBD_0
        1: KBD_1
  - !Register
    name: CTX[0]_CTX_KEY%s
    addr: 0xd00
    size_bits: 32
    description: AES Key Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[0]_CTX_CTR%s
    addr: 0xd10
    size_bits: 32
    description: AES Counter Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[0]_CTX_RGD_W0
    addr: 0xd18
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[0]_CTX_RGD_W1
    addr: 0xd1c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VLD_0
        1: VLD_1
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: AES Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADE_0
        1: ADE_1
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RO_0
        1: RO_1
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[1]_CTX_KEY%s
    addr: 0xd40
    size_bits: 32
    description: AES Key Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[1]_CTX_CTR%s
    addr: 0xd50
    size_bits: 32
    description: AES Counter Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[1]_CTX_RGD_W0
    addr: 0xd58
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[1]_CTX_RGD_W1
    addr: 0xd5c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VLD_0
        1: VLD_1
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: AES Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADE_0
        1: ADE_1
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RO_0
        1: RO_1
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[2]_CTX_KEY%s
    addr: 0xd80
    size_bits: 32
    description: AES Key Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[2]_CTX_CTR%s
    addr: 0xd90
    size_bits: 32
    description: AES Counter Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[2]_CTX_RGD_W0
    addr: 0xd98
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[2]_CTX_RGD_W1
    addr: 0xd9c
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VLD_0
        1: VLD_1
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: AES Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADE_0
        1: ADE_1
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RO_0
        1: RO_1
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[3]_CTX_KEY%s
    addr: 0xdc0
    size_bits: 32
    description: AES Key Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES Key
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[3]_CTX_CTR%s
    addr: 0xdd0
    size_bits: 32
    description: AES Counter Word
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTR
      bit_offset: 0
      bit_width: 32
      description: AES Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[3]_CTX_RGD_W0
    addr: 0xdd8
    size_bits: 32
    description: AES Region Descriptor Word0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 10
      bit_width: 22
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX[3]_CTX_RGD_W1
    addr: 0xddc
    size_bits: 32
    description: AES Region Descriptor Word1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f8
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VLD_0
        1: VLD_1
    - !Field
      name: ADE
      bit_offset: 1
      bit_width: 1
      description: AES Decryption Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADE_0
        1: ADE_1
    - !Field
      name: RO
      bit_offset: 2
      bit_width: 1
      description: Read-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RO_0
        1: RO_1
    - !Field
      name: ENDADDR
      bit_offset: 10
      bit_width: 22
      description: End Address
      read_allowed: true
      write_allowed: true
- !Module
  name: IOMUXC_SNVS_GPR
  description: IOMUXC
  base_addr: 0x400a4000
  size: 0x10
  registers:
  - !Register
    name: GPR0
    addr: 0x0
    size_bits: 32
    description: GPR0 General Purpose Register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR1
    addr: 0x4
    size_bits: 32
    description: GPR1 General Purpose Register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR2
    addr: 0x8
    size_bits: 32
    description: GPR2 General Purpose Register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR3
    addr: 0xc
    size_bits: 32
    description: GPR3 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPSR_MODE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: Set to enable LPSR mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_STATUS_CAPT_CLR
      bit_offset: 1
      bit_width: 1
      description: DCDC captured status clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: POR_PULL_TYPE
      bit_offset: 2
      bit_width: 2
      description: POR_B pad control
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_IN_LOW_VOL
      bit_offset: 16
      bit_width: 1
      description: DCDC_IN low voltage detect.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCDC_OVER_CUR
      bit_offset: 17
      bit_width: 1
      description: DCDC output over current alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCDC_OVER_VOL
      bit_offset: 18
      bit_width: 1
      description: DCDC output over voltage alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCDC_STS_DC_OK
      bit_offset: 19
      bit_width: 1
      description: DCDC status OK
      read_allowed: true
      write_allowed: false
- !Module
  name: IOMUXC_SNVS
  description: IOMUXC_SNVS
  base_addr: 0x400a8000
  size: 0x14
  registers:
  - !Register
    name: SW_MUX_CTL_PAD_PMIC_ON_REQ
    addr: 0x0
    size_bits: 32
    description: SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_PAD_CTL_PAD_TEST_MODE
    addr: 0x4
    size_bits: 32
    description: SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: false
      enum_values:
        2: SPEED
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_POR_B
    addr: 0x8
    size_bits: 32
    description: SW_PAD_CTL_PAD_POR_B SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1b0a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: false
      enum_values:
        2: SPEED
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_ONOFF
    addr: 0xc
    size_bits: 32
    description: SW_PAD_CTL_PAD_ONOFF SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1b0a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: false
      enum_values:
        2: SPEED
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_PMIC_ON_REQ
    addr: 0x10
    size_bits: 32
    description: SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb8a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: false
      enum_values:
        2: SPEED
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
- !Module
  name: IOMUXC_GPR
  description: IOMUXC_GPR
  base_addr: 0x400ac000
  size: 0x78
  registers:
  - !Register
    name: GPR0
    addr: 0x0
    size_bits: 32
    description: GPR0 General Purpose Register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR1
    addr: 0x4
    size_bits: 32
    description: GPR1 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAI1_MCLK1_SEL
      bit_offset: 0
      bit_width: 3
      description: SAI1 MCLK1 source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_MCLK1_SEL_0
        2: SAI1_MCLK1_SEL_2
        3: SAI1_MCLK1_SEL_3
        5: SAI1_MCLK1_SEL_5
    - !Field
      name: SAI1_MCLK2_SEL
      bit_offset: 3
      bit_width: 3
      description: SAI1 MCLK2 source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_MCLK2_SEL_0
        2: SAI1_MCLK2_SEL_2
        3: SAI1_MCLK2_SEL_3
        5: SAI1_MCLK2_SEL_5
    - !Field
      name: SAI1_MCLK3_SEL
      bit_offset: 6
      bit_width: 2
      description: SAI1 MCLK3 source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_MCLK3_SEL_0
        1: SAI1_MCLK3_SEL_1
        2: SAI1_MCLK3_SEL_2
        3: SAI1_MCLK3_SEL_3
    - !Field
      name: SAI3_MCLK3_SEL
      bit_offset: 10
      bit_width: 2
      description: SAI3 MCLK3 source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI3_MCLK3_SEL_0
        1: SAI3_MCLK3_SEL_1
        2: SAI3_MCLK3_SEL_2
        3: SAI3_MCLK3_SEL_3
    - !Field
      name: GINT
      bit_offset: 12
      bit_width: 1
      description: Global Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GINT_0
        1: GINT_1
    - !Field
      name: SAI1_MCLK_DIR
      bit_offset: 19
      bit_width: 1
      description: sai1.MCLK signal direction control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_MCLK_DIR_0
        1: SAI1_MCLK_DIR_1
    - !Field
      name: SAI3_MCLK_DIR
      bit_offset: 21
      bit_width: 1
      description: sai3.MCLK signal direction control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI3_MCLK_DIR_0
        1: SAI3_MCLK_DIR_1
    - !Field
      name: EXC_MON
      bit_offset: 22
      bit_width: 1
      description: Exclusive monitor response select of illegal command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EXC_MON_0
        1: EXC_MON_1
    - !Field
      name: CM7_FORCE_HCLK_EN
      bit_offset: 31
      bit_width: 1
      description: ARM CM7 platform AHB clock enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CM7_FORCE_HCLK_EN_0
        1: CM7_FORCE_HCLK_EN_1
  - !Register
    name: GPR2
    addr: 0x8
    size_bits: 32
    description: GPR2 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AXBS_P_M0_HIGH_PRIORITY
      bit_offset: 3
      bit_width: 1
      description: AXBS_P M0 master has higher priority.Do not set both M1 and M0
        to high priority.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AXBS_P_M0_HIGH_PRIORITY_0
        1: AXBS_P_M0_HIGH_PRIORITY_1
    - !Field
      name: AXBS_P_M1_HIGH_PRIORITY
      bit_offset: 4
      bit_width: 1
      description: AXBS_P M1 master has higher priority.Do not set both M1 and M0
        to high priority.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AXBS_P_M1_HIGH_PRIORITY_0
        1: AXBS_P_M1_HIGH_PRIORITY_1
    - !Field
      name: AXBS_P_FORCE_ROUND_ROBIN
      bit_offset: 5
      bit_width: 1
      description: Force Round Robin in AXBS_P. This bit can override master M0 M1
        high priority configuration.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AXBS_P_FORCE_ROUND_ROBIN_0
        1: AXBS_P_FORCE_ROUND_ROBIN_1
    - !Field
      name: L2_MEM_EN_POWERSAVING
      bit_offset: 12
      bit_width: 1
      description: Enable power saving features on L2 memory
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L2_MEM_EN_POWERSAVING_0
        1: L2_MEM_EN_POWERSAVING_1
    - !Field
      name: RAM_AUTO_CLK_GATING_EN
      bit_offset: 13
      bit_width: 1
      description: Automatically gate off RAM clock when RAM is not accessed.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RAM_AUTO_CLK_GATING_EN_0
        1: RAM_AUTO_CLK_GATING_EN_1
    - !Field
      name: L2_MEM_DEEPSLEEP
      bit_offset: 14
      bit_width: 1
      description: This bit controls how memory (OCRAM) enters Deep Sleep mode (shutdown
        periphery power, but maintain memory contents, outputs of memory are pulled
        low
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L2_MEM_DEEPSLEEP_0
        1: L2_MEM_DEEPSLEEP_1
    - !Field
      name: MQS_CLK_DIV
      bit_offset: 16
      bit_width: 8
      description: Divider ratio control for mclk from hmclk
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MQS_CLK_DIV_0
        1: MQS_CLK_DIV_1
        2: MQS_CLK_DIV_2
        255: MQS_CLK_DIV_255
    - !Field
      name: MQS_SW_RST
      bit_offset: 24
      bit_width: 1
      description: MQS software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MQS_SW_RST_0
        1: MQS_SW_RST_1
    - !Field
      name: MQS_EN
      bit_offset: 25
      bit_width: 1
      description: MQS enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MQS_EN_0
        1: MQS_EN_1
    - !Field
      name: MQS_OVERSAMPLE
      bit_offset: 26
      bit_width: 1
      description: Medium Quality Sound (MQS) Oversample
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MQS_OVERSAMPLE_0
        1: MQS_OVERSAMPLE_1
  - !Register
    name: GPR3
    addr: 0xc
    size_bits: 32
    description: GPR3 General Purpose Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0
    fields:
    - !Field
      name: DCP_KEY_SEL
      bit_offset: 4
      bit_width: 1
      description: Select 128-bit DCP key from 256-bit key from SNVS Master Key
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DCP_KEY_SEL_0
        1: DCP_KEY_SEL_1
  - !Register
    name: GPR4
    addr: 0x10
    size_bits: 32
    description: GPR4 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDMA_STOP_REQ
      bit_offset: 0
      bit_width: 1
      description: EDMA stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDMA_STOP_REQ_0
        1: EDMA_STOP_REQ_1
    - !Field
      name: TRNG_STOP_REQ
      bit_offset: 3
      bit_width: 1
      description: TRNG stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRNG_STOP_REQ_0
        1: TRNG_STOP_REQ_1
    - !Field
      name: SAI1_STOP_REQ
      bit_offset: 5
      bit_width: 1
      description: SAI1 stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_STOP_REQ_0
        1: SAI1_STOP_REQ_1
    - !Field
      name: SAI3_STOP_REQ
      bit_offset: 7
      bit_width: 1
      description: SAI3 stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI3_STOP_REQ_0
        1: SAI3_STOP_REQ_1
    - !Field
      name: PIT_STOP_REQ
      bit_offset: 10
      bit_width: 1
      description: PIT stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PIT_STOP_REQ_0
        1: PIT_STOP_REQ_1
    - !Field
      name: FLEXSPI_STOP_REQ
      bit_offset: 11
      bit_width: 1
      description: FlexSPI stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXSPI_STOP_REQ_0
        1: FLEXSPI_STOP_REQ_1
    - !Field
      name: FLEXIO1_STOP_REQ
      bit_offset: 12
      bit_width: 1
      description: FlexIO1 stop request.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXIO1_STOP_REQ_0
        1: FLEXIO1_STOP_REQ_1
    - !Field
      name: EDMA_STOP_ACK
      bit_offset: 16
      bit_width: 1
      description: EDMA stop acknowledge. This is a status (read-only) bit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: EDMA_STOP_ACK_0
        1: EDMA_STOP_ACK_1
    - !Field
      name: TRNG_STOP_ACK
      bit_offset: 19
      bit_width: 1
      description: TRNG stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TRNG_STOP_ACK_0
        1: TRNG_STOP_ACK_1
    - !Field
      name: SAI1_STOP_ACK
      bit_offset: 21
      bit_width: 1
      description: SAI1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SAI1_STOP_ACK_0
        1: SAI1_STOP_ACK_1
    - !Field
      name: SAI3_STOP_ACK
      bit_offset: 23
      bit_width: 1
      description: SAI3 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SAI3_STOP_ACK_0
        1: SAI3_STOP_ACK_1
    - !Field
      name: PIT_STOP_ACK
      bit_offset: 26
      bit_width: 1
      description: PIT stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PIT_STOP_ACK_0
        1: PIT_STOP_ACK_1
    - !Field
      name: FLEXSPI_STOP_ACK
      bit_offset: 27
      bit_width: 1
      description: FLEXSPI stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FLEXSPI_STOP_ACK_0
        1: FLEXSPI_STOP_ACK_1
    - !Field
      name: FLEXIO1_STOP_ACK
      bit_offset: 28
      bit_width: 1
      description: FLEXIO1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FLEXIO1_STOP_ACK_0
        1: FLEXIO1_STOP_ACK_1
  - !Register
    name: GPR5
    addr: 0x14
    size_bits: 32
    description: GPR5 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDOG1_MASK
      bit_offset: 6
      bit_width: 1
      description: WDOG1 Timeout Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDOG1_MASK_0
        1: WDOG1_MASK_1
    - !Field
      name: WDOG2_MASK
      bit_offset: 7
      bit_width: 1
      description: WDOG2 Timeout Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDOG2_MASK_0
        1: WDOG2_MASK_1
    - !Field
      name: VREF_1M_CLK_GPT1
      bit_offset: 28
      bit_width: 1
      description: GPT1 1 MHz clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VREF_1M_CLK_GPT1_0
        1: VREF_1M_CLK_GPT1_1
    - !Field
      name: VREF_1M_CLK_GPT2
      bit_offset: 29
      bit_width: 1
      description: GPT2 1 MHz clock source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VREF_1M_CLK_GPT2_0
        1: VREF_1M_CLK_GPT2_1
  - !Register
    name: GPR6
    addr: 0x18
    size_bits: 32
    description: GPR6 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOMUXC_XBAR_DIR_SEL_2
      bit_offset: 16
      bit_width: 1
      description: IOMUXC XBAR_INOUT2 function direction select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IOMUXC_XBAR_DIR_SEL_2_0
        1: IOMUXC_XBAR_DIR_SEL_2_1
    - !Field
      name: IOMUXC_XBAR_DIR_SEL_3
      bit_offset: 17
      bit_width: 1
      description: IOMUXC XBAR_INOUT3 function direction select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IOMUXC_XBAR_DIR_SEL_3_0
        1: IOMUXC_XBAR_DIR_SEL_3_1
  - !Register
    name: GPR7
    addr: 0x1c
    size_bits: 32
    description: GPR7 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPI2C1_STOP_REQ
      bit_offset: 0
      bit_width: 1
      description: LPI2C1 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C1_STOP_REQ_0
        1: LPI2C1_STOP_REQ_1
    - !Field
      name: LPI2C2_STOP_REQ
      bit_offset: 1
      bit_width: 1
      description: LPI2C2 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C2_STOP_REQ_0
        1: LPI2C2_STOP_REQ_1
    - !Field
      name: LPSPI1_STOP_REQ
      bit_offset: 4
      bit_width: 1
      description: LPSPI1 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI1_STOP_REQ_0
        1: LPSPI1_STOP_REQ_1
    - !Field
      name: LPSPI2_STOP_REQ
      bit_offset: 5
      bit_width: 1
      description: LPSPI2 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI2_STOP_REQ_0
        1: LPSPI2_STOP_REQ_1
    - !Field
      name: LPUART1_STOP_REQ
      bit_offset: 8
      bit_width: 1
      description: LPUART1 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART1_STOP_REQ_0
        1: LPUART1_STOP_REQ_1
    - !Field
      name: LPUART2_STOP_REQ
      bit_offset: 9
      bit_width: 1
      description: LPUART1 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART2_STOP_REQ_0
        1: LPUART2_STOP_REQ_1
    - !Field
      name: LPUART3_STOP_REQ
      bit_offset: 10
      bit_width: 1
      description: LPUART3 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART3_STOP_REQ_0
        1: LPUART3_STOP_REQ_1
    - !Field
      name: LPUART4_STOP_REQ
      bit_offset: 11
      bit_width: 1
      description: LPUART4 stop request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART4_STOP_REQ_0
        1: LPUART4_STOP_REQ_1
    - !Field
      name: LPI2C1_STOP_ACK
      bit_offset: 16
      bit_width: 1
      description: LPI2C1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPI2C1_STOP_ACK_0
        1: LPI2C1_STOP_ACK_1
    - !Field
      name: LPI2C2_STOP_ACK
      bit_offset: 17
      bit_width: 1
      description: LPI2C2 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPI2C2_STOP_ACK_0
        1: LPI2C2_STOP_ACK_1
    - !Field
      name: LPSPI1_STOP_ACK
      bit_offset: 20
      bit_width: 1
      description: LPSPI1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPSPI1_STOP_ACK_0
        1: LPSPI1_STOP_ACK_1
    - !Field
      name: LPSPI2_STOP_ACK
      bit_offset: 21
      bit_width: 1
      description: LPSPI2 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPSPI2_STOP_ACK_0
        1: LPSPI2_STOP_ACK_1
    - !Field
      name: LPUART1_STOP_ACK
      bit_offset: 24
      bit_width: 1
      description: LPUART1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPUART1_STOP_ACK_0
        1: LPUART1_STOP_ACK_1
    - !Field
      name: LPUART2_STOP_ACK
      bit_offset: 25
      bit_width: 1
      description: LPUART1 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPUART2_STOP_ACK_0
        1: LPUART2_STOP_ACK_1
    - !Field
      name: LPUART3_STOP_ACK
      bit_offset: 26
      bit_width: 1
      description: LPUART3 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPUART3_STOP_ACK_0
        1: LPUART3_STOP_ACK_1
    - !Field
      name: LPUART4_STOP_ACK
      bit_offset: 27
      bit_width: 1
      description: LPUART4 stop acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPUART4_STOP_ACK_0
        1: LPUART4_STOP_ACK_1
  - !Register
    name: GPR8
    addr: 0x20
    size_bits: 32
    description: GPR8 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPI2C1_IPG_STOP_MODE
      bit_offset: 0
      bit_width: 1
      description: LPI2C1 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C1_IPG_STOP_MODE_0
        1: LPI2C1_IPG_STOP_MODE_1
    - !Field
      name: LPI2C1_IPG_DOZE
      bit_offset: 1
      bit_width: 1
      description: LPI2C1 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C1_IPG_DOZE_0
        1: LPI2C1_IPG_DOZE_1
    - !Field
      name: LPI2C2_IPG_STOP_MODE
      bit_offset: 2
      bit_width: 1
      description: LPI2C2 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C2_IPG_STOP_MODE_0
        1: LPI2C2_IPG_STOP_MODE_1
    - !Field
      name: LPI2C2_IPG_DOZE
      bit_offset: 3
      bit_width: 1
      description: LPI2C2 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C2_IPG_DOZE_0
        1: LPI2C2_IPG_DOZE_1
    - !Field
      name: LPSPI1_IPG_STOP_MODE
      bit_offset: 8
      bit_width: 1
      description: LPSPI1 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI1_IPG_STOP_MODE_0
        1: LPSPI1_IPG_STOP_MODE_1
    - !Field
      name: LPSPI1_IPG_DOZE
      bit_offset: 9
      bit_width: 1
      description: LPSPI1 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI1_IPG_DOZE_0
        1: LPSPI1_IPG_DOZE_1
    - !Field
      name: LPSPI2_IPG_STOP_MODE
      bit_offset: 10
      bit_width: 1
      description: LPSPI2 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI2_IPG_STOP_MODE_0
        1: LPSPI2_IPG_STOP_MODE_1
    - !Field
      name: LPSPI2_IPG_DOZE
      bit_offset: 11
      bit_width: 1
      description: LPSPI2 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI2_IPG_DOZE_0
        1: LPSPI2_IPG_DOZE_1
    - !Field
      name: LPUART1_IPG_STOP_MODE
      bit_offset: 16
      bit_width: 1
      description: LPUART1 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART1_IPG_STOP_MODE_0
        1: LPUART1_IPG_STOP_MODE_1
    - !Field
      name: LPUART1_IPG_DOZE
      bit_offset: 17
      bit_width: 1
      description: LPUART1 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART1_IPG_DOZE_0
        1: LPUART1_IPG_DOZE_1
    - !Field
      name: LPUART2_IPG_STOP_MODE
      bit_offset: 18
      bit_width: 1
      description: LPUART2 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART2_IPG_STOP_MODE_0
        1: LPUART2_IPG_STOP_MODE_1
    - !Field
      name: LPUART2_IPG_DOZE
      bit_offset: 19
      bit_width: 1
      description: LPUART2 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART2_IPG_DOZE_0
        1: LPUART2_IPG_DOZE_1
    - !Field
      name: LPUART3_IPG_STOP_MODE
      bit_offset: 20
      bit_width: 1
      description: LPUART3 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART3_IPG_STOP_MODE_0
        1: LPUART3_IPG_STOP_MODE_1
    - !Field
      name: LPUART3_IPG_DOZE
      bit_offset: 21
      bit_width: 1
      description: LPUART3 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART3_IPG_DOZE_0
        1: LPUART3_IPG_DOZE_1
    - !Field
      name: LPUART4_IPG_STOP_MODE
      bit_offset: 22
      bit_width: 1
      description: LPUART4 stop mode selection, cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART4_IPG_STOP_MODE_0
        1: LPUART4_IPG_STOP_MODE_1
    - !Field
      name: LPUART4_IPG_DOZE
      bit_offset: 23
      bit_width: 1
      description: LPUART4 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPUART4_IPG_DOZE_0
        1: LPUART4_IPG_DOZE_1
  - !Register
    name: GPR9
    addr: 0x24
    size_bits: 32
    description: GPR9 General Purpose Register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR10
    addr: 0x28
    size_bits: 32
    description: GPR10 General Purpose Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: NIDEN
      bit_offset: 0
      bit_width: 1
      description: ARM non-secure (non-invasive) debug enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NIDEN_0
        1: NIDEN_1
    - !Field
      name: DBG_EN
      bit_offset: 1
      bit_width: 1
      description: ARM invasive debug enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBG_EN_0
        1: DBG_EN_1
    - !Field
      name: SEC_ERR_RESP
      bit_offset: 2
      bit_width: 1
      description: Security error response enable for all security gaskets (on both
        AHB and AXI buses)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEC_ERR_RESP_0
        1: SEC_ERR_RESP_1
    - !Field
      name: DCPKEY_OCOTP_OR_KEYMUX
      bit_offset: 4
      bit_width: 1
      description: DCP Key selection bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DCPKEY_OCOTP_OR_KEYMUX_0
        1: DCPKEY_OCOTP_OR_KEYMUX_1
    - !Field
      name: OCRAM_TZ_EN
      bit_offset: 8
      bit_width: 1
      description: OCRAM TrustZone (TZ) enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_TZ_EN_0
        1: OCRAM_TZ_EN_1
    - !Field
      name: OCRAM_TZ_ADDR
      bit_offset: 9
      bit_width: 5
      description: OCRAM TrustZone (TZ) start address
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK_NIDEN
      bit_offset: 16
      bit_width: 1
      description: Lock NIDEN field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_NIDEN_0
        1: LOCK_NIDEN_1
    - !Field
      name: LOCK_DBG_EN
      bit_offset: 17
      bit_width: 1
      description: Lock DBG_EN field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_DBG_EN_0
        1: LOCK_DBG_EN_1
    - !Field
      name: LOCK_SEC_ERR_RESP
      bit_offset: 18
      bit_width: 1
      description: Lock SEC_ERR_RESP field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_SEC_ERR_RESP_0
        1: LOCK_SEC_ERR_RESP_1
    - !Field
      name: LOCK_DCPKEY_OCOTP_OR_KEYMUX
      bit_offset: 20
      bit_width: 1
      description: Lock DCP Key OCOTP/Key MUX selection bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_DCPKEY_OCOTP_OR_KEYMUX_0
        1: LOCK_DCPKEY_OCOTP_OR_KEYMUX_1
    - !Field
      name: LOCK_OCRAM_TZ_EN
      bit_offset: 24
      bit_width: 1
      description: Lock OCRAM_TZ_EN field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_OCRAM_TZ_EN_0
        1: LOCK_OCRAM_TZ_EN_1
    - !Field
      name: LOCK_OCRAM_TZ_ADDR
      bit_offset: 25
      bit_width: 5
      description: Lock OCRAM_TZ_ADDR field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_OCRAM_TZ_ADDR_0
        1: LOCK_OCRAM_TZ_ADDR_1
  - !Register
    name: GPR11
    addr: 0x2c
    size_bits: 32
    description: GPR11 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M7_APC_AC_R0_CTRL
      bit_offset: 0
      bit_width: 2
      description: Access control of memory region-0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_APC_AC_R0_CTRL_0
        1: M7_APC_AC_R0_CTRL_1
    - !Field
      name: M7_APC_AC_R1_CTRL
      bit_offset: 2
      bit_width: 2
      description: Access control of memory region-1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_APC_AC_R1_CTRL_0
        1: M7_APC_AC_R1_CTRL_1
    - !Field
      name: M7_APC_AC_R2_CTRL
      bit_offset: 4
      bit_width: 2
      description: Access control of memory region-2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_APC_AC_R2_CTRL_0
        1: M7_APC_AC_R2_CTRL_1
    - !Field
      name: M7_APC_AC_R3_CTRL
      bit_offset: 6
      bit_width: 2
      description: Access control of memory region-3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_APC_AC_R3_CTRL_0
        1: M7_APC_AC_R3_CTRL_1
    - !Field
      name: LOCK_M7_APC_AC_R0_CTRL
      bit_offset: 16
      bit_width: 2
      description: Lock M7_APC_AC_R0_CTRL field for changes
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK_M7_APC_AC_R1_CTRL
      bit_offset: 18
      bit_width: 2
      description: Lock M7_APC_AC_R1_CTRL field for changes
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK_M7_APC_AC_R2_CTRL
      bit_offset: 20
      bit_width: 2
      description: Lock M7_APC_AC_R2_CTRL field for changes
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK_M7_APC_AC_R3_CTRL
      bit_offset: 22
      bit_width: 2
      description: Lock M7_APC_AC_R3_CTRL field for changes
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR12
    addr: 0x30
    size_bits: 32
    description: GPR12 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXIO1_IPG_STOP_MODE
      bit_offset: 0
      bit_width: 1
      description: FlexIO1 stop mode selection. Cannot change when ipg_stop is asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXIO1_IPG_STOP_MODE_0
        1: FLEXIO1_IPG_STOP_MODE_1
    - !Field
      name: FLEXIO1_IPG_DOZE
      bit_offset: 1
      bit_width: 1
      description: FLEXIO1 ipg_doze mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXIO1_IPG_DOZE_0
        1: FLEXIO1_IPG_DOZE_1
  - !Register
    name: GPR13
    addr: 0x34
    size_bits: 32
    description: GPR13 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CACHE_USB
      bit_offset: 13
      bit_width: 1
      description: USB block cacheable attribute value of AXI transactions
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CACHE_USB_0
        1: CACHE_USB_1
  - !Register
    name: GPR14
    addr: 0x38
    size_bits: 32
    description: GPR14 General Purpose Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x880000
    fields:
    - !Field
      name: CM7_CFGITCMSZ
      bit_offset: 16
      bit_width: 4
      description: ITCM total size configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CM7_CFGITCMSZ_0
        3: CM7_CFGITCMSZ_3
        4: CM7_CFGITCMSZ_4
        5: CM7_CFGITCMSZ_5
        6: CM7_CFGITCMSZ_6
        7: CM7_CFGITCMSZ_7
        8: CM7_CFGITCMSZ_8
    - !Field
      name: CM7_CFGDTCMSZ
      bit_offset: 20
      bit_width: 4
      description: DTCM total size configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CM7_CFGDTCMSZ_0
        3: CM7_CFGDTCMSZ_3
        4: CM7_CFGDTCMSZ_4
        5: CM7_CFGDTCMSZ_5
        6: CM7_CFGDTCMSZ_6
        7: CM7_CFGDTCMSZ_7
        8: CM7_CFGDTCMSZ_8
  - !Register
    name: GPR15
    addr: 0x3c
    size_bits: 32
    description: GPR15 General Purpose Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields: []
  - !Register
    name: GPR16
    addr: 0x40
    size_bits: 32
    description: GPR16 General Purpose Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200003
    fields:
    - !Field
      name: INIT_ITCM_EN
      bit_offset: 0
      bit_width: 1
      description: ITCM enable initialization out of reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_ITCM_EN_0
        1: INIT_ITCM_EN_1
    - !Field
      name: INIT_DTCM_EN
      bit_offset: 1
      bit_width: 1
      description: DTCM enable initialization out of reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_DTCM_EN_0
        1: INIT_DTCM_EN_1
    - !Field
      name: FLEXRAM_BANK_CFG_SEL
      bit_offset: 2
      bit_width: 1
      description: FlexRAM bank config source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXRAM_BANK_CFG_SEL_0
        1: FLEXRAM_BANK_CFG_SEL_1
    - !Field
      name: LOCK_VTOR
      bit_offset: 6
      bit_width: 1
      description: Lock CM7_INIT_VTOR field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_VTOR_0
        1: LOCK_VTOR_1
    - !Field
      name: CM7_INIT_VTOR
      bit_offset: 7
      bit_width: 25
      description: Vector table offset register out of reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR17
    addr: 0x44
    size_bits: 32
    description: GPR17 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXRAM_BANK_CFG
      bit_offset: 0
      bit_width: 8
      description: FlexRAM bank config value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR18
    addr: 0x48
    size_bits: 32
    description: GPR18 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R0_BOT
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R0_BOT field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R0_BOT_0
        1: LOCK_M7_APC_AC_R0_BOT_1
    - !Field
      name: M7_APC_AC_R0_BOT
      bit_offset: 3
      bit_width: 29
      description: APC end address of memory region-0
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR19
    addr: 0x4c
    size_bits: 32
    description: GPR19 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R0_TOP
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R0_TOP field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R0_TOP_0
        1: LOCK_M7_APC_AC_R0_TOP_1
    - !Field
      name: M7_APC_AC_R0_TOP
      bit_offset: 3
      bit_width: 29
      description: APC start address of memory region-0
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR20
    addr: 0x50
    size_bits: 32
    description: GPR20 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R1_BOT
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R1_BOT field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R1_BOT_0
        1: LOCK_M7_APC_AC_R1_BOT_1
    - !Field
      name: M7_APC_AC_R1_BOT
      bit_offset: 3
      bit_width: 29
      description: APC end address of memory region-1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR21
    addr: 0x54
    size_bits: 32
    description: GPR21 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R1_TOP
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R1_TOP field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R1_TOP_0
        1: LOCK_M7_APC_AC_R1_TOP_1
    - !Field
      name: M7_APC_AC_R1_TOP
      bit_offset: 3
      bit_width: 29
      description: APC start address of memory region-1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR22
    addr: 0x58
    size_bits: 32
    description: GPR22 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R2_BOT
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R2_BOT field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R2_BOT_0
        1: LOCK_M7_APC_AC_R2_BOT_1
    - !Field
      name: M7_APC_AC_R2_BOT
      bit_offset: 3
      bit_width: 29
      description: APC end address of memory region-2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR23
    addr: 0x5c
    size_bits: 32
    description: GPR23 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R2_TOP
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R2_TOP field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R2_TOP_0
        1: LOCK_M7_APC_AC_R2_TOP_1
    - !Field
      name: M7_APC_AC_R2_TOP
      bit_offset: 3
      bit_width: 29
      description: APC start address of memory region-2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR24
    addr: 0x60
    size_bits: 32
    description: GPR24 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R3_BOT
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R3_BOT field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R3_BOT_0
        1: LOCK_M7_APC_AC_R3_BOT_1
    - !Field
      name: M7_APC_AC_R3_BOT
      bit_offset: 3
      bit_width: 29
      description: APC end address of memory region-3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR25
    addr: 0x64
    size_bits: 32
    description: GPR25 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK_M7_APC_AC_R3_TOP
      bit_offset: 0
      bit_width: 1
      description: lock M7_APC_AC_R3_TOP field for changes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_M7_APC_AC_R3_TOP_0
        1: LOCK_M7_APC_AC_R3_TOP_1
    - !Field
      name: M7_APC_AC_R3_TOP
      bit_offset: 3
      bit_width: 29
      description: APC start address of memory region-3
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR26
    addr: 0x68
    size_bits: 32
    description: GPR26 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIO_SEL
      bit_offset: 0
      bit_width: 32
      description: Select GPIO1 or GPIO2
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR27
    addr: 0x6c
    size_bits: 32
    description: GPR27 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXSPI_REMAP_ADDR_START
      bit_offset: 12
      bit_width: 20
      description: Start address of flexspi1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR28
    addr: 0x70
    size_bits: 32
    description: GPR28 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXSPI_REMAP_ADDR_END
      bit_offset: 12
      bit_width: 20
      description: End address of flexspi1
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR29
    addr: 0x74
    size_bits: 32
    description: GPR29 General Purpose Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXSPI_REMAP_ADDR_OFFSET
      bit_offset: 12
      bit_width: 20
      description: Offset address of flexspi1
      read_allowed: true
      write_allowed: true
- !Module
  name: FLEXRAM
  description: FLEXRAM
  base_addr: 0x400b0000
  size: 0x1000
  registers:
  - !Register
    name: TCM_CTRL
    addr: 0x0
    size_bits: 32
    description: TCM CRTL Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCM_WWAIT_EN
      bit_offset: 0
      bit_width: 1
      description: TCM Write Wait Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCM_WWAIT_EN_0
        1: TCM_WWAIT_EN_1
    - !Field
      name: TCM_RWAIT_EN
      bit_offset: 1
      bit_width: 1
      description: TCM Read Wait Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCM_RWAIT_EN_0
        1: TCM_RWAIT_EN_1
    - !Field
      name: FORCE_CLK_ON
      bit_offset: 2
      bit_width: 1
      description: Force RAM Clock Always On
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCRAM_MAGIC_ADDR
    addr: 0x4
    size_bits: 32
    description: OCRAM Magic Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRAM_WR_RD_SEL
      bit_offset: 0
      bit_width: 1
      description: OCRAM Write Read Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_WR_RD_SEL_0
        1: OCRAM_WR_RD_SEL_1
    - !Field
      name: OCRAM_MAGIC_ADDR
      bit_offset: 1
      bit_width: 14
      description: OCRAM Magic Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: DTCM_MAGIC_ADDR
    addr: 0x8
    size_bits: 32
    description: DTCM Magic Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTCM_WR_RD_SEL
      bit_offset: 0
      bit_width: 1
      description: DTCM Write Read Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_WR_RD_SEL_0
        1: DTCM_WR_RD_SEL_1
    - !Field
      name: DTCM_MAGIC_ADDR
      bit_offset: 1
      bit_width: 14
      description: DTCM Magic Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: ITCM_MAGIC_ADDR
    addr: 0xc
    size_bits: 32
    description: ITCM Magic Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM_WR_RD_SEL
      bit_offset: 0
      bit_width: 1
      description: ITCM Write Read Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_WR_RD_SEL_0
        1: ITCM_WR_RD_SEL_1
    - !Field
      name: ITCM_MAGIC_ADDR
      bit_offset: 1
      bit_width: 14
      description: ITCM Magic Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x10
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM_MAM_STATUS
      bit_offset: 0
      bit_width: 1
      description: ITCM Magic Address Match Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_MAM_STATUS_0
        1: ITCM_MAM_STATUS_1
    - !Field
      name: DTCM_MAM_STATUS
      bit_offset: 1
      bit_width: 1
      description: DTCM Magic Address Match Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_MAM_STATUS_0
        1: DTCM_MAM_STATUS_1
    - !Field
      name: OCRAM_MAM_STATUS
      bit_offset: 2
      bit_width: 1
      description: OCRAM Magic Address Match Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_MAM_STATUS_0
        1: OCRAM_MAM_STATUS_1
    - !Field
      name: ITCM_ERR_STATUS
      bit_offset: 3
      bit_width: 1
      description: ITCM Access Error Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_ERR_STATUS_0
        1: ITCM_ERR_STATUS_1
    - !Field
      name: DTCM_ERR_STATUS
      bit_offset: 4
      bit_width: 1
      description: DTCM Access Error Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_ERR_STATUS_0
        1: DTCM_ERR_STATUS_1
    - !Field
      name: OCRAM_ERR_STATUS
      bit_offset: 5
      bit_width: 1
      description: OCRAM Access Error Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_ERR_STATUS_0
        1: OCRAM_ERR_STATUS_1
  - !Register
    name: INT_STAT_EN
    addr: 0x14
    size_bits: 32
    description: Interrupt Status Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM_MAM_STAT_EN
      bit_offset: 0
      bit_width: 1
      description: ITCM Magic Address Match Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_MAM_STAT_EN_0
        1: ITCM_MAM_STAT_EN_1
    - !Field
      name: DTCM_MAM_STAT_EN
      bit_offset: 1
      bit_width: 1
      description: DTCM Magic Address Match Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_MAM_STAT_EN_0
        1: DTCM_MAM_STAT_EN_1
    - !Field
      name: OCRAM_MAM_STAT_EN
      bit_offset: 2
      bit_width: 1
      description: OCRAM Magic Address Match Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_MAM_STAT_EN_0
        1: OCRAM_MAM_STAT_EN_1
    - !Field
      name: ITCM_ERR_STAT_EN
      bit_offset: 3
      bit_width: 1
      description: ITCM Access Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_ERR_STAT_EN_0
        1: ITCM_ERR_STAT_EN_1
    - !Field
      name: DTCM_ERR_STAT_EN
      bit_offset: 4
      bit_width: 1
      description: DTCM Access Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_ERR_STAT_EN_0
        1: DTCM_ERR_STAT_EN_1
    - !Field
      name: OCRAM_ERR_STAT_EN
      bit_offset: 5
      bit_width: 1
      description: OCRAM Access Error Status Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_ERR_STAT_EN_0
        1: OCRAM_ERR_STAT_EN_1
  - !Register
    name: INT_SIG_EN
    addr: 0x18
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM_MAM_SIG_EN
      bit_offset: 0
      bit_width: 1
      description: ITCM Magic Address Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_MAM_SIG_EN_0
        1: ITCM_MAM_SIG_EN_1
    - !Field
      name: DTCM_MAM_SIG_EN
      bit_offset: 1
      bit_width: 1
      description: DTCM Magic Address Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_MAM_SIG_EN_0
        1: DTCM_MAM_SIG_EN_1
    - !Field
      name: OCRAM_MAM_SIG_EN
      bit_offset: 2
      bit_width: 1
      description: OCRAM Magic Address Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_MAM_SIG_EN_0
        1: OCRAM_MAM_SIG_EN_1
    - !Field
      name: ITCM_ERR_SIG_EN
      bit_offset: 3
      bit_width: 1
      description: ITCM Access Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITCM_ERR_SIG_EN_0
        1: ITCM_ERR_SIG_EN_1
    - !Field
      name: DTCM_ERR_SIG_EN
      bit_offset: 4
      bit_width: 1
      description: DTCM Access Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DTCM_ERR_SIG_EN_0
        1: DTCM_ERR_SIG_EN_1
    - !Field
      name: OCRAM_ERR_SIG_EN
      bit_offset: 5
      bit_width: 1
      description: OCRAM Access Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OCRAM_ERR_SIG_EN_0
        1: OCRAM_ERR_SIG_EN_1
- !Module
  name: EWM
  description: EWM
  base_addr: 0x400b4000
  size: 0x6
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 8
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWMEN
      bit_offset: 0
      bit_width: 1
      description: EWM enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASSIN
      bit_offset: 1
      bit_width: 1
      description: EWM_in's Assertion State Select.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEN
      bit_offset: 2
      bit_width: 1
      description: Input Enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN
      bit_offset: 3
      bit_width: 1
      description: Interrupt Enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SERV
    addr: 0x1
    size_bits: 8
    description: Service Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SERVICE
      bit_offset: 0
      bit_width: 8
      description: SERVICE
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPL
    addr: 0x2
    size_bits: 8
    description: Compare Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPAREL
      bit_offset: 0
      bit_width: 8
      description: COMPAREL
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPH
    addr: 0x3
    size_bits: 8
    description: Compare High Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: COMPAREH
      bit_offset: 0
      bit_width: 8
      description: COMPAREH
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKCTRL
    addr: 0x4
    size_bits: 8
    description: Clock Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKSEL
      bit_offset: 0
      bit_width: 2
      description: CLKSEL
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKPRESCALER
    addr: 0x5
    size_bits: 8
    description: Clock Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: CLK_DIV
      read_allowed: true
      write_allowed: true
- !Module
  name: WDOG1
  description: WDOG
  base_addr: 0x400b8000
  size: 0xa
  registers:
  - !Register
    name: WCR
    addr: 0x0
    size_bits: 16
    description: Watchdog Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30
    fields:
    - !Field
      name: WDZST
      bit_offset: 0
      bit_width: 1
      description: WDZST
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDZST_0
        1: WDZST_1
    - !Field
      name: WDBG
      bit_offset: 1
      bit_width: 1
      description: WDBG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDBG_0
        1: WDBG_1
    - !Field
      name: WDE
      bit_offset: 2
      bit_width: 1
      description: WDE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDE_0
        1: WDE_1
    - !Field
      name: WDT
      bit_offset: 3
      bit_width: 1
      description: WDT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDT_0
        1: WDT_1
    - !Field
      name: SRS
      bit_offset: 4
      bit_width: 1
      description: SRS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRS_0
        1: SRS_1
    - !Field
      name: WDA
      bit_offset: 5
      bit_width: 1
      description: WDA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDA_0
        1: WDA_1
    - !Field
      name: SRE
      bit_offset: 6
      bit_width: 1
      description: software reset extension, an option way to generate software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0
        1: SRE_1
    - !Field
      name: WDW
      bit_offset: 7
      bit_width: 1
      description: WDW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDW_0
        1: WDW_1
    - !Field
      name: WT
      bit_offset: 8
      bit_width: 8
      description: WT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WT_0
        1: WT_1
        2: WT_2
        3: WT_3
        255: WT_255
  - !Register
    name: WSR
    addr: 0x2
    size_bits: 16
    description: Watchdog Service Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WSR
      bit_offset: 0
      bit_width: 16
      description: WSR
      read_allowed: true
      write_allowed: true
      enum_values:
        21845: WSR_21845
        43690: WSR_43690
  - !Register
    name: WRSR
    addr: 0x4
    size_bits: 16
    description: Watchdog Reset Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: SFTW
      bit_offset: 0
      bit_width: 1
      description: SFTW
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SFTW_0
        1: SFTW_1
    - !Field
      name: TOUT
      bit_offset: 1
      bit_width: 1
      description: TOUT
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TOUT_0
        1: TOUT_1
    - !Field
      name: POR
      bit_offset: 4
      bit_width: 1
      description: POR
      read_allowed: true
      write_allowed: false
      enum_values:
        0: POR_0
        1: POR_1
  - !Register
    name: WICR
    addr: 0x6
    size_bits: 16
    description: Watchdog Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: WICT
      bit_offset: 0
      bit_width: 8
      description: WICT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WICT_0
        1: WICT_1
        4: WICT_4
        255: WICT_255
    - !Field
      name: WTIS
      bit_offset: 14
      bit_width: 1
      description: WTIS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WTIS_0
        1: WTIS_1
    - !Field
      name: WIE
      bit_offset: 15
      bit_width: 1
      description: WIE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIE_0
        1: WIE_1
  - !Register
    name: WMCR
    addr: 0x8
    size_bits: 16
    description: Watchdog Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PDE
      bit_offset: 0
      bit_width: 1
      description: PDE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PDE_0
        1: PDE_1
- !Module
  name: WDOG2
  description: WDOG
  base_addr: 0x400d0000
  size: 0xa
  registers:
  - !Register
    name: WCR
    addr: 0x0
    size_bits: 16
    description: Watchdog Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30
    fields:
    - !Field
      name: WDZST
      bit_offset: 0
      bit_width: 1
      description: WDZST
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDZST_0
        1: WDZST_1
    - !Field
      name: WDBG
      bit_offset: 1
      bit_width: 1
      description: WDBG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDBG_0
        1: WDBG_1
    - !Field
      name: WDE
      bit_offset: 2
      bit_width: 1
      description: WDE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDE_0
        1: WDE_1
    - !Field
      name: WDT
      bit_offset: 3
      bit_width: 1
      description: WDT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDT_0
        1: WDT_1
    - !Field
      name: SRS
      bit_offset: 4
      bit_width: 1
      description: SRS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRS_0
        1: SRS_1
    - !Field
      name: WDA
      bit_offset: 5
      bit_width: 1
      description: WDA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDA_0
        1: WDA_1
    - !Field
      name: SRE
      bit_offset: 6
      bit_width: 1
      description: software reset extension, an option way to generate software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0
        1: SRE_1
    - !Field
      name: WDW
      bit_offset: 7
      bit_width: 1
      description: WDW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WDW_0
        1: WDW_1
    - !Field
      name: WT
      bit_offset: 8
      bit_width: 8
      description: WT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WT_0
        1: WT_1
        2: WT_2
        3: WT_3
        255: WT_255
  - !Register
    name: WSR
    addr: 0x2
    size_bits: 16
    description: Watchdog Service Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WSR
      bit_offset: 0
      bit_width: 16
      description: WSR
      read_allowed: true
      write_allowed: true
      enum_values:
        21845: WSR_21845
        43690: WSR_43690
  - !Register
    name: WRSR
    addr: 0x4
    size_bits: 16
    description: Watchdog Reset Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: SFTW
      bit_offset: 0
      bit_width: 1
      description: SFTW
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SFTW_0
        1: SFTW_1
    - !Field
      name: TOUT
      bit_offset: 1
      bit_width: 1
      description: TOUT
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TOUT_0
        1: TOUT_1
    - !Field
      name: POR
      bit_offset: 4
      bit_width: 1
      description: POR
      read_allowed: true
      write_allowed: false
      enum_values:
        0: POR_0
        1: POR_1
  - !Register
    name: WICR
    addr: 0x6
    size_bits: 16
    description: Watchdog Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: WICT
      bit_offset: 0
      bit_width: 8
      description: WICT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WICT_0
        1: WICT_1
        4: WICT_4
        255: WICT_255
    - !Field
      name: WTIS
      bit_offset: 14
      bit_width: 1
      description: WTIS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WTIS_0
        1: WTIS_1
    - !Field
      name: WIE
      bit_offset: 15
      bit_width: 1
      description: WIE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIE_0
        1: WIE_1
  - !Register
    name: WMCR
    addr: 0x8
    size_bits: 16
    description: Watchdog Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PDE
      bit_offset: 0
      bit_width: 1
      description: PDE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PDE_0
        1: PDE_1
- !Module
  name: RTWDOG
  description: WDOG
  base_addr: 0x400bc000
  size: 0x10
  registers:
  - !Register
    name: CS
    addr: 0x0
    size_bits: 32
    description: Watchdog Control and Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2980
    fields:
    - !Field
      name: STOP
      bit_offset: 0
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_0
        1: STOP_1
    - !Field
      name: WAIT
      bit_offset: 1
      bit_width: 1
      description: Wait Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAIT_0
        1: WAIT_1
    - !Field
      name: DBG
      bit_offset: 2
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBG_0
        1: DBG_1
    - !Field
      name: TST
      bit_offset: 3
      bit_width: 2
      description: Watchdog Test
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TST_0
        1: TST_1
        2: TST_2
        3: TST_3
    - !Field
      name: UPDATE
      bit_offset: 5
      bit_width: 1
      description: Allow updates
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UPDATE_0
        1: UPDATE_1
    - !Field
      name: INT
      bit_offset: 6
      bit_width: 1
      description: Watchdog Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT_0
        1: INT_1
    - !Field
      name: EN
      bit_offset: 7
      bit_width: 1
      description: Watchdog Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: CLK
      bit_offset: 8
      bit_width: 2
      description: Watchdog Clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_0
        1: CLK_1
        2: CLK_2
        3: CLK_3
    - !Field
      name: RCS
      bit_offset: 10
      bit_width: 1
      description: Reconfiguration Success
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RCS_0
        1: RCS_1
    - !Field
      name: ULK
      bit_offset: 11
      bit_width: 1
      description: Unlock status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ULK_0
        1: ULK_1
    - !Field
      name: PRES
      bit_offset: 12
      bit_width: 1
      description: Watchdog prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRES_0
        1: PRES_1
    - !Field
      name: CMD32EN
      bit_offset: 13
      bit_width: 1
      description: Enables or disables WDOG support for 32-bit (otherwise 16-bit or
        8-bit) refresh/unlock command write words
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMD32EN_0
        1: CMD32EN_1
    - !Field
      name: FLG
      bit_offset: 14
      bit_width: 1
      description: Watchdog Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLG_0
        1: FLG_1
    - !Field
      name: WIN
      bit_offset: 15
      bit_width: 1
      description: Watchdog Window
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIN_0
        1: WIN_1
  - !Register
    name: CNT
    addr: 0x4
    size_bits: 32
    description: Watchdog Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTLOW
      bit_offset: 0
      bit_width: 8
      description: Low byte of the Watchdog Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNTHIGH
      bit_offset: 8
      bit_width: 8
      description: High byte of the Watchdog Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVAL
    addr: 0x8
    size_bits: 32
    description: Watchdog Timeout Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: TOVALLOW
      bit_offset: 0
      bit_width: 8
      description: Low byte of the timeout value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOVALHIGH
      bit_offset: 8
      bit_width: 8
      description: High byte of the timeout value
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIN
    addr: 0xc
    size_bits: 32
    description: Watchdog Window Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WINLOW
      bit_offset: 0
      bit_width: 8
      description: Low byte of Watchdog Window
      read_allowed: true
      write_allowed: true
    - !Field
      name: WINHIGH
      bit_offset: 8
      bit_width: 8
      description: High byte of Watchdog Window
      read_allowed: true
      write_allowed: true
- !Module
  name: ADC1
  description: Analog-to-Digital Converter
  base_addr: 0x400c4000
  size: 0x5c
  registers:
  - !Register
    name: HC0
    addr: 0x0
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HS
    addr: 0x20
    size_bits: 32
    description: Status register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COCO0
      bit_offset: 0
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
  - !Register
    name: R0
    addr: 0x24
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: CFG
    addr: 0x44
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADICLK_0
        1: ADICLK_1
        2: ADICLK_2
        3: ADICLK_3
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MODE_0
        1: MODE_1
        2: MODE_2
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Long Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADLSMP_0
        1: ADLSMP_1
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADIV_0
        1: ADIV_1
        2: ADIV_2
        3: ADIV_3
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADLPC_0
        1: ADLPC_1
    - !Field
      name: ADSTS
      bit_offset: 8
      bit_width: 2
      description: Defines the sample time duration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADSTS_0
        1: ADSTS_1
        2: ADSTS_2
        3: ADSTS_3
    - !Field
      name: ADHSC
      bit_offset: 10
      bit_width: 1
      description: High Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADHSC_0
        1: ADHSC_1
    - !Field
      name: REFSEL
      bit_offset: 11
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFSEL_0
    - !Field
      name: ADTRG
      bit_offset: 13
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADTRG_0
        1: ADTRG_1
    - !Field
      name: AVGS
      bit_offset: 14
      bit_width: 2
      description: Hardware Average select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVGS_0
        1: AVGS_1
        2: AVGS_2
        3: AVGS_3
    - !Field
      name: OVWREN
      bit_offset: 16
      bit_width: 1
      description: Data Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OVWREN_0
        1: OVWREN_1
  - !Register
    name: GC
    addr: 0x48
    size_bits: 32
    description: General control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADACKEN
      bit_offset: 0
      bit_width: 1
      description: Asynchronous clock output enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADACKEN_0
        1: ADACKEN_1
    - !Field
      name: DMAEN
      bit_offset: 1
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMAEN_0
        1: DMAEN_1
    - !Field
      name: ACREN
      bit_offset: 2
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ACREN_0
        1: ACREN_1
    - !Field
      name: ACFGT
      bit_offset: 3
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ACFGT_0
        1: ACFGT_1
    - !Field
      name: ACFE
      bit_offset: 4
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ACFE_0
        1: ACFE_1
    - !Field
      name: AVGE
      bit_offset: 5
      bit_width: 1
      description: Hardware average enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVGE_0
        1: AVGE_1
    - !Field
      name: ADCO
      bit_offset: 6
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADCO_0
        1: ADCO_1
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: GS
    addr: 0x4c
    size_bits: 32
    description: General status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADACT
      bit_offset: 0
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ADACT_0
        1: ADACT_1
    - !Field
      name: CALF
      bit_offset: 1
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CALF_0
        1: CALF_1
    - !Field
      name: AWKST
      bit_offset: 2
      bit_width: 1
      description: Asynchronous wakeup interrupt status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AWKST_0
        1: AWKST_1
  - !Register
    name: CV
    addr: 0x50
    size_bits: 32
    description: Compare value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV1
      bit_offset: 0
      bit_width: 12
      description: Compare Value 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CV2
      bit_offset: 16
      bit_width: 12
      description: Compare Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x54
    size_bits: 32
    description: Offset correction value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 12
      description: Offset value
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGN
      bit_offset: 12
      bit_width: 1
      description: Sign bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SIGN_0
        1: SIGN_1
  - !Register
    name: CAL
    addr: 0x58
    size_bits: 32
    description: Calibration value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAL_CODE
      bit_offset: 0
      bit_width: 4
      description: Calibration Result Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: HC1
    addr: 0x4
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC2
    addr: 0x8
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC3
    addr: 0xc
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC4
    addr: 0x10
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC5
    addr: 0x14
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC6
    addr: 0x18
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: HC7
    addr: 0x1c
    size_bits: 32
    description: Control register for hardware triggers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input Channel Select
      read_allowed: true
      write_allowed: true
      enum_values:
        16: ADCH_16
        25: ADCH_25
        31: ADCH_31
    - !Field
      name: AIEN
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Interrupt Enable/Disable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AIEN_0
        1: AIEN_1
  - !Register
    name: R1
    addr: 0x28
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R2
    addr: 0x2c
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R3
    addr: 0x30
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R4
    addr: 0x34
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R5
    addr: 0x38
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R6
    addr: 0x3c
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
  - !Register
    name: R7
    addr: 0x40
    size_bits: 32
    description: Data result register for HW triggers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CDATA
      bit_offset: 0
      bit_width: 12
      description: Data (result of an ADC conversion)
      read_allowed: true
      write_allowed: false
- !Module
  name: TRNG
  description: TRNG
  base_addr: 0x400cc000
  size: 0xff
  registers:
  - !Register
    name: MCTL
    addr: 0x0
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12001
    fields:
    - !Field
      name: SAMP_MODE
      bit_offset: 0
      bit_width: 2
      description: Sample Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAMP_MODE_0
        1: SAMP_MODE_1
        2: SAMP_MODE_2
        3: SAMP_MODE_3
    - !Field
      name: OSC_DIV
      bit_offset: 2
      bit_width: 2
      description: Oscillator Divide
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSC_DIV_0
        1: OSC_DIV_1
        2: OSC_DIV_2
        3: OSC_DIV_3
    - !Field
      name: UNUSED4
      bit_offset: 4
      bit_width: 1
      description: This bit is unused. Always reads zero.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UNUSED5
      bit_offset: 5
      bit_width: 1
      description: This bit is unused. Always reads zero.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RST_DEF
      bit_offset: 6
      bit_width: 1
      description: Reset Defaults
      read_allowed: false
      write_allowed: true
    - !Field
      name: FOR_SCLK
      bit_offset: 7
      bit_width: 1
      description: Force System Clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCT_FAIL
      bit_offset: 8
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCT_VAL
      bit_offset: 9
      bit_width: 1
      description: 'Read only: Frequency Count Valid. Indicates that a valid frequency
        count may be read from FRQCNT.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENT_VAL
      bit_offset: 10
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TST_OUT
      bit_offset: 11
      bit_width: 1
      description: 'Read only: Test point inside ring oscillator.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR
      bit_offset: 12
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOP_OK
      bit_offset: 13
      bit_width: 1
      description: TRNG_OK_TO_STOP
      read_allowed: true
      write_allowed: false
    - !Field
      name: LRUN_CONT
      bit_offset: 14
      bit_width: 1
      description: Long run count continues between entropy generations
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRGM
      bit_offset: 16
      bit_width: 1
      description: Programming Mode Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCMISC
    addr: 0x4
    size_bits: 32
    description: Statistical Check Miscellaneous Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10022
    fields:
    - !Field
      name: LRUN_MAX
      bit_offset: 0
      bit_width: 8
      description: LONG RUN MAX LIMIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKRRNG
    addr: 0x8
    size_bits: 32
    description: Poker Range Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9a3
    fields:
    - !Field
      name: PKR_RNG
      bit_offset: 0
      bit_width: 16
      description: Poker Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKRMAX
    addr: 0xc
    size_bits: 32
    description: Poker Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6920
    fields:
    - !Field
      name: PKR_MAX
      bit_offset: 0
      bit_width: 24
      description: Poker Maximum Limit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKRSQ
    addr: 0xc
    size_bits: 32
    description: Poker Square Calculation Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_SQ
      bit_offset: 0
      bit_width: 24
      description: Poker Square Calculation Result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDCTL
    addr: 0x10
    size_bits: 32
    description: Seed Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc8009c4
    fields:
    - !Field
      name: SAMP_SIZE
      bit_offset: 0
      bit_width: 16
      description: Sample Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENT_DLY
      bit_offset: 16
      bit_width: 16
      description: Entropy Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: SBLIM
    addr: 0x14
    size_bits: 32
    description: Sparse Bit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: SB_LIM
      bit_offset: 0
      bit_width: 10
      description: Sparse Bit Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOTSAM
    addr: 0x14
    size_bits: 32
    description: Total Samples Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TOT_SAM
      bit_offset: 0
      bit_width: 20
      description: Total Samples
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRQMIN
    addr: 0x18
    size_bits: 32
    description: Frequency Count Minimum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x640
    fields:
    - !Field
      name: FRQ_MIN
      bit_offset: 0
      bit_width: 22
      description: Frequency Count Minimum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRQCNT
    addr: 0x1c
    size_bits: 32
    description: Frequency Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FRQ_CT
      bit_offset: 0
      bit_width: 22
      description: Frequency Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRQMAX
    addr: 0x1c
    size_bits: 32
    description: Frequency Count Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6400
    fields:
    - !Field
      name: FRQ_MAX
      bit_offset: 0
      bit_width: 22
      description: Frequency Counter Maximum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCMC
    addr: 0x20
    size_bits: 32
    description: Statistical Check Monobit Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONO_CT
      bit_offset: 0
      bit_width: 16
      description: Monobit Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCML
    addr: 0x20
    size_bits: 32
    description: Statistical Check Monobit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10c0568
    fields:
    - !Field
      name: MONO_MAX
      bit_offset: 0
      bit_width: 16
      description: Monobit Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: MONO_RNG
      bit_offset: 16
      bit_width: 16
      description: Monobit Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR1C
    addr: 0x24
    size_bits: 32
    description: Statistical Check Run Length 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R1_0_CT
      bit_offset: 0
      bit_width: 15
      description: Runs of Zero, Length 1 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R1_1_CT
      bit_offset: 16
      bit_width: 15
      description: Runs of One, Length 1 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR1L
    addr: 0x24
    size_bits: 32
    description: Statistical Check Run Length 1 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb20195
    fields:
    - !Field
      name: RUN1_MAX
      bit_offset: 0
      bit_width: 15
      description: Run Length 1 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN1_RNG
      bit_offset: 16
      bit_width: 15
      description: Run Length 1 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR2C
    addr: 0x28
    size_bits: 32
    description: Statistical Check Run Length 2 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R2_0_CT
      bit_offset: 0
      bit_width: 14
      description: Runs of Zero, Length 2 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R2_1_CT
      bit_offset: 16
      bit_width: 14
      description: Runs of One, Length 2 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR2L
    addr: 0x28
    size_bits: 32
    description: Statistical Check Run Length 2 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7a00dc
    fields:
    - !Field
      name: RUN2_MAX
      bit_offset: 0
      bit_width: 14
      description: Run Length 2 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN2_RNG
      bit_offset: 16
      bit_width: 14
      description: Run Length 2 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR3C
    addr: 0x2c
    size_bits: 32
    description: Statistical Check Run Length 3 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R3_0_CT
      bit_offset: 0
      bit_width: 13
      description: Runs of Zeroes, Length 3 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R3_1_CT
      bit_offset: 16
      bit_width: 13
      description: Runs of Ones, Length 3 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR3L
    addr: 0x2c
    size_bits: 32
    description: Statistical Check Run Length 3 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x58007d
    fields:
    - !Field
      name: RUN3_MAX
      bit_offset: 0
      bit_width: 13
      description: Run Length 3 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN3_RNG
      bit_offset: 16
      bit_width: 13
      description: Run Length 3 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR4C
    addr: 0x30
    size_bits: 32
    description: Statistical Check Run Length 4 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R4_0_CT
      bit_offset: 0
      bit_width: 12
      description: Runs of Zero, Length 4 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R4_1_CT
      bit_offset: 16
      bit_width: 12
      description: Runs of One, Length 4 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR4L
    addr: 0x30
    size_bits: 32
    description: Statistical Check Run Length 4 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40004b
    fields:
    - !Field
      name: RUN4_MAX
      bit_offset: 0
      bit_width: 12
      description: Run Length 4 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN4_RNG
      bit_offset: 16
      bit_width: 12
      description: Run Length 4 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR5C
    addr: 0x34
    size_bits: 32
    description: Statistical Check Run Length 5 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R5_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 5 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R5_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 5 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR5L
    addr: 0x34
    size_bits: 32
    description: Statistical Check Run Length 5 Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN5_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 5 Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN5_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 5 Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR6PC
    addr: 0x38
    size_bits: 32
    description: Statistical Check Run Length 6+ Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R6P_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 6+ Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R6P_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 6+ Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR6PL
    addr: 0x38
    size_bits: 32
    description: Statistical Check Run Length 6+ Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2e002f
    fields:
    - !Field
      name: RUN6P_MAX
      bit_offset: 0
      bit_width: 11
      description: Run Length 6+ Maximum Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN6P_RNG
      bit_offset: 16
      bit_width: 11
      description: Run Length 6+ Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TF1BR0
      bit_offset: 0
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1BR1
      bit_offset: 1
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR0
      bit_offset: 2
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR1
      bit_offset: 3
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR0
      bit_offset: 4
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR1
      bit_offset: 5
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR0
      bit_offset: 6
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR1
      bit_offset: 7
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR0
      bit_offset: 8
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR1
      bit_offset: 9
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR0
      bit_offset: 10
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 0s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR1
      bit_offset: 11
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 1s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFSB
      bit_offset: 12
      bit_width: 1
      description: Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFLR
      bit_offset: 13
      bit_width: 1
      description: Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFP
      bit_offset: 14
      bit_width: 1
      description: Test Fail, Poker. If TFP=1, the Poker Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFMB
      bit_offset: 15
      bit_width: 1
      description: Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETRY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT10
    addr: 0x80
    size_bits: 32
    description: Statistical Check Poker Count 1 and 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_0_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 0h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_1_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 1h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT32
    addr: 0x84
    size_bits: 32
    description: Statistical Check Poker Count 3 and 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_2_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 2h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_3_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 3h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT54
    addr: 0x88
    size_bits: 32
    description: Statistical Check Poker Count 5 and 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_4_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 4h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_5_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 5h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT76
    addr: 0x8c
    size_bits: 32
    description: Statistical Check Poker Count 7 and 6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_6_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 6h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_7_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 7h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT98
    addr: 0x90
    size_bits: 32
    description: Statistical Check Poker Count 9 and 8 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_8_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 8h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_9_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 9h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTBA
    addr: 0x94
    size_bits: 32
    description: Statistical Check Poker Count B and A Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_A_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ah Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_B_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Bh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTDC
    addr: 0x98
    size_bits: 32
    description: Statistical Check Poker Count D and C Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_C_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ch Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_D_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Dh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTFE
    addr: 0x9c
    size_bits: 32
    description: Statistical Check Poker Count F and E Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_E_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Eh Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_F_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Fh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SEC_CFG
    addr: 0xa0
    size_bits: 32
    description: Security Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UNUSED0
      bit_offset: 0
      bit_width: 1
      description: This bit is unused. Ignore.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NO_PRGM
      bit_offset: 1
      bit_width: 1
      description: If set, the TRNG registers cannot be programmed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NO_PRGM_0
        1: NO_PRGM_1
    - !Field
      name: UNUSED2
      bit_offset: 2
      bit_width: 1
      description: This bit is unused. Ignore.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CTRL
    addr: 0xa4
    size_bits: 32
    description: Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        register has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HW_ERR_0
        1: HW_ERR_1
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 of this register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENT_VAL_0
        1: ENT_VAL_1
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 of this register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRQ_CT_FAIL_0
        1: FRQ_CT_FAIL_1
  - !Register
    name: INT_MASK
    addr: 0xa8
    size_bits: 32
    description: Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HW_ERR_0
        1: HW_ERR_1
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 of this register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENT_VAL_0
        1: ENT_VAL_1
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 of this register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRQ_CT_FAIL_0
        1: FRQ_CT_FAIL_1
  - !Register
    name: INT_STATUS
    addr: 0xac
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HW_ERR_0
        1: HW_ERR_1
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ENT_VAL_0
        1: ENT_VAL_1
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FRQ_CT_FAIL_0
        1: FRQ_CT_FAIL_1
  - !Register
    name: VID1
    addr: 0xf0
    size_bits: 32
    description: Version ID Register (MS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300301
    fields:
    - !Field
      name: MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Shows the IP's Minor revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MIN_REV_0
    - !Field
      name: MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the IP's Major revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: MAJ_REV_1
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: Shows the IP ID.
      read_allowed: true
      write_allowed: false
      enum_values:
        48: IP_ID_48
  - !Register
    name: VID2
    addr: 0xf4
    size_bits: 32
    description: Version ID Register (LS)
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: Shows the IP's Configuaration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CONFIG_OPT_0
    - !Field
      name: ECO_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the IP's ECO revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ECO_REV_0
    - !Field
      name: INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: Shows the integration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INTG_OPT_0
    - !Field
      name: ERA
      bit_offset: 24
      bit_width: 8
      description: Shows the compile options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ERA_0
  - !Register
    name: ENT[0]
    addr: 0x40
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[1]
    addr: 0x44
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[2]
    addr: 0x48
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[3]
    addr: 0x4c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[4]
    addr: 0x50
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[5]
    addr: 0x54
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[6]
    addr: 0x58
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[7]
    addr: 0x5c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[8]
    addr: 0x60
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[9]
    addr: 0x64
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[10]
    addr: 0x68
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[11]
    addr: 0x6c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[12]
    addr: 0x70
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[13]
    addr: 0x74
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[14]
    addr: 0x78
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT[15]
    addr: 0x7c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
- !Module
  name: SNVS
  description: SNVS
  base_addr: 0x400d4000
  size: 0x10000
  registers:
  - !Register
    name: HPLR
    addr: 0x0
    size_bits: 32
    description: SNVS_HP Lock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK_WSL
      bit_offset: 0
      bit_width: 1
      description: Zeroizable Master Key Write Soft Lock When set, prevents any writes
        (software and hardware) to the ZMK registers and the ZMK_HWP, ZMK_VAL, and
        ZMK_ECC_EN fields of the LPMKCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_WSL_0
        1: ZMK_WSL_1
    - !Field
      name: ZMK_RSL
      bit_offset: 1
      bit_width: 1
      description: Zeroizable Master Key Read Soft Lock When set, prevents any software
        reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_RSL_0
        1: ZMK_RSL_1
    - !Field
      name: SRTC_SL
      bit_offset: 2
      bit_width: 1
      description: Secure Real Time Counter Soft Lock When set, prevents any writes
        to the SRTC Registers, SRTC_ENV, and SRTC_INV_EN bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTC_SL_0
        1: SRTC_SL_1
    - !Field
      name: LPCALB_SL
      bit_offset: 3
      bit_width: 1
      description: LP Calibration Soft Lock When set, prevents any writes to the LP
        Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPCALB_SL_0
        1: LPCALB_SL_1
    - !Field
      name: MC_SL
      bit_offset: 4
      bit_width: 1
      description: Monotonic Counter Soft Lock When set, prevents any writes (increments)
        to the MC Registers and MC_ENV bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MC_SL_0
        1: MC_SL_1
    - !Field
      name: GPR_SL
      bit_offset: 5
      bit_width: 1
      description: General Purpose Register Soft Lock When set, prevents any writes
        to the GPR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPR_SL_0
        1: GPR_SL_1
    - !Field
      name: LPSVCR_SL
      bit_offset: 6
      bit_width: 1
      description: LP Security Violation Control Register Soft Lock When set, prevents
        any writes to the LPSVCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSVCR_SL_0
        1: LPSVCR_SL_1
    - !Field
      name: LPTDCR_SL
      bit_offset: 8
      bit_width: 1
      description: LP Tamper Detectors Configuration Register Soft Lock When set,
        prevents any writes to the LPTDCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPTDCR_SL_0
        1: LPTDCR_SL_1
    - !Field
      name: MKS_SL
      bit_offset: 9
      bit_width: 1
      description: Master Key Select Soft Lock When set, prevents any writes to the
        MASTER_KEY_SEL field of the LPMKCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MKS_SL_0
        1: MKS_SL_1
    - !Field
      name: HPSVCR_L
      bit_offset: 16
      bit_width: 1
      description: HP Security Violation Control Register Lock When set, prevents
        any writes to the HPSVCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPSVCR_L_0
        1: HPSVCR_L_1
    - !Field
      name: HPSICR_L
      bit_offset: 17
      bit_width: 1
      description: HP Security Interrupt Control Register Lock When set, prevents
        any writes to the HPSICR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPSICR_L_0
        1: HPSICR_L_1
    - !Field
      name: HAC_L
      bit_offset: 18
      bit_width: 1
      description: High Assurance Counter Lock When set, prevents any writes to HPHACIVR,
        HPHACR, and HAC_EN bit of HPCOMR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HAC_L_0
        1: HAC_L_1
  - !Register
    name: HPCOMR
    addr: 0x4
    size_bits: 32
    description: SNVS_HP Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSM_ST
      bit_offset: 0
      bit_width: 1
      description: SSM State Transition Transition state of the system security monitor
      read_allowed: false
      write_allowed: true
    - !Field
      name: SSM_ST_DIS
      bit_offset: 1
      bit_width: 1
      description: SSM Secure to Trusted State Transition Disable When set, disables
        the SSM transition from secure to trusted state
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSM_ST_DIS_0
        1: SSM_ST_DIS_1
    - !Field
      name: SSM_SFNS_DIS
      bit_offset: 2
      bit_width: 1
      description: SSM Soft Fail to Non-Secure State Transition Disable When set,
        it disables the SSM transition from soft fail to non-secure state
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSM_SFNS_DIS_0
        1: SSM_SFNS_DIS_1
    - !Field
      name: LP_SWR
      bit_offset: 4
      bit_width: 1
      description: 'LP Software Reset When set to 1, most registers in the SNVS_LP
        section are reset, but the following registers are not reset by an LP software
        reset: Secure Real Time Counter Time Alarm Register This bit cannot be set
        when the LP_SWR_DIS bit is set'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: LP_SWR_0
        1: LP_SWR_1
    - !Field
      name: LP_SWR_DIS
      bit_offset: 5
      bit_width: 1
      description: LP Software Reset Disable When set, disables the LP software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LP_SWR_DIS_0
        1: LP_SWR_DIS_1
    - !Field
      name: SW_SV
      bit_offset: 8
      bit_width: 1
      description: Software Security Violation When set, the system security monitor
        treats this bit as a non-fatal security violation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_FSV
      bit_offset: 9
      bit_width: 1
      description: Software Fatal Security Violation When set, the system security
        monitor treats this bit as a fatal security violation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_LPSV
      bit_offset: 10
      bit_width: 1
      description: LP Software Security Violation When set, SNVS_LP treats this bit
        as a security violation
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROG_ZMK
      bit_offset: 12
      bit_width: 1
      description: Program Zeroizable Master Key This bit activates ZMK hardware programming
        mechanism
      read_allowed: false
      write_allowed: true
      enum_values:
        0: PROG_ZMK_0
        1: PROG_ZMK_1
    - !Field
      name: MKS_EN
      bit_offset: 13
      bit_width: 1
      description: Master Key Select Enable When not set, the one time programmable
        (OTP) master key is selected by default
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MKS_EN_0
        1: MKS_EN_1
    - !Field
      name: HAC_EN
      bit_offset: 16
      bit_width: 1
      description: High Assurance Counter Enable This bit controls the SSM transition
        from the soft fail to the hard fail state
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HAC_EN_0
        1: HAC_EN_1
    - !Field
      name: HAC_LOAD
      bit_offset: 17
      bit_width: 1
      description: High Assurance Counter Load When set, it loads the High Assurance
        Counter Register with the value of the High Assurance Counter Load Register
      read_allowed: false
      write_allowed: true
      enum_values:
        0: HAC_LOAD_0
        1: HAC_LOAD_1
    - !Field
      name: HAC_CLEAR
      bit_offset: 18
      bit_width: 1
      description: High Assurance Counter Clear When set, it clears the High Assurance
        Counter Register
      read_allowed: false
      write_allowed: true
      enum_values:
        0: HAC_CLEAR_0
        1: HAC_CLEAR_1
    - !Field
      name: HAC_STOP
      bit_offset: 19
      bit_width: 1
      description: High Assurance Counter Stop This bit can be set only when SSM is
        in soft fail state
      read_allowed: true
      write_allowed: true
    - !Field
      name: NPSWA_EN
      bit_offset: 31
      bit_width: 1
      description: Non-Privileged Software Access Enable When set, allows non-privileged
        software to access all SNVS registers, including those that are privileged
        software read/write access only
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPCR
    addr: 0x8
    size_bits: 32
    description: SNVS_HP Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RTC_EN
      bit_offset: 0
      bit_width: 1
      description: HP Real Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTC_EN_0
        1: RTC_EN_1
    - !Field
      name: HPTA_EN
      bit_offset: 1
      bit_width: 1
      description: HP Time Alarm Enable When set, the time alarm interrupt is generated
        if the value in the HP Time Alarm Registers is equal to the value of the HP
        Real Time Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPTA_EN_0
        1: HPTA_EN_1
    - !Field
      name: DIS_PI
      bit_offset: 2
      bit_width: 1
      description: Disable periodic interrupt in the functional interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIS_PI_0
        1: DIS_PI_1
    - !Field
      name: PI_EN
      bit_offset: 3
      bit_width: 1
      description: HP Periodic Interrupt Enable The periodic interrupt can be generated
        only if the HP Real Time Counter is enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PI_EN_0
        1: PI_EN_1
    - !Field
      name: PI_FREQ
      bit_offset: 4
      bit_width: 4
      description: Periodic Interrupt Frequency Defines frequency of the periodic
        interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PI_FREQ_0
        1: PI_FREQ_1
        2: PI_FREQ_2
        3: PI_FREQ_3
        4: PI_FREQ_4
        5: PI_FREQ_5
        6: PI_FREQ_6
        7: PI_FREQ_7
        8: PI_FREQ_8
        9: PI_FREQ_9
        10: PI_FREQ_10
        11: PI_FREQ_11
        12: PI_FREQ_12
        13: PI_FREQ_13
        14: PI_FREQ_14
        15: PI_FREQ_15
    - !Field
      name: HPCALB_EN
      bit_offset: 8
      bit_width: 1
      description: HP Real Time Counter Calibration Enabled Indicates that the time
        calibration mechanism is enabled.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPCALB_EN_0
        1: HPCALB_EN_1
    - !Field
      name: HPCALB_VAL
      bit_offset: 10
      bit_width: 5
      description: HP Calibration Value Defines signed calibration value for the HP
        Real Time Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPCALB_VAL_0
        1: HPCALB_VAL_1
        2: HPCALB_VAL_2
        15: HPCALB_VAL_15
        16: HPCALB_VAL_16
        17: HPCALB_VAL_17
        30: HPCALB_VAL_30
        31: HPCALB_VAL_31
    - !Field
      name: HP_TS
      bit_offset: 16
      bit_width: 1
      description: HP Time Synchronize
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_TS_0
        1: HP_TS_1
    - !Field
      name: BTN_CONFIG
      bit_offset: 24
      bit_width: 3
      description: Button Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTN_MASK
      bit_offset: 27
      bit_width: 1
      description: Button interrupt mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPSICR
    addr: 0xc
    size_bits: 32
    description: SNVS_HP Security Interrupt Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SV0_EN
      bit_offset: 0
      bit_width: 1
      description: Security Violation 0 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 0 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV0_EN_0
        1: SV0_EN_1
    - !Field
      name: SV1_EN
      bit_offset: 1
      bit_width: 1
      description: Security Violation 1 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 1 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV1_EN_0
        1: SV1_EN_1
    - !Field
      name: SV2_EN
      bit_offset: 2
      bit_width: 1
      description: Security Violation 2 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 2 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV2_EN_0
        1: SV2_EN_1
    - !Field
      name: SV3_EN
      bit_offset: 3
      bit_width: 1
      description: Security Violation 3 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 3 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV3_EN_0
        1: SV3_EN_1
    - !Field
      name: SV4_EN
      bit_offset: 4
      bit_width: 1
      description: Security Violation 4 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 4 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV4_EN_0
        1: SV4_EN_1
    - !Field
      name: SV5_EN
      bit_offset: 5
      bit_width: 1
      description: Security Violation 5 Interrupt Enable Setting this bit to 1 enables
        generation of the security interrupt to the host processor upon detection
        of the Security Violation 5 security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV5_EN_0
        1: SV5_EN_1
    - !Field
      name: LPSVI_EN
      bit_offset: 31
      bit_width: 1
      description: LP Security Violation Interrupt Enable This bit enables generating
        of the security interrupt to the host processor upon security violation signal
        from the LP section
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSVI_EN_0
        1: LPSVI_EN_1
  - !Register
    name: HPSVCR
    addr: 0x10
    size_bits: 32
    description: SNVS_HP Security Violation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SV0_CFG
      bit_offset: 0
      bit_width: 1
      description: Security Violation 0 Security Violation Configuration This field
        configures the Security Violation 0 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV0_CFG_0
        1: SV0_CFG_1
    - !Field
      name: SV1_CFG
      bit_offset: 1
      bit_width: 1
      description: Security Violation 1 Security Violation Configuration This field
        configures the Security Violation 1 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV1_CFG_0
        1: SV1_CFG_1
    - !Field
      name: SV2_CFG
      bit_offset: 2
      bit_width: 1
      description: Security Violation 2 Security Violation Configuration This field
        configures the Security Violation 2 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV2_CFG_0
        1: SV2_CFG_1
    - !Field
      name: SV3_CFG
      bit_offset: 3
      bit_width: 1
      description: Security Violation 3 Security Violation Configuration This field
        configures the Security Violation 3 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV3_CFG_0
        1: SV3_CFG_1
    - !Field
      name: SV4_CFG
      bit_offset: 4
      bit_width: 1
      description: Security Violation 4 Security Violation Configuration This field
        configures the Security Violation 4 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV4_CFG_0
        1: SV4_CFG_1
    - !Field
      name: SV5_CFG
      bit_offset: 5
      bit_width: 2
      description: Security Violation 5 Security Violation Configuration This field
        configures the Security Violation 5 Security Violation Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV5_CFG_0
        1: SV5_CFG_1
        2: SV5_CFG_2
    - !Field
      name: LPSV_CFG
      bit_offset: 30
      bit_width: 2
      description: LP Security Violation Configuration This field configures the LP
        security violation source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSV_CFG_0
        1: LPSV_CFG_1
        2: LPSV_CFG_2
  - !Register
    name: HPSR
    addr: 0x14
    size_bits: 32
    description: SNVS_HP Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80003000
    fields:
    - !Field
      name: HPTA
      bit_offset: 0
      bit_width: 1
      description: HP Time Alarm Indicates that the HP Time Alarm has occurred since
        this bit was last cleared.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPTA_0
        1: HPTA_1
    - !Field
      name: PI
      bit_offset: 1
      bit_width: 1
      description: Periodic Interrupt Indicates that periodic interrupt has occurred
        since this bit was last cleared.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PI_0
        1: PI_1
    - !Field
      name: LPDIS
      bit_offset: 4
      bit_width: 1
      description: Low Power Disable If 1, the low power section has been disabled
        by means of an input signal to SNVS
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTN
      bit_offset: 6
      bit_width: 1
      description: Button Value of the BTN input
      read_allowed: true
      write_allowed: false
    - !Field
      name: BI
      bit_offset: 7
      bit_width: 1
      description: Button Interrupt Signal ipi_snvs_btn_int_b was asserted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSM_STATE
      bit_offset: 8
      bit_width: 4
      description: System Security Monitor State This field contains the encoded state
        of the SSM's state machine
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SSM_STATE_0
        1: SSM_STATE_1
        3: SSM_STATE_3
        8: SSM_STATE_8
        9: SSM_STATE_9
        11: SSM_STATE_11
        13: SSM_STATE_13
        15: SSM_STATE_15
    - !Field
      name: SECURITY_CONFIG
      bit_offset: 12
      bit_width: 4
      description: Security Configuration This field reflects the settings of the
        sys_secure_boot input and the three security configuration inputs to SNVS
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FAB_CONFIG
        1: OPEN_CONFIG
        2: OPEN_CONFIG
        3: OPEN_CONFIG
        4: FIELD_RETURN_CONFIG
        8: FAB_CONFIG
        9: CLOSED_CONFIG
        10: CLOSED_CONFIG
        11: CLOSED_CONFIG
    - !Field
      name: OTPMK_SYNDROME
      bit_offset: 16
      bit_width: 9
      description: One Time Programmable Master Key Syndrome In the case of a single-bit
        error, the eight lower bits of this value indicate the bit number of error
        location
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTPMK_ZERO
      bit_offset: 27
      bit_width: 1
      description: One Time Programmable Master Key is Equal to Zero
      read_allowed: true
      write_allowed: false
      enum_values:
        0: OTPMK_ZERO_0
        1: OTPMK_ZERO_1
    - !Field
      name: ZMK_ZERO
      bit_offset: 31
      bit_width: 1
      description: Zeroizable Master Key is Equal to Zero
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ZMK_ZERO_0
        1: ZMK_ZERO_1
  - !Register
    name: HPSVSR
    addr: 0x18
    size_bits: 32
    description: SNVS_HP Security Violation Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: SV0
      bit_offset: 0
      bit_width: 1
      description: Security Violation 0 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV0_0
        1: SV0_1
    - !Field
      name: SV1
      bit_offset: 1
      bit_width: 1
      description: Security Violation 1 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV1_0
        1: SV1_1
    - !Field
      name: SV2
      bit_offset: 2
      bit_width: 1
      description: Security Violation 2 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV2_0
        1: SV2_1
    - !Field
      name: SV3
      bit_offset: 3
      bit_width: 1
      description: Security Violation 3 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV3_0
        1: SV3_1
    - !Field
      name: SV4
      bit_offset: 4
      bit_width: 1
      description: Security Violation 4 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV4_0
        1: SV4_1
    - !Field
      name: SV5
      bit_offset: 5
      bit_width: 1
      description: Security Violation 5 security violation was detected.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV5_0
        1: SV5_1
    - !Field
      name: SW_SV
      bit_offset: 13
      bit_width: 1
      description: Software Security Violation This bit is a read-only copy of the
        SW_SV bit in the HP Command Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_FSV
      bit_offset: 14
      bit_width: 1
      description: Software Fatal Security Violation This bit is a read-only copy
        of the SW_FSV bit in the HP Command Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_LPSV
      bit_offset: 15
      bit_width: 1
      description: LP Software Security Violation This bit is a read-only copy of
        the SW_LPSV bit in the HP Command Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZMK_SYNDROME
      bit_offset: 16
      bit_width: 9
      description: Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit
        error location and parity for the ZMK register
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZMK_ECC_FAIL
      bit_offset: 27
      bit_width: 1
      description: Zeroizable Master Key Error Correcting Code Check Failure When
        set, this bit triggers a bad key violation to the SSM and a security violation
        to the SNVS_LP section, which clears security sensitive data
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_ECC_FAIL_0
        1: ZMK_ECC_FAIL_1
    - !Field
      name: LP_SEC_VIO
      bit_offset: 31
      bit_width: 1
      description: LP Security Violation A security volation was detected in the SNVS
        low power section.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HPHACIVR
    addr: 0x1c
    size_bits: 32
    description: SNVS_HP High Assurance Counter IV Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAC_COUNTER_IV
      bit_offset: 0
      bit_width: 32
      description: High Assurance Counter Initial Value This register is used to set
        the starting count value to the high assurance counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPHACR
    addr: 0x20
    size_bits: 32
    description: SNVS_HP High Assurance Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HAC_COUNTER
      bit_offset: 0
      bit_width: 32
      description: High Assurance Counter When the HAC_EN bit is set and the SSM is
        in the soft fail state, this counter starts to count down with the system
        clock
      read_allowed: true
      write_allowed: false
  - !Register
    name: HPRTCMR
    addr: 0x24
    size_bits: 32
    description: SNVS_HP Real Time Counter MSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RTC
      bit_offset: 0
      bit_width: 15
      description: HP Real Time Counter The most-significant 15 bits of the RTC
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPRTCLR
    addr: 0x28
    size_bits: 32
    description: SNVS_HP Real Time Counter LSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RTC
      bit_offset: 0
      bit_width: 32
      description: HP Real Time Counter least-significant 32 bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPTAMR
    addr: 0x2c
    size_bits: 32
    description: SNVS_HP Time Alarm MSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPTA_MS
      bit_offset: 0
      bit_width: 15
      description: HP Time Alarm, most-significant 15 bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPTALR
    addr: 0x30
    size_bits: 32
    description: SNVS_HP Time Alarm LSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPTA_LS
      bit_offset: 0
      bit_width: 32
      description: HP Time Alarm, 32 least-significant bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPLR
    addr: 0x34
    size_bits: 32
    description: SNVS_LP Lock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK_WHL
      bit_offset: 0
      bit_width: 1
      description: Zeroizable Master Key Write Hard Lock When set, prevents any writes
        (software and hardware) to the ZMK registers and ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN
        fields of the LPMKCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_WHL_0
        1: ZMK_WHL_1
    - !Field
      name: ZMK_RHL
      bit_offset: 1
      bit_width: 1
      description: Zeroizable Master Key Read Hard Lock When set, prevents any software
        reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_RHL_0
        1: ZMK_RHL_1
    - !Field
      name: SRTC_HL
      bit_offset: 2
      bit_width: 1
      description: Secure Real Time Counter Hard Lock When set, prevents any writes
        to the SRTC registers, SRTC_ENV, and SRTC_INV_EN bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTC_HL_0
        1: SRTC_HL_1
    - !Field
      name: LPCALB_HL
      bit_offset: 3
      bit_width: 1
      description: LP Calibration Hard Lock When set, prevents any writes to the LP
        Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPCALB_HL_0
        1: LPCALB_HL_1
    - !Field
      name: MC_HL
      bit_offset: 4
      bit_width: 1
      description: Monotonic Counter Hard Lock When set, prevents any writes (increments)
        to the MC Registers and MC_ENV bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MC_HL_0
        1: MC_HL_1
    - !Field
      name: GPR_HL
      bit_offset: 5
      bit_width: 1
      description: General Purpose Register Hard Lock When set, prevents any writes
        to the GPR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPR_HL_0
        1: GPR_HL_1
    - !Field
      name: LPSVCR_HL
      bit_offset: 6
      bit_width: 1
      description: LP Security Violation Control Register Hard Lock When set, prevents
        any writes to the LPSVCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSVCR_HL_0
        1: LPSVCR_HL_1
    - !Field
      name: LPTDCR_HL
      bit_offset: 8
      bit_width: 1
      description: LP Tamper Detectors Configuration Register Hard Lock When set,
        prevents any writes to the LPTDCR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPTDCR_HL_0
        1: LPTDCR_HL_1
    - !Field
      name: MKS_HL
      bit_offset: 9
      bit_width: 1
      description: Master Key Select Hard Lock When set, prevents any writes to the
        MASTER_KEY_SEL field of the LP Master Key Control Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MKS_HL_0
        1: MKS_HL_1
  - !Register
    name: LPCR
    addr: 0x38
    size_bits: 32
    description: SNVS_LP Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: SRTC_ENV
      bit_offset: 0
      bit_width: 1
      description: Secure Real Time Counter Enabled and Valid When set, the SRTC becomes
        operational
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTC_ENV_0
        1: SRTC_ENV_1
    - !Field
      name: LPTA_EN
      bit_offset: 1
      bit_width: 1
      description: LP Time Alarm Enable When set, the SNVS functional interrupt is
        asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure
        real time counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPTA_EN_0
        1: LPTA_EN_1
    - !Field
      name: MC_ENV
      bit_offset: 2
      bit_width: 1
      description: Monotonic Counter Enabled and Valid When set, the MC can be incremented
        (by write transaction to the LPSMCMR or LPSMCLR)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MC_ENV_0
        1: MC_ENV_1
    - !Field
      name: LPWUI_EN
      bit_offset: 3
      bit_width: 1
      description: LP Wake-Up Interrupt Enable This interrupt line should be connected
        to the external pin and is intended to inform the external chip about an SNVS_LP
        event (tamper event, MC rollover, SRTC rollover, or time alarm )
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRTC_INV_EN
      bit_offset: 4
      bit_width: 1
      description: If this bit is 1, in the case of a security violation the SRTC
        stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTC_INV_EN_0
        1: SRTC_INV_EN_1
    - !Field
      name: DP_EN
      bit_offset: 5
      bit_width: 1
      description: Dumb PMIC Enabled When set, software can control the system power
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DP_EN_0
        1: DP_EN_1
    - !Field
      name: TOP
      bit_offset: 6
      bit_width: 1
      description: Turn off System Power Asserting this bit causes a signal to be
        sent to the Power Management IC to turn off the system power
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TOP_0
        1: TOP_1
    - !Field
      name: PWR_GLITCH_EN
      bit_offset: 7
      bit_width: 1
      description: Power Glitch Enable By default the detection of a power glitch
        does not cause the pmic_en_b signal to be asserted
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCALB_EN
      bit_offset: 8
      bit_width: 1
      description: LP Calibration Enable When set, enables the SRTC calibration mechanism
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPCALB_EN_0
        1: LPCALB_EN_1
    - !Field
      name: LPCALB_VAL
      bit_offset: 10
      bit_width: 5
      description: LP Calibration Value Defines signed calibration value for SRTC
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPCALB_VAL_0
        1: LPCALB_VAL_1
        2: LPCALB_VAL_2
        15: LPCALB_VAL_15
        16: LPCALB_VAL_16
        17: LPCALB_VAL_17
        30: LPCALB_VAL_30
        31: LPCALB_VAL_31
    - !Field
      name: BTN_PRESS_TIME
      bit_offset: 16
      bit_width: 2
      description: This field configures the button press time out values for the
        PMIC Logic
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBOUNCE
      bit_offset: 18
      bit_width: 2
      description: This field configures the amount of debounce time for the BTN input
        signal
      read_allowed: true
      write_allowed: true
    - !Field
      name: ON_TIME
      bit_offset: 20
      bit_width: 2
      description: The ON_TIME field is used to configure the period of time after
        BTN is asserted before pmic_en_b is asserted to turn on the SoC power
      read_allowed: true
      write_allowed: true
    - !Field
      name: PK_EN
      bit_offset: 22
      bit_width: 1
      description: PMIC On Request Enable The value written to PK_EN will be asserted
        on output signal snvs_lp_pk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PK_OVERRIDE
      bit_offset: 23
      bit_width: 1
      description: PMIC On Request Override The value written to PK_OVERRIDE will
        be asserted on output signal snvs_lp_pk_override
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPR_Z_DIS
      bit_offset: 24
      bit_width: 1
      description: General Purpose Registers Zeroization Disable
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPMKCR
    addr: 0x3c
    size_bits: 32
    description: SNVS_LP Master Key Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASTER_KEY_SEL
      bit_offset: 0
      bit_width: 2
      description: Master Key Select These bits select the SNVS Master Key output
        when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASTER_KEY_SEL_0
        2: MASTER_KEY_SEL_2
        3: MASTER_KEY_SEL_3
    - !Field
      name: ZMK_HWP
      bit_offset: 2
      bit_width: 1
      description: Zeroizable Master Key hardware Programming mode When set, only
        the hardware key programming mechanism can set the ZMK and software cannot
        read it
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_HWP_0
        1: ZMK_HWP_1
    - !Field
      name: ZMK_VAL
      bit_offset: 3
      bit_width: 1
      description: Zeroizable Master Key Valid When set, the ZMK value can be selected
        by the master key control block for use by cryptographic modules
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_VAL_0
        1: ZMK_VAL_1
    - !Field
      name: ZMK_ECC_EN
      bit_offset: 4
      bit_width: 1
      description: Zeroizable Master Key Error Correcting Code Check Enable Writing
        one to this field automatically calculates and sets the ZMK ECC value in the
        ZMK_ECC_VALUE field of this register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ZMK_ECC_EN_0
        1: ZMK_ECC_EN_1
    - !Field
      name: ZMK_ECC_VALUE
      bit_offset: 7
      bit_width: 9
      description: Zeroizable Master Key Error Correcting Code Value This field is
        automatically calculated and set when one is written into ZMK_ECC_EN bit of
        this register
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPSVCR
    addr: 0x40
    size_bits: 32
    description: SNVS_LP Security Violation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SV0_EN
      bit_offset: 0
      bit_width: 1
      description: Security Violation 0 Enable This bit enables Security Violation
        0 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV0_EN_0
        1: SV0_EN_1
    - !Field
      name: SV1_EN
      bit_offset: 1
      bit_width: 1
      description: Security Violation 1 Enable This bit enables Security Violation
        1 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV1_EN_0
        1: SV1_EN_1
    - !Field
      name: SV2_EN
      bit_offset: 2
      bit_width: 1
      description: Security Violation 2 Enable This bit enables Security Violation
        2 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV2_EN_0
        1: SV2_EN_1
    - !Field
      name: SV3_EN
      bit_offset: 3
      bit_width: 1
      description: Security Violation 3 Enable This bit enables Security Violation
        3 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV3_EN_0
        1: SV3_EN_1
    - !Field
      name: SV4_EN
      bit_offset: 4
      bit_width: 1
      description: Security Violation 4 Enable This bit enables Security Violation
        4 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV4_EN_0
        1: SV4_EN_1
    - !Field
      name: SV5_EN
      bit_offset: 5
      bit_width: 1
      description: Security Violation 5 Enable This bit enables Security Violation
        5 Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SV5_EN_0
        1: SV5_EN_1
  - !Register
    name: LPTDCR
    addr: 0x48
    size_bits: 32
    description: SNVS_LP Tamper Detectors Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTCR_EN
      bit_offset: 1
      bit_width: 1
      description: SRTC Rollover Enable When set, an SRTC rollover event generates
        an LP security violation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTCR_EN_0
        1: SRTCR_EN_1
    - !Field
      name: MCR_EN
      bit_offset: 2
      bit_width: 1
      description: MC Rollover Enable When set, an MC Rollover event generates an
        LP security violation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MCR_EN_0
        1: MCR_EN_1
    - !Field
      name: ET1_EN
      bit_offset: 9
      bit_width: 1
      description: External Tampering 1 Enable When set, external tampering 1 detection
        generates an LP security violation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ET1_EN_0
        1: ET1_EN_1
    - !Field
      name: ET1P
      bit_offset: 11
      bit_width: 1
      description: External Tampering 1 Polarity This bit is used to determine the
        polarity of external tamper 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ET1P_0
        1: ET1P_1
    - !Field
      name: PFD_OBSERV
      bit_offset: 14
      bit_width: 1
      description: System Power Fail Detector (PFD) Observability Flop The asynchronous
        reset input of this flop is connected directly to the inverted output of the
        PFD analog circuitry (external to the SNVS block)
      read_allowed: true
      write_allowed: true
    - !Field
      name: POR_OBSERV
      bit_offset: 15
      bit_width: 1
      description: Power On Reset (POR) Observability Flop The asynchronous reset
        input of this flop is connected directly to the output of the POR analog circuitry
        (external to the SNVS
      read_allowed: true
      write_allowed: true
    - !Field
      name: OSCB
      bit_offset: 28
      bit_width: 1
      description: Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSCB_0
        1: OSCB_1
  - !Register
    name: LPSR
    addr: 0x4c
    size_bits: 32
    description: SNVS_LP Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: LPTA
      bit_offset: 0
      bit_width: 1
      description: LP Time Alarm
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPTA_0
        1: LPTA_1
    - !Field
      name: SRTCR
      bit_offset: 1
      bit_width: 1
      description: Secure Real Time Counter Rollover
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRTCR_0
        1: SRTCR_1
    - !Field
      name: MCR
      bit_offset: 2
      bit_width: 1
      description: Monotonic Counter Rollover
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MCR_0
        1: MCR_1
    - !Field
      name: PGD
      bit_offset: 3
      bit_width: 1
      description: Power Supply Glitch Detected 0 No power supply glitch. 1 Power
        supply glitch is detected.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ET1D
      bit_offset: 9
      bit_width: 1
      description: External Tampering 1 Detected
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ET1D_0
        1: ET1D_1
    - !Field
      name: ESVD
      bit_offset: 16
      bit_width: 1
      description: External Security Violation Detected Indicates that a security
        violation is detected on one of the HP security violation ports
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESVD_0
        1: ESVD_1
    - !Field
      name: EO
      bit_offset: 17
      bit_width: 1
      description: Emergency Off This bit is set when a power off is requested.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EO_0
        1: EO_1
    - !Field
      name: SPO
      bit_offset: 18
      bit_width: 1
      description: Set Power Off The SPO bit is set when the power button is pressed
        longer than the configured debounce time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPO_0
        1: SPO_1
    - !Field
      name: SED
      bit_offset: 20
      bit_width: 1
      description: Scan Exit Detected
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SED_0
        1: SED_1
    - !Field
      name: LPNS
      bit_offset: 30
      bit_width: 1
      description: LP Section is Non-Secured Indicates that LP section was provisioned/programmed
        in the non-secure state
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPNS_0
        1: LPNS_1
    - !Field
      name: LPS
      bit_offset: 31
      bit_width: 1
      description: LP Section is Secured Indicates that the LP section is provisioned/programmed
        in the secure or trusted state
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LPS_0
        1: LPS_1
  - !Register
    name: LPSRTCMR
    addr: 0x50
    size_bits: 32
    description: SNVS_LP Secure Real Time Counter MSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTC
      bit_offset: 0
      bit_width: 15
      description: LP Secure Real Time Counter The most-significant 15 bits of the
        SRTC
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPSRTCLR
    addr: 0x54
    size_bits: 32
    description: SNVS_LP Secure Real Time Counter LSB Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTC
      bit_offset: 0
      bit_width: 32
      description: LP Secure Real Time Counter least-significant 32 bits This register
        can be programmed only when SRTC is not active and not locked, meaning the
        SRTC_ENV, SRTC_SL, and SRTC_HL bits are not set
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPTAR
    addr: 0x58
    size_bits: 32
    description: SNVS_LP Time Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPTA
      bit_offset: 0
      bit_width: 32
      description: LP Time Alarm This register can be programmed only when the LP
        time alarm is disabled (LPTA_EN bit is not set)
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPSMCMR
    addr: 0x5c
    size_bits: 32
    description: SNVS_LP Secure Monotonic Counter MSB Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MON_COUNTER
      bit_offset: 0
      bit_width: 16
      description: 'Monotonic Counter most-significant 16 Bits The MC is incremented
        by one when: A write transaction to the LPSMCMR or LPSMCLR register is detected'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MC_ERA_BITS
      bit_offset: 16
      bit_width: 16
      description: Monotonic Counter Era Bits These bits are inputs to the module
        and typically connect to fuses
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPSMCLR
    addr: 0x60
    size_bits: 32
    description: SNVS_LP Secure Monotonic Counter LSB Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MON_COUNTER
      bit_offset: 0
      bit_width: 32
      description: 'Monotonic Counter bits The MC is incremented by one when: A write
        transaction to the LPSMCMR or LPSMCLR Register is detected'
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPPGDR
    addr: 0x64
    size_bits: 32
    description: SNVS_LP Power Glitch Detector Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PGD
      bit_offset: 0
      bit_width: 32
      description: Power Glitch Detector Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR0_legacy_alias
    addr: 0x68
    size_bits: 32
    description: SNVS_LP General Purpose Register 0 (legacy alias)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPVIDR1
    addr: 0xbf8
    size_bits: 32
    description: SNVS_HP Version ID Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0x3e0104
    fields:
    - !Field
      name: MINOR_REV
      bit_offset: 0
      bit_width: 8
      description: SNVS block minor version number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR_REV
      bit_offset: 8
      bit_width: 8
      description: SNVS block major version number
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: SNVS block ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: HPVIDR2
    addr: 0xbfc
    size_bits: 32
    description: SNVS_HP Version ID Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x6000000
    fields:
    - !Field
      name: CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: SNVS Configuration Options
      read_allowed: true
      write_allowed: false
    - !Field
      name: ECO_REV
      bit_offset: 8
      bit_width: 8
      description: SNVS ECO Revision
      read_allowed: true
      write_allowed: false
    - !Field
      name: INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: SNVS Integration Options
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ERA
      bit_offset: 24
      bit_width: 8
      description: IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPZMKR[0]
    addr: 0x6c
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[1]
    addr: 0x70
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[2]
    addr: 0x74
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[3]
    addr: 0x78
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[4]
    addr: 0x7c
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[5]
    addr: 0x80
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[6]
    addr: 0x84
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPZMKR[7]
    addr: 0x88
    size_bits: 32
    description: SNVS_LP Zeroizable Master Key Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZMK
      bit_offset: 0
      bit_width: 32
      description: Zeroizable Master Key Each of these registers contains 32 bits
        of the 256-bit ZMK value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR_alias[0]
    addr: 0x90
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR_alias[1]
    addr: 0x94
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR_alias[2]
    addr: 0x98
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR_alias[3]
    addr: 0x9c
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR[0]
    addr: 0x100
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR[1]
    addr: 0x104
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR[2]
    addr: 0x108
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPGPR[3]
    addr: 0x10c
    size_bits: 32
    description: SNVS_LP General Purpose Registers 0 .. 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPR
      bit_offset: 0
      bit_width: 32
      description: General Purpose Register When GPR_SL or GPR_HL bit is set, the
        register cannot be programmed.
      read_allowed: true
      write_allowed: true
- !Module
  name: CCM_ANALOG
  description: CCM_ANALOG
  base_addr: 0x400d8000
  size: 0x180
  registers:
  - !Register
    name: PLL_USB1
    addr: 0x10
    size_bits: 32
    description: Analog USB1 480MHz PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12000
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 1
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_USB_CLKS
      bit_offset: 6
      bit_width: 1
      description: Powers the 9-phase PLL outputs for USBPHYn
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_USB_CLKS_0
        1: EN_USB_CLKS_1
    - !Field
      name: POWER
      bit_offset: 12
      bit_width: 1
      description: Powers up the PLL. This bit will be set automatically when USBPHY0
        remote wakeup event happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable the PLL clock output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_USB1_SET
    addr: 0x14
    size_bits: 32
    description: Analog USB1 480MHz PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12000
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 1
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_USB_CLKS
      bit_offset: 6
      bit_width: 1
      description: Powers the 9-phase PLL outputs for USBPHYn
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_USB_CLKS_0
        1: EN_USB_CLKS_1
    - !Field
      name: POWER
      bit_offset: 12
      bit_width: 1
      description: Powers up the PLL. This bit will be set automatically when USBPHY0
        remote wakeup event happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable the PLL clock output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_USB1_CLR
    addr: 0x18
    size_bits: 32
    description: Analog USB1 480MHz PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12000
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 1
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_USB_CLKS
      bit_offset: 6
      bit_width: 1
      description: Powers the 9-phase PLL outputs for USBPHYn
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_USB_CLKS_0
        1: EN_USB_CLKS_1
    - !Field
      name: POWER
      bit_offset: 12
      bit_width: 1
      description: Powers up the PLL. This bit will be set automatically when USBPHY0
        remote wakeup event happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable the PLL clock output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_USB1_TOG
    addr: 0x1c
    size_bits: 32
    description: Analog USB1 480MHz PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12000
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 1
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_USB_CLKS
      bit_offset: 6
      bit_width: 1
      description: Powers the 9-phase PLL outputs for USBPHYn
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_USB_CLKS_0
        1: EN_USB_CLKS_1
    - !Field
      name: POWER
      bit_offset: 12
      bit_width: 1
      description: Powers up the PLL. This bit will be set automatically when USBPHY0
        remote wakeup event happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable the PLL clock output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_SYS
    addr: 0x30
    size_bits: 32
    description: Analog System PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x13001
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_SYS_SET
    addr: 0x34
    size_bits: 32
    description: Analog System PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x13001
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_SYS_CLR
    addr: 0x38
    size_bits: 32
    description: Analog System PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x13001
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_SYS_TOG
    addr: 0x3c
    size_bits: 32
    description: Analog System PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x13001
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 1
      description: This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 -
        Fout=Fref*22.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_SYS_SS
    addr: 0x40
    size_bits: 32
    description: 528MHz System PLL Spread Spectrum Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STEP
      bit_offset: 0
      bit_width: 15
      description: Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 15
      bit_width: 1
      description: Enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE_0
        1: ENABLE_1
    - !Field
      name: STOP
      bit_offset: 16
      bit_width: 16
      description: Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_SYS_NUM
    addr: 0x50
    size_bits: 32
    description: Numerator of 528MHz System PLL Fractional Loop Divider Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: A
      bit_offset: 0
      bit_width: 30
      description: 30 bit numerator (A) of fractional loop divider (signed integer).
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_SYS_DENOM
    addr: 0x60
    size_bits: 32
    description: Denominator of 528MHz System PLL Fractional Loop Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12
    fields:
    - !Field
      name: B
      bit_offset: 0
      bit_width: 30
      description: 30 bit denominator (B) of fractional loop divider (unsigned integer).
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_AUDIO
    addr: 0x70
    size_bits: 32
    description: Analog Audio PLL control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11006
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 7
      description: 'This field controls the PLL loop divider. Valid range for DIV_SELECT
        divider value: 27~54.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POST_DIV_SELECT
      bit_offset: 19
      bit_width: 2
      description: These bits implement a divider after the PLL, but before the enable
        and bypass mux.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POST_DIV_SELECT_0
        1: POST_DIV_SELECT_1
        2: POST_DIV_SELECT_2
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_AUDIO_SET
    addr: 0x74
    size_bits: 32
    description: Analog Audio PLL control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11006
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 7
      description: 'This field controls the PLL loop divider. Valid range for DIV_SELECT
        divider value: 27~54.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POST_DIV_SELECT
      bit_offset: 19
      bit_width: 2
      description: These bits implement a divider after the PLL, but before the enable
        and bypass mux.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POST_DIV_SELECT_0
        1: POST_DIV_SELECT_1
        2: POST_DIV_SELECT_2
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_AUDIO_CLR
    addr: 0x78
    size_bits: 32
    description: Analog Audio PLL control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11006
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 7
      description: 'This field controls the PLL loop divider. Valid range for DIV_SELECT
        divider value: 27~54.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POST_DIV_SELECT
      bit_offset: 19
      bit_width: 2
      description: These bits implement a divider after the PLL, but before the enable
        and bypass mux.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POST_DIV_SELECT_0
        1: POST_DIV_SELECT_1
        2: POST_DIV_SELECT_2
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_AUDIO_TOG
    addr: 0x7c
    size_bits: 32
    description: Analog Audio PLL control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11006
    fields:
    - !Field
      name: DIV_SELECT
      bit_offset: 0
      bit_width: 7
      description: 'This field controls the PLL loop divider. Valid range for DIV_SELECT
        divider value: 27~54.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 13
      bit_width: 1
      description: Enable PLL output
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: POST_DIV_SELECT
      bit_offset: 19
      bit_width: 2
      description: These bits implement a divider after the PLL, but before the enable
        and bypass mux.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POST_DIV_SELECT_0
        1: POST_DIV_SELECT_1
        2: POST_DIV_SELECT_2
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked. 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_AUDIO_NUM
    addr: 0x80
    size_bits: 32
    description: Numerator of Audio PLL Fractional Loop Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5f5e100
    fields:
    - !Field
      name: A
      bit_offset: 0
      bit_width: 30
      description: 30 bit numerator of fractional loop divider.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_AUDIO_DENOM
    addr: 0x90
    size_bits: 32
    description: Denominator of Audio PLL Fractional Loop Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2964619c
    fields:
    - !Field
      name: B
      bit_offset: 0
      bit_width: 30
      description: 30 bit denominator of fractional loop divider.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLL_ENET
    addr: 0xe0
    size_bits: 32
    description: Analog ENET PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11001
    fields:
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENET_500M_REF_EN
      bit_offset: 22
      bit_width: 1
      description: Enable the PLL providing ENET 500 MHz reference clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_ENET_SET
    addr: 0xe4
    size_bits: 32
    description: Analog ENET PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11001
    fields:
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENET_500M_REF_EN
      bit_offset: 22
      bit_width: 1
      description: Enable the PLL providing ENET 500 MHz reference clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_ENET_CLR
    addr: 0xe8
    size_bits: 32
    description: Analog ENET PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11001
    fields:
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENET_500M_REF_EN
      bit_offset: 22
      bit_width: 1
      description: Enable the PLL providing ENET 500 MHz reference clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLL_ENET_TOG
    addr: 0xec
    size_bits: 32
    description: Analog ENET PLL Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x11001
    fields:
    - !Field
      name: POWERDOWN
      bit_offset: 12
      bit_width: 1
      description: Powers down the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS_CLK_SRC
      bit_offset: 14
      bit_width: 2
      description: Determines the bypass source.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_CLK_24M
    - !Field
      name: BYPASS
      bit_offset: 16
      bit_width: 1
      description: Bypass the PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENET_500M_REF_EN
      bit_offset: 22
      bit_width: 1
      description: Enable the PLL providing ENET 500 MHz reference clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: 1 - PLL is currently locked; 0 - PLL is not currently locked.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PFD_480
    addr: 0xf0
    size_bits: 32
    description: 480MHz Clock (PLL3) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1311100c
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_480_SET
    addr: 0xf4
    size_bits: 32
    description: 480MHz Clock (PLL3) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1311100c
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_480_CLR
    addr: 0xf8
    size_bits: 32
    description: 480MHz Clock (PLL3) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1311100c
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_480_TOG
    addr: 0xfc
    size_bits: 32
    description: 480MHz Clock (PLL3) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1311100c
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_528
    addr: 0x100
    size_bits: 32
    description: 528MHz Clock (PLL2) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1018101b
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_528_SET
    addr: 0x104
    size_bits: 32
    description: 528MHz Clock (PLL2) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1018101b
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_528_CLR
    addr: 0x108
    size_bits: 32
    description: 528MHz Clock (PLL2) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1018101b
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: PFD_528_TOG
    addr: 0x10c
    size_bits: 32
    description: 528MHz Clock (PLL2) Phase Fractional Divider Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1018101b
    fields:
    - !Field
      name: PFD0_FRAC
      bit_offset: 0
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD0_STABLE
      bit_offset: 6
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD0_CLKGATE
      bit_offset: 7
      bit_width: 1
      description: If set to 1, the IO fractional divider clock (reference ref_pfd0)
        is off (power savings)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_FRAC
      bit_offset: 8
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD1_STABLE
      bit_offset: 14
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD1_CLKGATE
      bit_offset: 15
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_FRAC
      bit_offset: 16
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD2_STABLE
      bit_offset: 22
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD2_CLKGATE
      bit_offset: 23
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_FRAC
      bit_offset: 24
      bit_width: 6
      description: This field controls the fractional divide value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD3_STABLE
      bit_offset: 30
      bit_width: 1
      description: This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the
        fractional divider should become stable quickly enough that this field will
        never need to be used by either device driver or application code
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFD3_CLKGATE
      bit_offset: 31
      bit_width: 1
      description: IO Clock Gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0
    addr: 0x150
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_SET
    addr: 0x154
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_CLR
    addr: 0x158
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_TOG
    addr: 0x15c
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1
    addr: 0x160
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_SET
    addr: 0x164
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_CLR
    addr: 0x168
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_TOG
    addr: 0x16c
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC2
    addr: 0x170
    size_bits: 32
    description: Miscellaneous Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG0_OK
      bit_offset: 6
      bit_width: 1
      description: ARM supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL3_DISABLE
      bit_offset: 7
      bit_width: 1
      description: When USB is in low power suspend mode this Control bit is used
        to indicate if other system peripherals require the USB PLL3 clock when the
        SoC is not in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLL3_DISABLE_0
        1: PLL3_DISABLE_1
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit. Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_OK
      bit_offset: 14
      bit_width: 1
      description: GPU supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_SET
    addr: 0x174
    size_bits: 32
    description: Miscellaneous Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG0_OK
      bit_offset: 6
      bit_width: 1
      description: ARM supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL3_DISABLE
      bit_offset: 7
      bit_width: 1
      description: When USB is in low power suspend mode this Control bit is used
        to indicate if other system peripherals require the USB PLL3 clock when the
        SoC is not in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLL3_DISABLE_0
        1: PLL3_DISABLE_1
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit. Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_OK
      bit_offset: 14
      bit_width: 1
      description: GPU supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_CLR
    addr: 0x178
    size_bits: 32
    description: Miscellaneous Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG0_OK
      bit_offset: 6
      bit_width: 1
      description: ARM supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL3_DISABLE
      bit_offset: 7
      bit_width: 1
      description: When USB is in low power suspend mode this Control bit is used
        to indicate if other system peripherals require the USB PLL3 clock when the
        SoC is not in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLL3_DISABLE_0
        1: PLL3_DISABLE_1
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit. Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_OK
      bit_offset: 14
      bit_width: 1
      description: GPU supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_TOG
    addr: 0x17c
    size_bits: 32
    description: Miscellaneous Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG0_OK
      bit_offset: 6
      bit_width: 1
      description: ARM supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL3_DISABLE
      bit_offset: 7
      bit_width: 1
      description: When USB is in low power suspend mode this Control bit is used
        to indicate if other system peripherals require the USB PLL3 clock when the
        SoC is not in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLL3_DISABLE_0
        1: PLL3_DISABLE_1
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit. Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_OK
      bit_offset: 14
      bit_width: 1
      description: GPU supply Not related to CCM. See Power Management Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.Not related to CCM. See Power Management
        Unit (PMU)
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).Not related to CCM. See Power
        Management Unit (PMU)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
- !Module
  name: PMU
  description: PMU
  base_addr: 0x400d8000
  size: 0x180
  registers:
  - !Register
    name: REG_1P1
    addr: 0x110
    size_bits: 32
    description: Regulator 1P1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        4: OUTPUT_TRG_4
        16: OUTPUT_TRG_16
    - !Field
      name: BO_VDD1P1
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD1P1
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 1p1 regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: SELREF_WEAK_LINREG
      bit_offset: 19
      bit_width: 1
      description: Selects the source for the reference voltage of the weak 1p1 regulator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SELREF_WEAK_LINREG_0
        1: SELREF_WEAK_LINREG_1
  - !Register
    name: REG_1P1_SET
    addr: 0x114
    size_bits: 32
    description: Regulator 1P1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        4: OUTPUT_TRG_4
        16: OUTPUT_TRG_16
    - !Field
      name: BO_VDD1P1
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD1P1
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 1p1 regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: SELREF_WEAK_LINREG
      bit_offset: 19
      bit_width: 1
      description: Selects the source for the reference voltage of the weak 1p1 regulator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SELREF_WEAK_LINREG_0
        1: SELREF_WEAK_LINREG_1
  - !Register
    name: REG_1P1_CLR
    addr: 0x118
    size_bits: 32
    description: Regulator 1P1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        4: OUTPUT_TRG_4
        16: OUTPUT_TRG_16
    - !Field
      name: BO_VDD1P1
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD1P1
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 1p1 regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: SELREF_WEAK_LINREG
      bit_offset: 19
      bit_width: 1
      description: Selects the source for the reference voltage of the weak 1p1 regulator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SELREF_WEAK_LINREG_0
        1: SELREF_WEAK_LINREG_1
  - !Register
    name: REG_1P1_TOG
    addr: 0x11c
    size_bits: 32
    description: Regulator 1P1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        4: OUTPUT_TRG_4
        16: OUTPUT_TRG_16
    - !Field
      name: BO_VDD1P1
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD1P1
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 1p1 regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: SELREF_WEAK_LINREG
      bit_offset: 19
      bit_width: 1
      description: Selects the source for the reference voltage of the weak 1p1 regulator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SELREF_WEAK_LINREG_0
        1: SELREF_WEAK_LINREG_1
  - !Register
    name: REG_3P0
    addr: 0x120
    size_bits: 32
    description: Regulator 3P0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf74
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output to be set by the programmed
        target voltage setting and internal bandgap reference
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBUS_SEL
      bit_offset: 7
      bit_width: 1
      description: Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS
        or USB_OTG2_VBUS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USB_OTG2_VBUS
        1: USB_OTG1_VBUS
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        15: OUTPUT_TRG_15
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD3P0
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD3P0
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG_3P0_SET
    addr: 0x124
    size_bits: 32
    description: Regulator 3P0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf74
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output to be set by the programmed
        target voltage setting and internal bandgap reference
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBUS_SEL
      bit_offset: 7
      bit_width: 1
      description: Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS
        or USB_OTG2_VBUS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USB_OTG2_VBUS
        1: USB_OTG1_VBUS
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        15: OUTPUT_TRG_15
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD3P0
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD3P0
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG_3P0_CLR
    addr: 0x128
    size_bits: 32
    description: Regulator 3P0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf74
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output to be set by the programmed
        target voltage setting and internal bandgap reference
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBUS_SEL
      bit_offset: 7
      bit_width: 1
      description: Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS
        or USB_OTG2_VBUS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USB_OTG2_VBUS
        1: USB_OTG1_VBUS
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        15: OUTPUT_TRG_15
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD3P0
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD3P0
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG_3P0_TOG
    addr: 0x12c
    size_bits: 32
    description: Regulator 3P0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf74
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output to be set by the programmed
        target voltage setting and internal bandgap reference
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBUS_SEL
      bit_offset: 7
      bit_width: 1
      description: Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS
        or USB_OTG2_VBUS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USB_OTG2_VBUS
        1: USB_OTG1_VBUS
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        15: OUTPUT_TRG_15
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD3P0
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD3P0
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG_2P5
    addr: 0x130
    size_bits: 32
    description: Regulator 2P5 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        16: OUTPUT_TRG_16
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD2P5
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD2P5
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 2p5 regulator
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_2P5_SET
    addr: 0x134
    size_bits: 32
    description: Regulator 2P5 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        16: OUTPUT_TRG_16
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD2P5
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD2P5
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 2p5 regulator
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_2P5_CLR
    addr: 0x138
    size_bits: 32
    description: Regulator 2P5 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        16: OUTPUT_TRG_16
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD2P5
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD2P5
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 2p5 regulator
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_2P5_TOG
    addr: 0x13c
    size_bits: 32
    description: Regulator 2P5 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1073
    fields:
    - !Field
      name: ENABLE_LINREG
      bit_offset: 0
      bit_width: 1
      description: Control bit to enable the regulator output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_BO
      bit_offset: 1
      bit_width: 1
      description: Control bit to enable the brownout circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_ILIMIT
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the current-limit circuitry in the regulator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_PULLDOWN
      bit_offset: 3
      bit_width: 1
      description: Control bit to enable the pull-down circuitry in the regulator
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO_OFFSET
      bit_offset: 4
      bit_width: 3
      description: Control bits to adjust the regulator brownout offset voltage in
        25mV steps
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTPUT_TRG
      bit_offset: 8
      bit_width: 5
      description: Control bits to adjust the regulator output voltage
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTPUT_TRG_0
        16: OUTPUT_TRG_16
        31: OUTPUT_TRG_31
    - !Field
      name: BO_VDD2P5
      bit_offset: 16
      bit_width: 1
      description: Status bit that signals when a brownout is detected on the regulator
        output.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OK_VDD2P5
      bit_offset: 17
      bit_width: 1
      description: Status bit that signals when the regulator output is ok. 1 = regulator
        output > brownout target
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_WEAK_LINREG
      bit_offset: 18
      bit_width: 1
      description: Enables the weak 2p5 regulator
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_CORE
    addr: 0x140
    size_bits: 32
    description: Digital Regulator Core Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x482012
    fields:
    - !Field
      name: REG0_TARG
      bit_offset: 0
      bit_width: 5
      description: This field defines the target voltage for the ARM core power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_TARG_0
        1: REG0_TARG_1
        2: REG0_TARG_2
        3: REG0_TARG_3
        16: REG0_TARG_16
        30: REG0_TARG_30
        31: REG0_TARG_31
    - !Field
      name: REG0_ADJ
      bit_offset: 5
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg0. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_ADJ_0
        1: REG0_ADJ_1
        2: REG0_ADJ_2
        3: REG0_ADJ_3
        4: REG0_ADJ_4
        5: REG0_ADJ_5
        6: REG0_ADJ_6
        7: REG0_ADJ_7
        8: REG0_ADJ_8
        9: REG0_ADJ_9
        10: REG0_ADJ_10
        11: REG0_ADJ_11
        12: REG0_ADJ_12
        13: REG0_ADJ_13
        14: REG0_ADJ_14
        15: REG0_ADJ_15
    - !Field
      name: REG1_TARG
      bit_offset: 9
      bit_width: 5
      description: This bit field defines the target voltage for the vpu/gpu power
        domain. Single bit increments reflect 25mV core voltage steps. Not all steps
        will make sense to use either because of input supply limitations or load
        operation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_TARG_0
        1: REG1_TARG_1
        2: REG1_TARG_2
        3: REG1_TARG_3
        16: REG1_TARG_16
        30: REG1_TARG_30
        31: REG1_TARG_31
    - !Field
      name: REG1_ADJ
      bit_offset: 14
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg1. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_ADJ_0
        1: REG1_ADJ_1
        2: REG1_ADJ_2
        3: REG1_ADJ_3
        4: REG1_ADJ_4
        5: REG1_ADJ_5
        6: REG1_ADJ_6
        7: REG1_ADJ_7
        8: REG1_ADJ_8
        9: REG1_ADJ_9
        10: REG1_ADJ_10
        11: REG1_ADJ_11
        12: REG1_ADJ_12
        13: REG1_ADJ_13
        14: REG1_ADJ_14
        15: REG1_ADJ_15
    - !Field
      name: REG2_TARG
      bit_offset: 18
      bit_width: 5
      description: This field defines the target voltage for the SOC power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_TARG_0
        1: REG2_TARG_1
        2: REG2_TARG_2
        3: REG2_TARG_3
        16: REG2_TARG_16
        30: REG2_TARG_30
        31: REG2_TARG_31
    - !Field
      name: REG2_ADJ
      bit_offset: 23
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg2. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_ADJ_0
        1: REG2_ADJ_1
        2: REG2_ADJ_2
        3: REG2_ADJ_3
        4: REG2_ADJ_4
        5: REG2_ADJ_5
        6: REG2_ADJ_6
        7: REG2_ADJ_7
        8: REG2_ADJ_8
        9: REG2_ADJ_9
        10: REG2_ADJ_10
        11: REG2_ADJ_11
        12: REG2_ADJ_12
        13: REG2_ADJ_13
        14: REG2_ADJ_14
        15: REG2_ADJ_15
    - !Field
      name: RAMP_RATE
      bit_offset: 27
      bit_width: 2
      description: Regulator voltage ramp rate.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RAMP_RATE_0
        1: RAMP_RATE_1
        2: RAMP_RATE_2
        3: RAMP_RATE_3
    - !Field
      name: FET_ODRIVE
      bit_offset: 29
      bit_width: 1
      description: If set, increases the gate drive on power gating FETs to reduce
        leakage in the off state
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_CORE_SET
    addr: 0x144
    size_bits: 32
    description: Digital Regulator Core Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x482012
    fields:
    - !Field
      name: REG0_TARG
      bit_offset: 0
      bit_width: 5
      description: This field defines the target voltage for the ARM core power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_TARG_0
        1: REG0_TARG_1
        2: REG0_TARG_2
        3: REG0_TARG_3
        16: REG0_TARG_16
        30: REG0_TARG_30
        31: REG0_TARG_31
    - !Field
      name: REG0_ADJ
      bit_offset: 5
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg0. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_ADJ_0
        1: REG0_ADJ_1
        2: REG0_ADJ_2
        3: REG0_ADJ_3
        4: REG0_ADJ_4
        5: REG0_ADJ_5
        6: REG0_ADJ_6
        7: REG0_ADJ_7
        8: REG0_ADJ_8
        9: REG0_ADJ_9
        10: REG0_ADJ_10
        11: REG0_ADJ_11
        12: REG0_ADJ_12
        13: REG0_ADJ_13
        14: REG0_ADJ_14
        15: REG0_ADJ_15
    - !Field
      name: REG1_TARG
      bit_offset: 9
      bit_width: 5
      description: This bit field defines the target voltage for the vpu/gpu power
        domain. Single bit increments reflect 25mV core voltage steps. Not all steps
        will make sense to use either because of input supply limitations or load
        operation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_TARG_0
        1: REG1_TARG_1
        2: REG1_TARG_2
        3: REG1_TARG_3
        16: REG1_TARG_16
        30: REG1_TARG_30
        31: REG1_TARG_31
    - !Field
      name: REG1_ADJ
      bit_offset: 14
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg1. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_ADJ_0
        1: REG1_ADJ_1
        2: REG1_ADJ_2
        3: REG1_ADJ_3
        4: REG1_ADJ_4
        5: REG1_ADJ_5
        6: REG1_ADJ_6
        7: REG1_ADJ_7
        8: REG1_ADJ_8
        9: REG1_ADJ_9
        10: REG1_ADJ_10
        11: REG1_ADJ_11
        12: REG1_ADJ_12
        13: REG1_ADJ_13
        14: REG1_ADJ_14
        15: REG1_ADJ_15
    - !Field
      name: REG2_TARG
      bit_offset: 18
      bit_width: 5
      description: This field defines the target voltage for the SOC power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_TARG_0
        1: REG2_TARG_1
        2: REG2_TARG_2
        3: REG2_TARG_3
        16: REG2_TARG_16
        30: REG2_TARG_30
        31: REG2_TARG_31
    - !Field
      name: REG2_ADJ
      bit_offset: 23
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg2. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_ADJ_0
        1: REG2_ADJ_1
        2: REG2_ADJ_2
        3: REG2_ADJ_3
        4: REG2_ADJ_4
        5: REG2_ADJ_5
        6: REG2_ADJ_6
        7: REG2_ADJ_7
        8: REG2_ADJ_8
        9: REG2_ADJ_9
        10: REG2_ADJ_10
        11: REG2_ADJ_11
        12: REG2_ADJ_12
        13: REG2_ADJ_13
        14: REG2_ADJ_14
        15: REG2_ADJ_15
    - !Field
      name: RAMP_RATE
      bit_offset: 27
      bit_width: 2
      description: Regulator voltage ramp rate.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RAMP_RATE_0
        1: RAMP_RATE_1
        2: RAMP_RATE_2
        3: RAMP_RATE_3
    - !Field
      name: FET_ODRIVE
      bit_offset: 29
      bit_width: 1
      description: If set, increases the gate drive on power gating FETs to reduce
        leakage in the off state
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_CORE_CLR
    addr: 0x148
    size_bits: 32
    description: Digital Regulator Core Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x482012
    fields:
    - !Field
      name: REG0_TARG
      bit_offset: 0
      bit_width: 5
      description: This field defines the target voltage for the ARM core power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_TARG_0
        1: REG0_TARG_1
        2: REG0_TARG_2
        3: REG0_TARG_3
        16: REG0_TARG_16
        30: REG0_TARG_30
        31: REG0_TARG_31
    - !Field
      name: REG0_ADJ
      bit_offset: 5
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg0. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_ADJ_0
        1: REG0_ADJ_1
        2: REG0_ADJ_2
        3: REG0_ADJ_3
        4: REG0_ADJ_4
        5: REG0_ADJ_5
        6: REG0_ADJ_6
        7: REG0_ADJ_7
        8: REG0_ADJ_8
        9: REG0_ADJ_9
        10: REG0_ADJ_10
        11: REG0_ADJ_11
        12: REG0_ADJ_12
        13: REG0_ADJ_13
        14: REG0_ADJ_14
        15: REG0_ADJ_15
    - !Field
      name: REG1_TARG
      bit_offset: 9
      bit_width: 5
      description: This bit field defines the target voltage for the vpu/gpu power
        domain. Single bit increments reflect 25mV core voltage steps. Not all steps
        will make sense to use either because of input supply limitations or load
        operation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_TARG_0
        1: REG1_TARG_1
        2: REG1_TARG_2
        3: REG1_TARG_3
        16: REG1_TARG_16
        30: REG1_TARG_30
        31: REG1_TARG_31
    - !Field
      name: REG1_ADJ
      bit_offset: 14
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg1. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_ADJ_0
        1: REG1_ADJ_1
        2: REG1_ADJ_2
        3: REG1_ADJ_3
        4: REG1_ADJ_4
        5: REG1_ADJ_5
        6: REG1_ADJ_6
        7: REG1_ADJ_7
        8: REG1_ADJ_8
        9: REG1_ADJ_9
        10: REG1_ADJ_10
        11: REG1_ADJ_11
        12: REG1_ADJ_12
        13: REG1_ADJ_13
        14: REG1_ADJ_14
        15: REG1_ADJ_15
    - !Field
      name: REG2_TARG
      bit_offset: 18
      bit_width: 5
      description: This field defines the target voltage for the SOC power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_TARG_0
        1: REG2_TARG_1
        2: REG2_TARG_2
        3: REG2_TARG_3
        16: REG2_TARG_16
        30: REG2_TARG_30
        31: REG2_TARG_31
    - !Field
      name: REG2_ADJ
      bit_offset: 23
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg2. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_ADJ_0
        1: REG2_ADJ_1
        2: REG2_ADJ_2
        3: REG2_ADJ_3
        4: REG2_ADJ_4
        5: REG2_ADJ_5
        6: REG2_ADJ_6
        7: REG2_ADJ_7
        8: REG2_ADJ_8
        9: REG2_ADJ_9
        10: REG2_ADJ_10
        11: REG2_ADJ_11
        12: REG2_ADJ_12
        13: REG2_ADJ_13
        14: REG2_ADJ_14
        15: REG2_ADJ_15
    - !Field
      name: RAMP_RATE
      bit_offset: 27
      bit_width: 2
      description: Regulator voltage ramp rate.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RAMP_RATE_0
        1: RAMP_RATE_1
        2: RAMP_RATE_2
        3: RAMP_RATE_3
    - !Field
      name: FET_ODRIVE
      bit_offset: 29
      bit_width: 1
      description: If set, increases the gate drive on power gating FETs to reduce
        leakage in the off state
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_CORE_TOG
    addr: 0x14c
    size_bits: 32
    description: Digital Regulator Core Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x482012
    fields:
    - !Field
      name: REG0_TARG
      bit_offset: 0
      bit_width: 5
      description: This field defines the target voltage for the ARM core power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_TARG_0
        1: REG0_TARG_1
        2: REG0_TARG_2
        3: REG0_TARG_3
        16: REG0_TARG_16
        30: REG0_TARG_30
        31: REG0_TARG_31
    - !Field
      name: REG0_ADJ
      bit_offset: 5
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg0. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG0_ADJ_0
        1: REG0_ADJ_1
        2: REG0_ADJ_2
        3: REG0_ADJ_3
        4: REG0_ADJ_4
        5: REG0_ADJ_5
        6: REG0_ADJ_6
        7: REG0_ADJ_7
        8: REG0_ADJ_8
        9: REG0_ADJ_9
        10: REG0_ADJ_10
        11: REG0_ADJ_11
        12: REG0_ADJ_12
        13: REG0_ADJ_13
        14: REG0_ADJ_14
        15: REG0_ADJ_15
    - !Field
      name: REG1_TARG
      bit_offset: 9
      bit_width: 5
      description: This bit field defines the target voltage for the vpu/gpu power
        domain. Single bit increments reflect 25mV core voltage steps. Not all steps
        will make sense to use either because of input supply limitations or load
        operation.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_TARG_0
        1: REG1_TARG_1
        2: REG1_TARG_2
        3: REG1_TARG_3
        16: REG1_TARG_16
        30: REG1_TARG_30
        31: REG1_TARG_31
    - !Field
      name: REG1_ADJ
      bit_offset: 14
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg1. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG1_ADJ_0
        1: REG1_ADJ_1
        2: REG1_ADJ_2
        3: REG1_ADJ_3
        4: REG1_ADJ_4
        5: REG1_ADJ_5
        6: REG1_ADJ_6
        7: REG1_ADJ_7
        8: REG1_ADJ_8
        9: REG1_ADJ_9
        10: REG1_ADJ_10
        11: REG1_ADJ_11
        12: REG1_ADJ_12
        13: REG1_ADJ_13
        14: REG1_ADJ_14
        15: REG1_ADJ_15
    - !Field
      name: REG2_TARG
      bit_offset: 18
      bit_width: 5
      description: This field defines the target voltage for the SOC power domain
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_TARG_0
        1: REG2_TARG_1
        2: REG2_TARG_2
        3: REG2_TARG_3
        16: REG2_TARG_16
        30: REG2_TARG_30
        31: REG2_TARG_31
    - !Field
      name: REG2_ADJ
      bit_offset: 23
      bit_width: 4
      description: This bit field defines the adjustment bits to calibrate the target
        value of Reg2. The adjustment is applied on top on any adjustment applied
        to the global reference in the misc0 register.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG2_ADJ_0
        1: REG2_ADJ_1
        2: REG2_ADJ_2
        3: REG2_ADJ_3
        4: REG2_ADJ_4
        5: REG2_ADJ_5
        6: REG2_ADJ_6
        7: REG2_ADJ_7
        8: REG2_ADJ_8
        9: REG2_ADJ_9
        10: REG2_ADJ_10
        11: REG2_ADJ_11
        12: REG2_ADJ_12
        13: REG2_ADJ_13
        14: REG2_ADJ_14
        15: REG2_ADJ_15
    - !Field
      name: RAMP_RATE
      bit_offset: 27
      bit_width: 2
      description: Regulator voltage ramp rate.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RAMP_RATE_0
        1: RAMP_RATE_1
        2: RAMP_RATE_2
        3: RAMP_RATE_3
    - !Field
      name: FET_ODRIVE
      bit_offset: 29
      bit_width: 1
      description: If set, increases the gate drive on power gating FETs to reduce
        leakage in the off state
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0
    addr: 0x150
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_PWDVBGUP
      bit_offset: 1
      bit_width: 1
      description: Control bit to power down the VBG-up detection circuitry in the
        analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_LOWPOWER
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the low-power mode in the analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable.
        1 - Stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STANDBY
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_SET
    addr: 0x154
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_PWDVBGUP
      bit_offset: 1
      bit_width: 1
      description: Control bit to power down the VBG-up detection circuitry in the
        analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_LOWPOWER
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the low-power mode in the analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable.
        1 - Stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STANDBY
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_CLR
    addr: 0x158
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_PWDVBGUP
      bit_offset: 1
      bit_width: 1
      description: Control bit to power down the VBG-up detection circuitry in the
        analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_LOWPOWER
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the low-power mode in the analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable.
        1 - Stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STANDBY
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC0_TOG
    addr: 0x15c
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_PWDVBGUP
      bit_offset: 1
      bit_width: 1
      description: Control bit to power down the VBG-up detection circuitry in the
        analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_LOWPOWER
      bit_offset: 2
      bit_width: 1
      description: Control bit to enable the low-power mode in the analog bandgap.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable.
        1 - Stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STANDBY
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1
    addr: 0x160
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_SET
    addr: 0x164
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_CLR
    addr: 0x168
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC1_TOG
    addr: 0x16c
    size_bits: 32
    description: Miscellaneous Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PFD_480_AUTOGATE_EN
      bit_offset: 16
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_480 clocks
        anytime the USB1_PLL_480 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: PFD_528_AUTOGATE_EN
      bit_offset: 17
      bit_width: 1
      description: This enables a feature that will clkgate (reset) all PFD_528 clocks
        anytime the PLL_528 is unlocked or powered off
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPPANIC
      bit_offset: 27
      bit_width: 1
      description: This status bit is set to one when the temperature sensor panic
        interrupt asserts for a panic high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPLOW
      bit_offset: 28
      bit_width: 1
      description: This status bit is set to one when the temperature sensor low interrupt
        asserts for low temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_TEMPHIGH
      bit_offset: 29
      bit_width: 1
      description: This status bit is set to one when the temperature sensor high
        interrupt asserts for high temperature
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_ANA_BO
      bit_offset: 30
      bit_width: 1
      description: This status bit is set to one when when any of the analog regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRQ_DIG_BO
      bit_offset: 31
      bit_width: 1
      description: This status bit is set to one when when any of the digital regulator
        brownout interrupts assert
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC2
    addr: 0x170
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL3_disable
      bit_offset: 7
      bit_width: 1
      description: Default value of "0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_SET
    addr: 0x174
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL3_disable
      bit_offset: 7
      bit_width: 1
      description: Default value of "0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_CLR
    addr: 0x178
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL3_disable
      bit_offset: 7
      bit_width: 1
      description: Default value of "0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
  - !Register
    name: MISC2_TOG
    addr: 0x17c
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x272727
    fields:
    - !Field
      name: REG0_BO_OFFSET
      bit_offset: 0
      bit_width: 3
      description: This field defines the brown out voltage offset for the CORE power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG0_BO_OFFSET_4
        7: REG0_BO_OFFSET_7
    - !Field
      name: REG0_BO_STATUS
      bit_offset: 3
      bit_width: 1
      description: Reg0 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG0_BO_STATUS_1
    - !Field
      name: REG0_ENABLE_BO
      bit_offset: 5
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL3_disable
      bit_offset: 7
      bit_width: 1
      description: Default value of "0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1_BO_OFFSET
      bit_offset: 8
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG1_BO_OFFSET_4
        7: REG1_BO_OFFSET_7
    - !Field
      name: REG1_BO_STATUS
      bit_offset: 11
      bit_width: 1
      description: Reg1 brownout status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: REG1_BO_STATUS_1
    - !Field
      name: REG1_ENABLE_BO
      bit_offset: 13
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUDIO_DIV_LSB
      bit_offset: 15
      bit_width: 1
      description: LSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_LSB_0
        1: AUDIO_DIV_LSB_1
    - !Field
      name: REG2_BO_OFFSET
      bit_offset: 16
      bit_width: 3
      description: This field defines the brown out voltage offset for the xPU power
        domain
      read_allowed: true
      write_allowed: false
      enum_values:
        4: REG2_BO_OFFSET_4
        7: REG2_BO_OFFSET_7
    - !Field
      name: REG2_BO_STATUS
      bit_offset: 19
      bit_width: 1
      description: Reg2 brownout status bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REG2_ENABLE_BO
      bit_offset: 21
      bit_width: 1
      description: Enables the brownout detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG2_OK
      bit_offset: 22
      bit_width: 1
      description: Signals that the voltage is above the brownout level for the SOC
        supply
      read_allowed: true
      write_allowed: false
    - !Field
      name: AUDIO_DIV_MSB
      bit_offset: 23
      bit_width: 1
      description: MSB of Post-divider for Audio PLL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUDIO_DIV_MSB_0
        1: AUDIO_DIV_MSB_1
    - !Field
      name: REG0_STEP_TIME
      bit_offset: 24
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG1_STEP_TIME
      bit_offset: 26
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
    - !Field
      name: REG2_STEP_TIME
      bit_offset: 28
      bit_width: 2
      description: Number of clock periods (24MHz clock).
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 64_CLOCKS
        1: 128_CLOCKS
        2: 256_CLOCKS
        3: 512_CLOCKS
- !Module
  name: TEMPMON
  description: Temperature Monitor
  base_addr: 0x400d8000
  size: 0x2a0
  registers:
  - !Register
    name: TEMPSENSE0
    addr: 0x180
    size_bits: 32
    description: Tempsensor Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: POWER_DOWN
      bit_offset: 0
      bit_width: 1
      description: This bit powers down the temperature sensor.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POWER_UP
        1: POWER_DOWN
    - !Field
      name: MEASURE_TEMP
      bit_offset: 1
      bit_width: 1
      description: Starts the measurement process
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP
        1: START
    - !Field
      name: FINISHED
      bit_offset: 2
      bit_width: 1
      description: Indicates that the latest temp is valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INVALID
        1: VALID
    - !Field
      name: TEMP_CNT
      bit_offset: 8
      bit_width: 12
      description: This bit field contains the last measured temperature count.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALARM_VALUE
      bit_offset: 20
      bit_width: 12
      description: This bit field contains the temperature count (raw sensor output)
        that will generate a high alarm when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE0_SET
    addr: 0x184
    size_bits: 32
    description: Tempsensor Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: POWER_DOWN
      bit_offset: 0
      bit_width: 1
      description: This bit powers down the temperature sensor.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POWER_UP
        1: POWER_DOWN
    - !Field
      name: MEASURE_TEMP
      bit_offset: 1
      bit_width: 1
      description: Starts the measurement process
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP
        1: START
    - !Field
      name: FINISHED
      bit_offset: 2
      bit_width: 1
      description: Indicates that the latest temp is valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INVALID
        1: VALID
    - !Field
      name: TEMP_CNT
      bit_offset: 8
      bit_width: 12
      description: This bit field contains the last measured temperature count.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALARM_VALUE
      bit_offset: 20
      bit_width: 12
      description: This bit field contains the temperature count (raw sensor output)
        that will generate a high alarm when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE0_CLR
    addr: 0x188
    size_bits: 32
    description: Tempsensor Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: POWER_DOWN
      bit_offset: 0
      bit_width: 1
      description: This bit powers down the temperature sensor.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POWER_UP
        1: POWER_DOWN
    - !Field
      name: MEASURE_TEMP
      bit_offset: 1
      bit_width: 1
      description: Starts the measurement process
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP
        1: START
    - !Field
      name: FINISHED
      bit_offset: 2
      bit_width: 1
      description: Indicates that the latest temp is valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INVALID
        1: VALID
    - !Field
      name: TEMP_CNT
      bit_offset: 8
      bit_width: 12
      description: This bit field contains the last measured temperature count.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALARM_VALUE
      bit_offset: 20
      bit_width: 12
      description: This bit field contains the temperature count (raw sensor output)
        that will generate a high alarm when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE0_TOG
    addr: 0x18c
    size_bits: 32
    description: Tempsensor Control Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: POWER_DOWN
      bit_offset: 0
      bit_width: 1
      description: This bit powers down the temperature sensor.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POWER_UP
        1: POWER_DOWN
    - !Field
      name: MEASURE_TEMP
      bit_offset: 1
      bit_width: 1
      description: Starts the measurement process
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP
        1: START
    - !Field
      name: FINISHED
      bit_offset: 2
      bit_width: 1
      description: Indicates that the latest temp is valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INVALID
        1: VALID
    - !Field
      name: TEMP_CNT
      bit_offset: 8
      bit_width: 12
      description: This bit field contains the last measured temperature count.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALARM_VALUE
      bit_offset: 20
      bit_width: 12
      description: This bit field contains the temperature count (raw sensor output)
        that will generate a high alarm when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE1
    addr: 0x190
    size_bits: 32
    description: Tempsensor Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MEASURE_FREQ
      bit_offset: 0
      bit_width: 16
      description: This bits determines how many RTC clocks to wait before automatically
        repeating a temperature measurement
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE1_SET
    addr: 0x194
    size_bits: 32
    description: Tempsensor Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MEASURE_FREQ
      bit_offset: 0
      bit_width: 16
      description: This bits determines how many RTC clocks to wait before automatically
        repeating a temperature measurement
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE1_CLR
    addr: 0x198
    size_bits: 32
    description: Tempsensor Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MEASURE_FREQ
      bit_offset: 0
      bit_width: 16
      description: This bits determines how many RTC clocks to wait before automatically
        repeating a temperature measurement
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE1_TOG
    addr: 0x19c
    size_bits: 32
    description: Tempsensor Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MEASURE_FREQ
      bit_offset: 0
      bit_width: 16
      description: This bits determines how many RTC clocks to wait before automatically
        repeating a temperature measurement
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE2
    addr: 0x290
    size_bits: 32
    description: Tempsensor Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOW_ALARM_VALUE
      bit_offset: 0
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a low alarm interrupt when the field is exceeded by TEMP_CNT
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANIC_ALARM_VALUE
      bit_offset: 16
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a panic interrupt when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE2_SET
    addr: 0x294
    size_bits: 32
    description: Tempsensor Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOW_ALARM_VALUE
      bit_offset: 0
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a low alarm interrupt when the field is exceeded by TEMP_CNT
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANIC_ALARM_VALUE
      bit_offset: 16
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a panic interrupt when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE2_CLR
    addr: 0x298
    size_bits: 32
    description: Tempsensor Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOW_ALARM_VALUE
      bit_offset: 0
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a low alarm interrupt when the field is exceeded by TEMP_CNT
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANIC_ALARM_VALUE
      bit_offset: 16
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a panic interrupt when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEMPSENSE2_TOG
    addr: 0x29c
    size_bits: 32
    description: Tempsensor Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOW_ALARM_VALUE
      bit_offset: 0
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a low alarm interrupt when the field is exceeded by TEMP_CNT
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANIC_ALARM_VALUE
      bit_offset: 16
      bit_width: 12
      description: This bit field contains the temperature count that will generate
        a panic interrupt when TEMP_CNT is smaller than this field
      read_allowed: true
      write_allowed: true
- !Module
  name: USB_ANALOG
  description: USB Analog
  base_addr: 0x400d8000
  size: 0x264
  registers:
  - !Register
    name: USB1_VBUS_DETECT
    addr: 0x1a0
    size_bits: 32
    description: USB VBUS Detect Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100004
    fields:
    - !Field
      name: VBUSVALID_THRESH
      bit_offset: 0
      bit_width: 3
      description: Set the threshold for the VBUSVALID comparator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 4V0
        1: 4V1
        2: 4V2
        3: 4V3
        4: 4V4
        5: 4V5
        6: 4V6
        7: 4V7
    - !Field
      name: VBUSVALID_PWRUP_CMPS
      bit_offset: 20
      bit_width: 1
      description: Powers up comparators for vbus_valid detector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCHARGE_VBUS
      bit_offset: 26
      bit_width: 1
      description: USB OTG discharge VBUS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHARGE_VBUS
      bit_offset: 27
      bit_width: 1
      description: USB OTG charge VBUS.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_VBUS_DETECT_SET
    addr: 0x1a4
    size_bits: 32
    description: USB VBUS Detect Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100004
    fields:
    - !Field
      name: VBUSVALID_THRESH
      bit_offset: 0
      bit_width: 3
      description: Set the threshold for the VBUSVALID comparator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 4V0
        1: 4V1
        2: 4V2
        3: 4V3
        4: 4V4
        5: 4V5
        6: 4V6
        7: 4V7
    - !Field
      name: VBUSVALID_PWRUP_CMPS
      bit_offset: 20
      bit_width: 1
      description: Powers up comparators for vbus_valid detector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCHARGE_VBUS
      bit_offset: 26
      bit_width: 1
      description: USB OTG discharge VBUS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHARGE_VBUS
      bit_offset: 27
      bit_width: 1
      description: USB OTG charge VBUS.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_VBUS_DETECT_CLR
    addr: 0x1a8
    size_bits: 32
    description: USB VBUS Detect Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100004
    fields:
    - !Field
      name: VBUSVALID_THRESH
      bit_offset: 0
      bit_width: 3
      description: Set the threshold for the VBUSVALID comparator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 4V0
        1: 4V1
        2: 4V2
        3: 4V3
        4: 4V4
        5: 4V5
        6: 4V6
        7: 4V7
    - !Field
      name: VBUSVALID_PWRUP_CMPS
      bit_offset: 20
      bit_width: 1
      description: Powers up comparators for vbus_valid detector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCHARGE_VBUS
      bit_offset: 26
      bit_width: 1
      description: USB OTG discharge VBUS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHARGE_VBUS
      bit_offset: 27
      bit_width: 1
      description: USB OTG charge VBUS.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_VBUS_DETECT_TOG
    addr: 0x1ac
    size_bits: 32
    description: USB VBUS Detect Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100004
    fields:
    - !Field
      name: VBUSVALID_THRESH
      bit_offset: 0
      bit_width: 3
      description: Set the threshold for the VBUSVALID comparator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 4V0
        1: 4V1
        2: 4V2
        3: 4V3
        4: 4V4
        5: 4V5
        6: 4V6
        7: 4V7
    - !Field
      name: VBUSVALID_PWRUP_CMPS
      bit_offset: 20
      bit_width: 1
      description: Powers up comparators for vbus_valid detector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCHARGE_VBUS
      bit_offset: 26
      bit_width: 1
      description: USB OTG discharge VBUS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHARGE_VBUS
      bit_offset: 27
      bit_width: 1
      description: USB OTG charge VBUS.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_CHRG_DETECT
    addr: 0x1b0
    size_bits: 32
    description: USB Charger Detect Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHK_CONTACT
      bit_offset: 18
      bit_width: 1
      description: Check the contact of USB plug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NO_CHECK
        1: CHECK
    - !Field
      name: CHK_CHRG_B
      bit_offset: 19
      bit_width: 1
      description: Check the charger connection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHECK
        1: NO_CHECK
    - !Field
      name: EN_B
      bit_offset: 20
      bit_width: 1
      description: Control the charger detector.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE
        1: DISABLE
  - !Register
    name: USB1_CHRG_DETECT_SET
    addr: 0x1b4
    size_bits: 32
    description: USB Charger Detect Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHK_CONTACT
      bit_offset: 18
      bit_width: 1
      description: Check the contact of USB plug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NO_CHECK
        1: CHECK
    - !Field
      name: CHK_CHRG_B
      bit_offset: 19
      bit_width: 1
      description: Check the charger connection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHECK
        1: NO_CHECK
    - !Field
      name: EN_B
      bit_offset: 20
      bit_width: 1
      description: Control the charger detector.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE
        1: DISABLE
  - !Register
    name: USB1_CHRG_DETECT_CLR
    addr: 0x1b8
    size_bits: 32
    description: USB Charger Detect Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHK_CONTACT
      bit_offset: 18
      bit_width: 1
      description: Check the contact of USB plug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NO_CHECK
        1: CHECK
    - !Field
      name: CHK_CHRG_B
      bit_offset: 19
      bit_width: 1
      description: Check the charger connection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHECK
        1: NO_CHECK
    - !Field
      name: EN_B
      bit_offset: 20
      bit_width: 1
      description: Control the charger detector.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE
        1: DISABLE
  - !Register
    name: USB1_CHRG_DETECT_TOG
    addr: 0x1bc
    size_bits: 32
    description: USB Charger Detect Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHK_CONTACT
      bit_offset: 18
      bit_width: 1
      description: Check the contact of USB plug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NO_CHECK
        1: CHECK
    - !Field
      name: CHK_CHRG_B
      bit_offset: 19
      bit_width: 1
      description: Check the charger connection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHECK
        1: NO_CHECK
    - !Field
      name: EN_B
      bit_offset: 20
      bit_width: 1
      description: Control the charger detector.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE
        1: DISABLE
  - !Register
    name: USB1_VBUS_DETECT_STAT
    addr: 0x1c0
    size_bits: 32
    description: USB VBUS Detect Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SESSEND
      bit_offset: 0
      bit_width: 1
      description: Session End for USB OTG
      read_allowed: true
      write_allowed: false
    - !Field
      name: BVALID
      bit_offset: 1
      bit_width: 1
      description: Indicates VBus is valid for a B-peripheral
      read_allowed: true
      write_allowed: false
    - !Field
      name: AVALID
      bit_offset: 2
      bit_width: 1
      description: Indicates VBus is valid for a A-peripheral
      read_allowed: true
      write_allowed: false
    - !Field
      name: VBUS_VALID
      bit_offset: 3
      bit_width: 1
      description: VBus valid for USB OTG
      read_allowed: true
      write_allowed: false
  - !Register
    name: USB1_CHRG_DETECT_STAT
    addr: 0x1d0
    size_bits: 32
    description: USB Charger Detect Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PLUG_CONTACT
      bit_offset: 0
      bit_width: 1
      description: State of the USB plug contact detector.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NO_CONTACT
        1: GOOD_CONTACT
    - !Field
      name: CHRG_DETECTED
      bit_offset: 1
      bit_width: 1
      description: State of charger detection. This bit is a read only version of
        the state of the analog signal.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CHARGER_NOT_PRESENT
        1: CHARGER_PRESENT
    - !Field
      name: DM_STATE
      bit_offset: 2
      bit_width: 1
      description: DM line state output of the charger detector.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DP_STATE
      bit_offset: 3
      bit_width: 1
      description: DP line state output of the charger detector.
      read_allowed: true
      write_allowed: false
  - !Register
    name: USB1_LOOPBACK
    addr: 0x1e0
    size_bits: 32
    description: USB Loopback Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UTMI_TESTSTART
      bit_offset: 0
      bit_width: 1
      description: Setting this bit can enable 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_LOOPBACK_SET
    addr: 0x1e4
    size_bits: 32
    description: USB Loopback Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UTMI_TESTSTART
      bit_offset: 0
      bit_width: 1
      description: Setting this bit can enable 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_LOOPBACK_CLR
    addr: 0x1e8
    size_bits: 32
    description: USB Loopback Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UTMI_TESTSTART
      bit_offset: 0
      bit_width: 1
      description: Setting this bit can enable 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_LOOPBACK_TOG
    addr: 0x1ec
    size_bits: 32
    description: USB Loopback Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UTMI_TESTSTART
      bit_offset: 0
      bit_width: 1
      description: Setting this bit can enable 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_MISC
    addr: 0x1f0
    size_bits: 32
    description: USB Misc Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: HS_USE_EXTERNAL_R
      bit_offset: 0
      bit_width: 1
      description: Use external resistor to generate the current bias for the high
        speed transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_DEGLITCH
      bit_offset: 1
      bit_width: 1
      description: Enable the deglitching circuit of the USB PLL output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_CLK_UTMI
      bit_offset: 30
      bit_width: 1
      description: Enables the clk to the UTMI block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_MISC_SET
    addr: 0x1f4
    size_bits: 32
    description: USB Misc Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: HS_USE_EXTERNAL_R
      bit_offset: 0
      bit_width: 1
      description: Use external resistor to generate the current bias for the high
        speed transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_DEGLITCH
      bit_offset: 1
      bit_width: 1
      description: Enable the deglitching circuit of the USB PLL output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_CLK_UTMI
      bit_offset: 30
      bit_width: 1
      description: Enables the clk to the UTMI block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_MISC_CLR
    addr: 0x1f8
    size_bits: 32
    description: USB Misc Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: HS_USE_EXTERNAL_R
      bit_offset: 0
      bit_width: 1
      description: Use external resistor to generate the current bias for the high
        speed transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_DEGLITCH
      bit_offset: 1
      bit_width: 1
      description: Enable the deglitching circuit of the USB PLL output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_CLK_UTMI
      bit_offset: 30
      bit_width: 1
      description: Enables the clk to the UTMI block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB1_MISC_TOG
    addr: 0x1fc
    size_bits: 32
    description: USB Misc Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: HS_USE_EXTERNAL_R
      bit_offset: 0
      bit_width: 1
      description: Use external resistor to generate the current bias for the high
        speed transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_DEGLITCH
      bit_offset: 1
      bit_width: 1
      description: Enable the deglitching circuit of the USB PLL output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_CLK_UTMI
      bit_offset: 30
      bit_width: 1
      description: Enables the clk to the UTMI block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIGPROG
    addr: 0x260
    size_bits: 32
    description: Chip Silicon Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x6d0000
    fields:
    - !Field
      name: SILICON_REVISION
      bit_offset: 0
      bit_width: 32
      description: Chip silicon revision
      read_allowed: true
      write_allowed: false
      enum_values:
        7143424: SILICON_REVISION_7143424
- !Module
  name: XTALOSC24M
  description: XTALOSC24M
  base_addr: 0x400d8000
  size: 0x2d0
  registers:
  - !Register
    name: MISC0
    addr: 0x150
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VID_PLL_PREDIV
      bit_offset: 31
      bit_width: 1
      description: Predivider for the source clock of the PLL's. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VID_PLL_PREDIV_0
        1: VID_PLL_PREDIV_1
  - !Register
    name: MISC0_SET
    addr: 0x154
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VID_PLL_PREDIV
      bit_offset: 31
      bit_width: 1
      description: Predivider for the source clock of the PLL's. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VID_PLL_PREDIV_0
        1: VID_PLL_PREDIV_1
  - !Register
    name: MISC0_CLR
    addr: 0x158
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VID_PLL_PREDIV
      bit_offset: 31
      bit_width: 1
      description: Predivider for the source clock of the PLL's. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VID_PLL_PREDIV_0
        1: VID_PLL_PREDIV_1
  - !Register
    name: MISC0_TOG
    addr: 0x15c
    size_bits: 32
    description: Miscellaneous Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: REFTOP_PWD
      bit_offset: 0
      bit_width: 1
      description: Control bit to power-down the analog bandgap reference circuitry
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_SELFBIASOFF
      bit_offset: 3
      bit_width: 1
      description: Control bit to disable the self-bias circuit in the analog bandgap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_SELFBIASOFF_0
        1: REFTOP_SELFBIASOFF_1
    - !Field
      name: REFTOP_VBGADJ
      bit_offset: 4
      bit_width: 3
      description: Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REFTOP_VBGADJ_0
        1: REFTOP_VBGADJ_1
        2: REFTOP_VBGADJ_2
        3: REFTOP_VBGADJ_3
        4: REFTOP_VBGADJ_4
        5: REFTOP_VBGADJ_5
        6: REFTOP_VBGADJ_6
        7: REFTOP_VBGADJ_7
    - !Field
      name: REFTOP_VBGUP
      bit_offset: 7
      bit_width: 1
      description: Status bit that signals the analog bandgap voltage is up and stable
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_MODE_CONFIG
      bit_offset: 10
      bit_width: 2
      description: Configure the analog behavior in stop mode.Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOP_MODE_CONFIG_0
        1: STOP_MODE_CONFIG_1
        2: STOP_MODE_CONFIG_2
        3: STOP_MODE_CONFIG_3
    - !Field
      name: DISCON_HIGH_SNVS
      bit_offset: 12
      bit_width: 1
      description: This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCON_HIGH_SNVS_0
        1: DISCON_HIGH_SNVS_1
    - !Field
      name: OSC_I
      bit_offset: 13
      bit_width: 2
      description: This field determines the bias current in the 24MHz oscillator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOMINAL
        1: MINUS_12_5_PERCENT
        2: MINUS_25_PERCENT
        3: MINUS_37_5_PERCENT
    - !Field
      name: OSC_XTALOK
      bit_offset: 15
      bit_width: 1
      description: Status bit that signals that the output of the 24-MHz crystal oscillator
        is stable
      read_allowed: true
      write_allowed: false
    - !Field
      name: OSC_XTALOK_EN
      bit_offset: 16
      bit_width: 1
      description: This bit enables the detector that signals when the 24MHz crystal
        oscillator is stable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE_CTRL
      bit_offset: 25
      bit_width: 1
      description: This bit allows disabling the clock gate (always ungated) for the
        xtal 24MHz clock that clocks the digital logic in the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALLOW_AUTO_GATE
        1: NO_AUTO_GATE
    - !Field
      name: CLKGATE_DELAY
      bit_offset: 26
      bit_width: 3
      description: This field specifies the delay between powering up the XTAL 24MHz
        clock and releasing the clock to the digital logic inside the analog block
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKGATE_DELAY_0
        1: CLKGATE_DELAY_1
        2: CLKGATE_DELAY_2
        3: CLKGATE_DELAY_3
        4: CLKGATE_DELAY_4
        5: CLKGATE_DELAY_5
        6: CLKGATE_DELAY_6
        7: CLKGATE_DELAY_7
    - !Field
      name: RTC_XTAL_SOURCE
      bit_offset: 29
      bit_width: 1
      description: This field indicates which chip source is being used for the rtc
        clock.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RTC_XTAL_SOURCE_0
        1: RTC_XTAL_SOURCE_1
    - !Field
      name: XTAL_24M_PWD
      bit_offset: 30
      bit_width: 1
      description: This field powers down the 24M crystal oscillator if set true.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VID_PLL_PREDIV
      bit_offset: 31
      bit_width: 1
      description: Predivider for the source clock of the PLL's. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VID_PLL_PREDIV_0
        1: VID_PLL_PREDIV_1
  - !Register
    name: LOWPWR_CTRL
    addr: 0x270
    size_bits: 32
    description: XTAL OSC (LP) Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: RC_OSC_EN
      bit_offset: 0
      bit_width: 1
      description: RC Osc. enable control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RC_OSC_EN_0
        1: RC_OSC_EN_1
    - !Field
      name: OSC_SEL
      bit_offset: 4
      bit_width: 1
      description: Select the source for the 24MHz clock.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSC_SEL_0
        1: OSC_SEL_1
    - !Field
      name: LPBG_SEL
      bit_offset: 5
      bit_width: 1
      description: Bandgap select. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPBG_SEL_0
        1: LPBG_SEL_1
    - !Field
      name: LPBG_TEST
      bit_offset: 6
      bit_width: 1
      description: Low power bandgap test bit. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_IBIAS_OFF
      bit_offset: 7
      bit_width: 1
      description: Low power reftop ibias disable. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1_PWRGATE
      bit_offset: 8
      bit_width: 1
      description: L1 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L2_PWRGATE
      bit_offset: 9
      bit_width: 1
      description: L2 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PWRGATE
      bit_offset: 10
      bit_width: 1
      description: CPU power gate control. Used as software override. Test purpose
        only Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISPLAY_PWRGATE
      bit_offset: 11
      bit_width: 1
      description: Display logic power gate control. Used as software override. Not
        related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCOSC_CG_OVERRIDE
      bit_offset: 13
      bit_width: 1
      description: For debug purposes only
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTALOSC_PWRUP_DELAY
      bit_offset: 14
      bit_width: 2
      description: Specifies the time delay between when the 24MHz xtal is powered
        up until it is stable and ready to use
      read_allowed: true
      write_allowed: true
      enum_values:
        0: XTALOSC_PWRUP_DELAY_0
        1: XTALOSC_PWRUP_DELAY_1
        2: XTALOSC_PWRUP_DELAY_2
        3: XTALOSC_PWRUP_DELAY_3
    - !Field
      name: XTALOSC_PWRUP_STAT
      bit_offset: 16
      bit_width: 1
      description: Status of the 24MHz xtal oscillator.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: XTALOSC_PWRUP_STAT_0
        1: XTALOSC_PWRUP_STAT_1
    - !Field
      name: MIX_PWRGATE
      bit_offset: 17
      bit_width: 1
      description: Display power gate control. Used as software mask. Set to zero
        to force ungated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPU_PWRGATE
      bit_offset: 18
      bit_width: 1
      description: GPU power gate control. Used as software mask. Set to zero to force
        ungated.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPWR_CTRL_SET
    addr: 0x274
    size_bits: 32
    description: XTAL OSC (LP) Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: RC_OSC_EN
      bit_offset: 0
      bit_width: 1
      description: RC Osc. enable control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RC_OSC_EN_0
        1: RC_OSC_EN_1
    - !Field
      name: OSC_SEL
      bit_offset: 4
      bit_width: 1
      description: Select the source for the 24MHz clock.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSC_SEL_0
        1: OSC_SEL_1
    - !Field
      name: LPBG_SEL
      bit_offset: 5
      bit_width: 1
      description: Bandgap select. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPBG_SEL_0
        1: LPBG_SEL_1
    - !Field
      name: LPBG_TEST
      bit_offset: 6
      bit_width: 1
      description: Low power bandgap test bit. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_IBIAS_OFF
      bit_offset: 7
      bit_width: 1
      description: Low power reftop ibias disable. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1_PWRGATE
      bit_offset: 8
      bit_width: 1
      description: L1 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L2_PWRGATE
      bit_offset: 9
      bit_width: 1
      description: L2 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PWRGATE
      bit_offset: 10
      bit_width: 1
      description: CPU power gate control. Used as software override. Test purpose
        only Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISPLAY_PWRGATE
      bit_offset: 11
      bit_width: 1
      description: Display logic power gate control. Used as software override. Not
        related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCOSC_CG_OVERRIDE
      bit_offset: 13
      bit_width: 1
      description: For debug purposes only
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTALOSC_PWRUP_DELAY
      bit_offset: 14
      bit_width: 2
      description: Specifies the time delay between when the 24MHz xtal is powered
        up until it is stable and ready to use
      read_allowed: true
      write_allowed: true
      enum_values:
        0: XTALOSC_PWRUP_DELAY_0
        1: XTALOSC_PWRUP_DELAY_1
        2: XTALOSC_PWRUP_DELAY_2
        3: XTALOSC_PWRUP_DELAY_3
    - !Field
      name: XTALOSC_PWRUP_STAT
      bit_offset: 16
      bit_width: 1
      description: Status of the 24MHz xtal oscillator.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: XTALOSC_PWRUP_STAT_0
        1: XTALOSC_PWRUP_STAT_1
    - !Field
      name: MIX_PWRGATE
      bit_offset: 17
      bit_width: 1
      description: Display power gate control. Used as software mask. Set to zero
        to force ungated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPU_PWRGATE
      bit_offset: 18
      bit_width: 1
      description: GPU power gate control. Used as software mask. Set to zero to force
        ungated.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPWR_CTRL_CLR
    addr: 0x278
    size_bits: 32
    description: XTAL OSC (LP) Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: RC_OSC_EN
      bit_offset: 0
      bit_width: 1
      description: RC Osc. enable control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RC_OSC_EN_0
        1: RC_OSC_EN_1
    - !Field
      name: OSC_SEL
      bit_offset: 4
      bit_width: 1
      description: Select the source for the 24MHz clock.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSC_SEL_0
        1: OSC_SEL_1
    - !Field
      name: LPBG_SEL
      bit_offset: 5
      bit_width: 1
      description: Bandgap select. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPBG_SEL_0
        1: LPBG_SEL_1
    - !Field
      name: LPBG_TEST
      bit_offset: 6
      bit_width: 1
      description: Low power bandgap test bit. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_IBIAS_OFF
      bit_offset: 7
      bit_width: 1
      description: Low power reftop ibias disable. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1_PWRGATE
      bit_offset: 8
      bit_width: 1
      description: L1 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L2_PWRGATE
      bit_offset: 9
      bit_width: 1
      description: L2 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PWRGATE
      bit_offset: 10
      bit_width: 1
      description: CPU power gate control. Used as software override. Test purpose
        only Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISPLAY_PWRGATE
      bit_offset: 11
      bit_width: 1
      description: Display logic power gate control. Used as software override. Not
        related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCOSC_CG_OVERRIDE
      bit_offset: 13
      bit_width: 1
      description: For debug purposes only
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTALOSC_PWRUP_DELAY
      bit_offset: 14
      bit_width: 2
      description: Specifies the time delay between when the 24MHz xtal is powered
        up until it is stable and ready to use
      read_allowed: true
      write_allowed: true
      enum_values:
        0: XTALOSC_PWRUP_DELAY_0
        1: XTALOSC_PWRUP_DELAY_1
        2: XTALOSC_PWRUP_DELAY_2
        3: XTALOSC_PWRUP_DELAY_3
    - !Field
      name: XTALOSC_PWRUP_STAT
      bit_offset: 16
      bit_width: 1
      description: Status of the 24MHz xtal oscillator.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: XTALOSC_PWRUP_STAT_0
        1: XTALOSC_PWRUP_STAT_1
    - !Field
      name: MIX_PWRGATE
      bit_offset: 17
      bit_width: 1
      description: Display power gate control. Used as software mask. Set to zero
        to force ungated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPU_PWRGATE
      bit_offset: 18
      bit_width: 1
      description: GPU power gate control. Used as software mask. Set to zero to force
        ungated.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPWR_CTRL_TOG
    addr: 0x27c
    size_bits: 32
    description: XTAL OSC (LP) Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: RC_OSC_EN
      bit_offset: 0
      bit_width: 1
      description: RC Osc. enable control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RC_OSC_EN_0
        1: RC_OSC_EN_1
    - !Field
      name: OSC_SEL
      bit_offset: 4
      bit_width: 1
      description: Select the source for the 24MHz clock.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSC_SEL_0
        1: OSC_SEL_1
    - !Field
      name: LPBG_SEL
      bit_offset: 5
      bit_width: 1
      description: Bandgap select. Not related to oscillator.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPBG_SEL_0
        1: LPBG_SEL_1
    - !Field
      name: LPBG_TEST
      bit_offset: 6
      bit_width: 1
      description: Low power bandgap test bit. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFTOP_IBIAS_OFF
      bit_offset: 7
      bit_width: 1
      description: Low power reftop ibias disable. Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1_PWRGATE
      bit_offset: 8
      bit_width: 1
      description: L1 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: L2_PWRGATE
      bit_offset: 9
      bit_width: 1
      description: L2 power gate control. Used as software override. Not related to
        oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PWRGATE
      bit_offset: 10
      bit_width: 1
      description: CPU power gate control. Used as software override. Test purpose
        only Not related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISPLAY_PWRGATE
      bit_offset: 11
      bit_width: 1
      description: Display logic power gate control. Used as software override. Not
        related to oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCOSC_CG_OVERRIDE
      bit_offset: 13
      bit_width: 1
      description: For debug purposes only
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTALOSC_PWRUP_DELAY
      bit_offset: 14
      bit_width: 2
      description: Specifies the time delay between when the 24MHz xtal is powered
        up until it is stable and ready to use
      read_allowed: true
      write_allowed: true
      enum_values:
        0: XTALOSC_PWRUP_DELAY_0
        1: XTALOSC_PWRUP_DELAY_1
        2: XTALOSC_PWRUP_DELAY_2
        3: XTALOSC_PWRUP_DELAY_3
    - !Field
      name: XTALOSC_PWRUP_STAT
      bit_offset: 16
      bit_width: 1
      description: Status of the 24MHz xtal oscillator.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: XTALOSC_PWRUP_STAT_0
        1: XTALOSC_PWRUP_STAT_1
    - !Field
      name: MIX_PWRGATE
      bit_offset: 17
      bit_width: 1
      description: Display power gate control. Used as software mask. Set to zero
        to force ungated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPU_PWRGATE
      bit_offset: 18
      bit_width: 1
      description: GPU power gate control. Used as software mask. Set to zero to force
        ungated.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG0
    addr: 0x2a0
    size_bits: 32
    description: XTAL OSC Configuration 0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1020
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Start/stop bit for the RC tuning calculation logic. If stopped
        the tuning logic is reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 1
      bit_width: 1
      description: Enables the tuning logic to calculate new RC tuning values
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS
      bit_offset: 2
      bit_width: 1
      description: Bypasses any calculated RC tuning value and uses the programmed
        register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INVERT
      bit_offset: 3
      bit_width: 1
      description: Invert the stepping of the calculated RC tuning value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG
      bit_offset: 4
      bit_width: 8
      description: RC osc. tuning values.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_PLUS
      bit_offset: 12
      bit_width: 4
      description: Positive hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_MINUS
      bit_offset: 16
      bit_width: 4
      description: Negative hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG_CUR
      bit_offset: 24
      bit_width: 8
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG0_SET
    addr: 0x2a4
    size_bits: 32
    description: XTAL OSC Configuration 0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1020
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Start/stop bit for the RC tuning calculation logic. If stopped
        the tuning logic is reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 1
      bit_width: 1
      description: Enables the tuning logic to calculate new RC tuning values
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS
      bit_offset: 2
      bit_width: 1
      description: Bypasses any calculated RC tuning value and uses the programmed
        register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INVERT
      bit_offset: 3
      bit_width: 1
      description: Invert the stepping of the calculated RC tuning value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG
      bit_offset: 4
      bit_width: 8
      description: RC osc. tuning values.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_PLUS
      bit_offset: 12
      bit_width: 4
      description: Positive hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_MINUS
      bit_offset: 16
      bit_width: 4
      description: Negative hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG_CUR
      bit_offset: 24
      bit_width: 8
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG0_CLR
    addr: 0x2a8
    size_bits: 32
    description: XTAL OSC Configuration 0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1020
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Start/stop bit for the RC tuning calculation logic. If stopped
        the tuning logic is reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 1
      bit_width: 1
      description: Enables the tuning logic to calculate new RC tuning values
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS
      bit_offset: 2
      bit_width: 1
      description: Bypasses any calculated RC tuning value and uses the programmed
        register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INVERT
      bit_offset: 3
      bit_width: 1
      description: Invert the stepping of the calculated RC tuning value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG
      bit_offset: 4
      bit_width: 8
      description: RC osc. tuning values.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_PLUS
      bit_offset: 12
      bit_width: 4
      description: Positive hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_MINUS
      bit_offset: 16
      bit_width: 4
      description: Negative hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG_CUR
      bit_offset: 24
      bit_width: 8
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG0_TOG
    addr: 0x2ac
    size_bits: 32
    description: XTAL OSC Configuration 0 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1020
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Start/stop bit for the RC tuning calculation logic. If stopped
        the tuning logic is reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE
      bit_offset: 1
      bit_width: 1
      description: Enables the tuning logic to calculate new RC tuning values
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPASS
      bit_offset: 2
      bit_width: 1
      description: Bypasses any calculated RC tuning value and uses the programmed
        register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INVERT
      bit_offset: 3
      bit_width: 1
      description: Invert the stepping of the calculated RC tuning value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG
      bit_offset: 4
      bit_width: 8
      description: RC osc. tuning values.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_PLUS
      bit_offset: 12
      bit_width: 4
      description: Positive hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_MINUS
      bit_offset: 16
      bit_width: 4
      description: Negative hysteresis value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC_OSC_PROG_CUR
      bit_offset: 24
      bit_width: 8
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG1
    addr: 0x2b0
    size_bits: 32
    description: XTAL OSC Configuration 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2ee
    fields:
    - !Field
      name: COUNT_RC_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the RC OSC frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: COUNT_RC_CUR
      bit_offset: 20
      bit_width: 12
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG1_SET
    addr: 0x2b4
    size_bits: 32
    description: XTAL OSC Configuration 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2ee
    fields:
    - !Field
      name: COUNT_RC_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the RC OSC frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: COUNT_RC_CUR
      bit_offset: 20
      bit_width: 12
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG1_CLR
    addr: 0x2b8
    size_bits: 32
    description: XTAL OSC Configuration 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2ee
    fields:
    - !Field
      name: COUNT_RC_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the RC OSC frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: COUNT_RC_CUR
      bit_offset: 20
      bit_width: 12
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG1_TOG
    addr: 0x2bc
    size_bits: 32
    description: XTAL OSC Configuration 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2ee
    fields:
    - !Field
      name: COUNT_RC_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the RC OSC frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: COUNT_RC_CUR
      bit_offset: 20
      bit_width: 12
      description: The current tuning value in use.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG2
    addr: 0x2c0
    size_bits: 32
    description: XTAL OSC Configuration 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x102e2
    fields:
    - !Field
      name: COUNT_1M_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the 1MHz clock frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_1M
      bit_offset: 16
      bit_width: 1
      description: Enable the 1MHz clock output. 0 - disabled; 1 - enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_1M
      bit_offset: 17
      bit_width: 1
      description: Mux the corrected or uncorrected 1MHz clock to the output
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_1M_ERR_FL
      bit_offset: 31
      bit_width: 1
      description: Flag indicates that the count_1m count wasn't reached within 1
        32kHz period
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG2_SET
    addr: 0x2c4
    size_bits: 32
    description: XTAL OSC Configuration 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x102e2
    fields:
    - !Field
      name: COUNT_1M_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the 1MHz clock frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_1M
      bit_offset: 16
      bit_width: 1
      description: Enable the 1MHz clock output. 0 - disabled; 1 - enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_1M
      bit_offset: 17
      bit_width: 1
      description: Mux the corrected or uncorrected 1MHz clock to the output
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_1M_ERR_FL
      bit_offset: 31
      bit_width: 1
      description: Flag indicates that the count_1m count wasn't reached within 1
        32kHz period
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG2_CLR
    addr: 0x2c8
    size_bits: 32
    description: XTAL OSC Configuration 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x102e2
    fields:
    - !Field
      name: COUNT_1M_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the 1MHz clock frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_1M
      bit_offset: 16
      bit_width: 1
      description: Enable the 1MHz clock output. 0 - disabled; 1 - enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_1M
      bit_offset: 17
      bit_width: 1
      description: Mux the corrected or uncorrected 1MHz clock to the output
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_1M_ERR_FL
      bit_offset: 31
      bit_width: 1
      description: Flag indicates that the count_1m count wasn't reached within 1
        32kHz period
      read_allowed: true
      write_allowed: true
  - !Register
    name: OSC_CONFIG2_TOG
    addr: 0x2cc
    size_bits: 32
    description: XTAL OSC Configuration 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x102e2
    fields:
    - !Field
      name: COUNT_1M_TRG
      bit_offset: 0
      bit_width: 12
      description: The target count used to tune the 1MHz clock frequency
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_1M
      bit_offset: 16
      bit_width: 1
      description: Enable the 1MHz clock output. 0 - disabled; 1 - enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_1M
      bit_offset: 17
      bit_width: 1
      description: Mux the corrected or uncorrected 1MHz clock to the output
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_1M_ERR_FL
      bit_offset: 31
      bit_width: 1
      description: Flag indicates that the count_1m count wasn't reached within 1
        32kHz period
      read_allowed: true
      write_allowed: true
- !Module
  name: USBPHY
  description: USBPHY Register Reference Index
  base_addr: 0x400d9000
  size: 0x84
  registers:
  - !Register
    name: PWD
    addr: 0x0
    size_bits: 32
    description: USB PHY Power-Down Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1e1c00
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 10
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPWDFS
      bit_offset: 10
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDIBIAS
      bit_offset: 11
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDV2I
      bit_offset: 12
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 4
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPWDENV
      bit_offset: 17
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWD1PT1
      bit_offset: 18
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDDIFF
      bit_offset: 19
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDRX
      bit_offset: 20
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 11
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PWD_SET
    addr: 0x4
    size_bits: 32
    description: USB PHY Power-Down Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1e1c00
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 10
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPWDFS
      bit_offset: 10
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDIBIAS
      bit_offset: 11
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDV2I
      bit_offset: 12
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 4
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPWDENV
      bit_offset: 17
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWD1PT1
      bit_offset: 18
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDDIFF
      bit_offset: 19
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDRX
      bit_offset: 20
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 11
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PWD_CLR
    addr: 0x8
    size_bits: 32
    description: USB PHY Power-Down Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1e1c00
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 10
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPWDFS
      bit_offset: 10
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDIBIAS
      bit_offset: 11
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDV2I
      bit_offset: 12
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 4
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPWDENV
      bit_offset: 17
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWD1PT1
      bit_offset: 18
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDDIFF
      bit_offset: 19
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDRX
      bit_offset: 20
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 11
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PWD_TOG
    addr: 0xc
    size_bits: 32
    description: USB PHY Power-Down Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1e1c00
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 10
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPWDFS
      bit_offset: 10
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDIBIAS
      bit_offset: 11
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPWDV2I
      bit_offset: 12
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 4
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPWDENV
      bit_offset: 17
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWD1PT1
      bit_offset: 18
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDDIFF
      bit_offset: 19
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXPWDRX
      bit_offset: 20
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 11
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX
    addr: 0x10
    size_bits: 32
    description: USB PHY Transmitter Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10060607
    fields:
    - !Field
      name: D_CAL
      bit_offset: 0
      bit_width: 4
      description: 'Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 4
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DN
      bit_offset: 8
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DN output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 12
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DP
      bit_offset: 16
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DP output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 20
      bit_width: 6
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBPHY_TX_EDGECTRL
      bit_offset: 26
      bit_width: 3
      description: Controls the edge-rate of the current sensing transistors used
        in HS transmit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD5
      bit_offset: 29
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_SET
    addr: 0x14
    size_bits: 32
    description: USB PHY Transmitter Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10060607
    fields:
    - !Field
      name: D_CAL
      bit_offset: 0
      bit_width: 4
      description: 'Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 4
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DN
      bit_offset: 8
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DN output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 12
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DP
      bit_offset: 16
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DP output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 20
      bit_width: 6
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBPHY_TX_EDGECTRL
      bit_offset: 26
      bit_width: 3
      description: Controls the edge-rate of the current sensing transistors used
        in HS transmit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD5
      bit_offset: 29
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_CLR
    addr: 0x18
    size_bits: 32
    description: USB PHY Transmitter Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10060607
    fields:
    - !Field
      name: D_CAL
      bit_offset: 0
      bit_width: 4
      description: 'Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 4
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DN
      bit_offset: 8
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DN output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 12
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DP
      bit_offset: 16
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DP output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 20
      bit_width: 6
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBPHY_TX_EDGECTRL
      bit_offset: 26
      bit_width: 3
      description: Controls the edge-rate of the current sensing transistors used
        in HS transmit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD5
      bit_offset: 29
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_TOG
    addr: 0x1c
    size_bits: 32
    description: USB PHY Transmitter Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10060607
    fields:
    - !Field
      name: D_CAL
      bit_offset: 0
      bit_width: 4
      description: 'Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 4
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DN
      bit_offset: 8
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DN output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 12
      bit_width: 4
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCAL45DP
      bit_offset: 16
      bit_width: 4
      description: Decode to select a 45-Ohm resistance to the USB_DP output pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 20
      bit_width: 6
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBPHY_TX_EDGECTRL
      bit_offset: 26
      bit_width: 3
      description: Controls the edge-rate of the current sensing transistors used
        in HS transmit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD5
      bit_offset: 29
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX
    addr: 0x20
    size_bits: 32
    description: USB PHY Receiver Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENVADJ
      bit_offset: 0
      bit_width: 3
      description: The ENVADJ field adjusts the trip point for the envelope detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 3
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DISCONADJ
      bit_offset: 4
      bit_width: 3
      description: 'The DISCONADJ field adjusts the trip point for the disconnect
        detector: 000 = Trip-Level Voltage is 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 7
      bit_width: 15
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXDBYPASS
      bit_offset: 22
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 23
      bit_width: 9
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_SET
    addr: 0x24
    size_bits: 32
    description: USB PHY Receiver Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENVADJ
      bit_offset: 0
      bit_width: 3
      description: The ENVADJ field adjusts the trip point for the envelope detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 3
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DISCONADJ
      bit_offset: 4
      bit_width: 3
      description: 'The DISCONADJ field adjusts the trip point for the disconnect
        detector: 000 = Trip-Level Voltage is 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 7
      bit_width: 15
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXDBYPASS
      bit_offset: 22
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 23
      bit_width: 9
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_CLR
    addr: 0x28
    size_bits: 32
    description: USB PHY Receiver Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENVADJ
      bit_offset: 0
      bit_width: 3
      description: The ENVADJ field adjusts the trip point for the envelope detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 3
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DISCONADJ
      bit_offset: 4
      bit_width: 3
      description: 'The DISCONADJ field adjusts the trip point for the disconnect
        detector: 000 = Trip-Level Voltage is 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 7
      bit_width: 15
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXDBYPASS
      bit_offset: 22
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 23
      bit_width: 9
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_TOG
    addr: 0x2c
    size_bits: 32
    description: USB PHY Receiver Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENVADJ
      bit_offset: 0
      bit_width: 3
      description: The ENVADJ field adjusts the trip point for the envelope detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 3
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DISCONADJ
      bit_offset: 4
      bit_width: 3
      description: 'The DISCONADJ field adjusts the trip point for the disconnect
        detector: 000 = Trip-Level Voltage is 0'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 7
      bit_width: 15
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXDBYPASS
      bit_offset: 22
      bit_width: 1
      description: 0 = Normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 23
      bit_width: 9
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTRL
    addr: 0x30
    size_bits: 32
    description: USB PHY General Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0200000
    fields:
    - !Field
      name: ENOTG_ID_CHG_IRQ
      bit_offset: 0
      bit_width: 1
      description: Enable OTG_ID_CHG_IRQ.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHOSTDISCONDETECT
      bit_offset: 1
      bit_width: 1
      description: For host mode, enables high-speed disconnect detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQHOSTDISCON
      bit_offset: 2
      bit_width: 1
      description: Enables interrupt for detection of disconnection to Device when
        in high-speed host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTDISCONDETECT_IRQ
      bit_offset: 3
      bit_width: 1
      description: Indicates that the device has disconnected in high-speed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDEVPLUGINDETECT
      bit_offset: 4
      bit_width: 1
      description: For device mode, enables 200-KOhm pullups for detecting connectivity
        to the host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_POLARITY
      bit_offset: 5
      bit_width: 1
      description: For device mode, if this bit is cleared to 0, then it trips the
        interrupt if the device is plugged in
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTG_ID_CHG_IRQ
      bit_offset: 6
      bit_width: 1
      description: OTG ID change interrupt. Indicates the value of ID pin changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENOTGIDDETECT
      bit_offset: 7
      bit_width: 1
      description: Enables circuit to detect resistance of MiniAB ID pin.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUMEIRQSTICKY
      bit_offset: 8
      bit_width: 1
      description: Set to 1 will make RESUME_IRQ bit a sticky bit until software clear
        it
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQRESUMEDETECT
      bit_offset: 9
      bit_width: 1
      description: Enables interrupt for detection of a non-J state on the USB line
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME_IRQ
      bit_offset: 10
      bit_width: 1
      description: Indicates that the host is sending a wake-up after suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQDEVPLUGIN
      bit_offset: 11
      bit_width: 1
      description: Enables interrupt for the detection of connectivity to the USB
        line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_IRQ
      bit_offset: 12
      bit_width: 1
      description: Indicates that the device is connected
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ON_LRADC
      bit_offset: 13
      bit_width: 1
      description: Enables the LRADC to monitor USB_DP and USB_DM. This is for use
        in non-USB modes only.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL2
      bit_offset: 14
      bit_width: 1
      description: Enables UTMI+ Level2. This should be enabled if needs to support
        LS device
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL3
      bit_offset: 15
      bit_width: 1
      description: Enables UTMI+ Level3
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQWAKEUP
      bit_offset: 16
      bit_width: 1
      description: Enables interrupt for the wakeup events.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_IRQ
      bit_offset: 17
      bit_width: 1
      description: Indicates that there is a wakeup event
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTO_PWRON_PLL
      bit_offset: 18
      bit_width: 1
      description: Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0
        if there is wakeup event if USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_CLKGATE
      bit_offset: 19
      bit_width: 1
      description: Enables the feature to auto-clear the CLKGATE bit if there is wakeup
        event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_PHY_PWD
      bit_offset: 20
      bit_width: 1
      description: Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD
        if there is wakeup event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDPDMCHG_WKUP
      bit_offset: 21
      bit_width: 1
      description: Enables the feature to wakeup USB if DP/DM is toggled when USB
        is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIDCHG_WKUP
      bit_offset: 22
      bit_width: 1
      description: Enables the feature to wakeup USB if ID is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENVBUSCHG_WKUP
      bit_offset: 23
      bit_width: 1
      description: Enables the feature to wakeup USB if VBUS is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDLL_RST_EN
      bit_offset: 24
      bit_width: 1
      description: Enables the feature to reset the FSDLL lock detection logic at
        the end of each TX packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 25
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTG_ID_VALUE
      bit_offset: 27
      bit_width: 1
      description: Almost same as OTGID_STATUS in USBPHYx_STATUS Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_FORCE_LS_SE0
      bit_offset: 28
      bit_width: 1
      description: Forces the next FS packet that is transmitted to have a EOP with
        LS timing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTMI_SUSPENDM
      bit_offset: 29
      bit_width: 1
      description: Used by the PHY to indicate a powered-down state
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate UTMI Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX,
        USBPHYx_RX, and USBPHYx_CTRL registers
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_SET
    addr: 0x34
    size_bits: 32
    description: USB PHY General Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0200000
    fields:
    - !Field
      name: ENOTG_ID_CHG_IRQ
      bit_offset: 0
      bit_width: 1
      description: Enable OTG_ID_CHG_IRQ.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHOSTDISCONDETECT
      bit_offset: 1
      bit_width: 1
      description: For host mode, enables high-speed disconnect detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQHOSTDISCON
      bit_offset: 2
      bit_width: 1
      description: Enables interrupt for detection of disconnection to Device when
        in high-speed host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTDISCONDETECT_IRQ
      bit_offset: 3
      bit_width: 1
      description: Indicates that the device has disconnected in high-speed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDEVPLUGINDETECT
      bit_offset: 4
      bit_width: 1
      description: For device mode, enables 200-KOhm pullups for detecting connectivity
        to the host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_POLARITY
      bit_offset: 5
      bit_width: 1
      description: For device mode, if this bit is cleared to 0, then it trips the
        interrupt if the device is plugged in
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTG_ID_CHG_IRQ
      bit_offset: 6
      bit_width: 1
      description: OTG ID change interrupt. Indicates the value of ID pin changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENOTGIDDETECT
      bit_offset: 7
      bit_width: 1
      description: Enables circuit to detect resistance of MiniAB ID pin.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUMEIRQSTICKY
      bit_offset: 8
      bit_width: 1
      description: Set to 1 will make RESUME_IRQ bit a sticky bit until software clear
        it
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQRESUMEDETECT
      bit_offset: 9
      bit_width: 1
      description: Enables interrupt for detection of a non-J state on the USB line
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME_IRQ
      bit_offset: 10
      bit_width: 1
      description: Indicates that the host is sending a wake-up after suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQDEVPLUGIN
      bit_offset: 11
      bit_width: 1
      description: Enables interrupt for the detection of connectivity to the USB
        line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_IRQ
      bit_offset: 12
      bit_width: 1
      description: Indicates that the device is connected
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ON_LRADC
      bit_offset: 13
      bit_width: 1
      description: Enables the LRADC to monitor USB_DP and USB_DM. This is for use
        in non-USB modes only.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL2
      bit_offset: 14
      bit_width: 1
      description: Enables UTMI+ Level2. This should be enabled if needs to support
        LS device
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL3
      bit_offset: 15
      bit_width: 1
      description: Enables UTMI+ Level3
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQWAKEUP
      bit_offset: 16
      bit_width: 1
      description: Enables interrupt for the wakeup events.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_IRQ
      bit_offset: 17
      bit_width: 1
      description: Indicates that there is a wakeup event
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTO_PWRON_PLL
      bit_offset: 18
      bit_width: 1
      description: Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0
        if there is wakeup event if USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_CLKGATE
      bit_offset: 19
      bit_width: 1
      description: Enables the feature to auto-clear the CLKGATE bit if there is wakeup
        event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_PHY_PWD
      bit_offset: 20
      bit_width: 1
      description: Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD
        if there is wakeup event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDPDMCHG_WKUP
      bit_offset: 21
      bit_width: 1
      description: Enables the feature to wakeup USB if DP/DM is toggled when USB
        is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIDCHG_WKUP
      bit_offset: 22
      bit_width: 1
      description: Enables the feature to wakeup USB if ID is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENVBUSCHG_WKUP
      bit_offset: 23
      bit_width: 1
      description: Enables the feature to wakeup USB if VBUS is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDLL_RST_EN
      bit_offset: 24
      bit_width: 1
      description: Enables the feature to reset the FSDLL lock detection logic at
        the end of each TX packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 25
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTG_ID_VALUE
      bit_offset: 27
      bit_width: 1
      description: Almost same as OTGID_STATUS in USBPHYx_STATUS Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_FORCE_LS_SE0
      bit_offset: 28
      bit_width: 1
      description: Forces the next FS packet that is transmitted to have a EOP with
        LS timing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTMI_SUSPENDM
      bit_offset: 29
      bit_width: 1
      description: Used by the PHY to indicate a powered-down state
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate UTMI Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX,
        USBPHYx_RX, and USBPHYx_CTRL registers
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_CLR
    addr: 0x38
    size_bits: 32
    description: USB PHY General Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0200000
    fields:
    - !Field
      name: ENOTG_ID_CHG_IRQ
      bit_offset: 0
      bit_width: 1
      description: Enable OTG_ID_CHG_IRQ.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHOSTDISCONDETECT
      bit_offset: 1
      bit_width: 1
      description: For host mode, enables high-speed disconnect detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQHOSTDISCON
      bit_offset: 2
      bit_width: 1
      description: Enables interrupt for detection of disconnection to Device when
        in high-speed host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTDISCONDETECT_IRQ
      bit_offset: 3
      bit_width: 1
      description: Indicates that the device has disconnected in high-speed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDEVPLUGINDETECT
      bit_offset: 4
      bit_width: 1
      description: For device mode, enables 200-KOhm pullups for detecting connectivity
        to the host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_POLARITY
      bit_offset: 5
      bit_width: 1
      description: For device mode, if this bit is cleared to 0, then it trips the
        interrupt if the device is plugged in
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTG_ID_CHG_IRQ
      bit_offset: 6
      bit_width: 1
      description: OTG ID change interrupt. Indicates the value of ID pin changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENOTGIDDETECT
      bit_offset: 7
      bit_width: 1
      description: Enables circuit to detect resistance of MiniAB ID pin.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUMEIRQSTICKY
      bit_offset: 8
      bit_width: 1
      description: Set to 1 will make RESUME_IRQ bit a sticky bit until software clear
        it
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQRESUMEDETECT
      bit_offset: 9
      bit_width: 1
      description: Enables interrupt for detection of a non-J state on the USB line
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME_IRQ
      bit_offset: 10
      bit_width: 1
      description: Indicates that the host is sending a wake-up after suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQDEVPLUGIN
      bit_offset: 11
      bit_width: 1
      description: Enables interrupt for the detection of connectivity to the USB
        line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_IRQ
      bit_offset: 12
      bit_width: 1
      description: Indicates that the device is connected
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ON_LRADC
      bit_offset: 13
      bit_width: 1
      description: Enables the LRADC to monitor USB_DP and USB_DM. This is for use
        in non-USB modes only.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL2
      bit_offset: 14
      bit_width: 1
      description: Enables UTMI+ Level2. This should be enabled if needs to support
        LS device
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL3
      bit_offset: 15
      bit_width: 1
      description: Enables UTMI+ Level3
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQWAKEUP
      bit_offset: 16
      bit_width: 1
      description: Enables interrupt for the wakeup events.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_IRQ
      bit_offset: 17
      bit_width: 1
      description: Indicates that there is a wakeup event
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTO_PWRON_PLL
      bit_offset: 18
      bit_width: 1
      description: Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0
        if there is wakeup event if USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_CLKGATE
      bit_offset: 19
      bit_width: 1
      description: Enables the feature to auto-clear the CLKGATE bit if there is wakeup
        event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_PHY_PWD
      bit_offset: 20
      bit_width: 1
      description: Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD
        if there is wakeup event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDPDMCHG_WKUP
      bit_offset: 21
      bit_width: 1
      description: Enables the feature to wakeup USB if DP/DM is toggled when USB
        is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIDCHG_WKUP
      bit_offset: 22
      bit_width: 1
      description: Enables the feature to wakeup USB if ID is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENVBUSCHG_WKUP
      bit_offset: 23
      bit_width: 1
      description: Enables the feature to wakeup USB if VBUS is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDLL_RST_EN
      bit_offset: 24
      bit_width: 1
      description: Enables the feature to reset the FSDLL lock detection logic at
        the end of each TX packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 25
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTG_ID_VALUE
      bit_offset: 27
      bit_width: 1
      description: Almost same as OTGID_STATUS in USBPHYx_STATUS Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_FORCE_LS_SE0
      bit_offset: 28
      bit_width: 1
      description: Forces the next FS packet that is transmitted to have a EOP with
        LS timing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTMI_SUSPENDM
      bit_offset: 29
      bit_width: 1
      description: Used by the PHY to indicate a powered-down state
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate UTMI Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX,
        USBPHYx_RX, and USBPHYx_CTRL registers
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_TOG
    addr: 0x3c
    size_bits: 32
    description: USB PHY General Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0200000
    fields:
    - !Field
      name: ENOTG_ID_CHG_IRQ
      bit_offset: 0
      bit_width: 1
      description: Enable OTG_ID_CHG_IRQ.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHOSTDISCONDETECT
      bit_offset: 1
      bit_width: 1
      description: For host mode, enables high-speed disconnect detector
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQHOSTDISCON
      bit_offset: 2
      bit_width: 1
      description: Enables interrupt for detection of disconnection to Device when
        in high-speed host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOSTDISCONDETECT_IRQ
      bit_offset: 3
      bit_width: 1
      description: Indicates that the device has disconnected in high-speed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDEVPLUGINDETECT
      bit_offset: 4
      bit_width: 1
      description: For device mode, enables 200-KOhm pullups for detecting connectivity
        to the host.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_POLARITY
      bit_offset: 5
      bit_width: 1
      description: For device mode, if this bit is cleared to 0, then it trips the
        interrupt if the device is plugged in
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTG_ID_CHG_IRQ
      bit_offset: 6
      bit_width: 1
      description: OTG ID change interrupt. Indicates the value of ID pin changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENOTGIDDETECT
      bit_offset: 7
      bit_width: 1
      description: Enables circuit to detect resistance of MiniAB ID pin.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUMEIRQSTICKY
      bit_offset: 8
      bit_width: 1
      description: Set to 1 will make RESUME_IRQ bit a sticky bit until software clear
        it
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQRESUMEDETECT
      bit_offset: 9
      bit_width: 1
      description: Enables interrupt for detection of a non-J state on the USB line
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESUME_IRQ
      bit_offset: 10
      bit_width: 1
      description: Indicates that the host is sending a wake-up after suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQDEVPLUGIN
      bit_offset: 11
      bit_width: 1
      description: Enables interrupt for the detection of connectivity to the USB
        line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEVPLUGIN_IRQ
      bit_offset: 12
      bit_width: 1
      description: Indicates that the device is connected
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ON_LRADC
      bit_offset: 13
      bit_width: 1
      description: Enables the LRADC to monitor USB_DP and USB_DM. This is for use
        in non-USB modes only.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL2
      bit_offset: 14
      bit_width: 1
      description: Enables UTMI+ Level2. This should be enabled if needs to support
        LS device
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUTMILEVEL3
      bit_offset: 15
      bit_width: 1
      description: Enables UTMI+ Level3
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIRQWAKEUP
      bit_offset: 16
      bit_width: 1
      description: Enables interrupt for the wakeup events.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_IRQ
      bit_offset: 17
      bit_width: 1
      description: Indicates that there is a wakeup event
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTO_PWRON_PLL
      bit_offset: 18
      bit_width: 1
      description: Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0
        if there is wakeup event if USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_CLKGATE
      bit_offset: 19
      bit_width: 1
      description: Enables the feature to auto-clear the CLKGATE bit if there is wakeup
        event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENAUTOCLR_PHY_PWD
      bit_offset: 20
      bit_width: 1
      description: Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD
        if there is wakeup event while USB is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDPDMCHG_WKUP
      bit_offset: 21
      bit_width: 1
      description: Enables the feature to wakeup USB if DP/DM is toggled when USB
        is suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENIDCHG_WKUP
      bit_offset: 22
      bit_width: 1
      description: Enables the feature to wakeup USB if ID is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENVBUSCHG_WKUP
      bit_offset: 23
      bit_width: 1
      description: Enables the feature to wakeup USB if VBUS is toggled when USB is
        suspended.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDLL_RST_EN
      bit_offset: 24
      bit_width: 1
      description: Enables the feature to reset the FSDLL lock detection logic at
        the end of each TX packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 25
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTG_ID_VALUE
      bit_offset: 27
      bit_width: 1
      description: Almost same as OTGID_STATUS in USBPHYx_STATUS Register
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOST_FORCE_LS_SE0
      bit_offset: 28
      bit_width: 1
      description: Forces the next FS packet that is transmitted to have a EOP with
        LS timing
      read_allowed: true
      write_allowed: true
    - !Field
      name: UTMI_SUSPENDM
      bit_offset: 29
      bit_width: 1
      description: Used by the PHY to indicate a powered-down state
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate UTMI Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX,
        USBPHYx_RX, and USBPHYx_CTRL registers
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40
    size_bits: 32
    description: USB PHY Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HOSTDISCONDETECT_STATUS
      bit_offset: 3
      bit_width: 1
      description: Indicates that the device has disconnected while in high-speed
        host mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSVD1
      bit_offset: 4
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DEVPLUGIN_STATUS
      bit_offset: 6
      bit_width: 1
      description: Indicates that the device has been connected on the USB_DP and
        USB_DM lines.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSVD2
      bit_offset: 7
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTGID_STATUS
      bit_offset: 8
      bit_width: 1
      description: Indicates the results of ID pin on MiniAB plug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD3
      bit_offset: 9
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESUME_STATUS
      bit_offset: 10
      bit_width: 1
      description: Indicates that the host is sending a wake-up after suspend and
        has triggered an interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSVD4
      bit_offset: 11
      bit_width: 21
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG
    addr: 0x50
    size_bits: 32
    description: USB PHY Debug Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f180000
    fields:
    - !Field
      name: OTGIDPIOLOCK
      bit_offset: 0
      bit_width: 1
      description: Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold
        the value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_INTERFACE_HOLD
      bit_offset: 1
      bit_width: 1
      description: Use holding registers to assist in timing for external UTMI interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTPULLDOWN
      bit_offset: 2
      bit_width: 2
      description: Set bit 3 to 1 to pull down 15-KOhm on USB_DP line
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHSTPULLDOWN
      bit_offset: 4
      bit_width: 2
      description: Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 6
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX2RXCOUNT
      bit_offset: 8
      bit_width: 4
      description: Delay in between the end of transmit to the beginning of receive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTX2RXCOUNT
      bit_offset: 12
      bit_width: 1
      description: Set this bit to allow a countdown to transition in between TX and
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SQUELCHRESETCOUNT
      bit_offset: 16
      bit_width: 5
      description: Delay in between the detection of squelch to the reset of high-speed
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENSQUELCHRESET
      bit_offset: 24
      bit_width: 1
      description: Set bit to allow squelch to reset high-speed receive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SQUELCHRESETLENGTH
      bit_offset: 25
      bit_width: 4
      description: Duration of RESET in terms of the number of 480-MHz cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_RESUME_DEBUG
      bit_offset: 29
      bit_width: 1
      description: Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 =
        0 or UTMI_SUSPEND = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate Test Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD3
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG_SET
    addr: 0x54
    size_bits: 32
    description: USB PHY Debug Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f180000
    fields:
    - !Field
      name: OTGIDPIOLOCK
      bit_offset: 0
      bit_width: 1
      description: Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold
        the value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_INTERFACE_HOLD
      bit_offset: 1
      bit_width: 1
      description: Use holding registers to assist in timing for external UTMI interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTPULLDOWN
      bit_offset: 2
      bit_width: 2
      description: Set bit 3 to 1 to pull down 15-KOhm on USB_DP line
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHSTPULLDOWN
      bit_offset: 4
      bit_width: 2
      description: Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 6
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX2RXCOUNT
      bit_offset: 8
      bit_width: 4
      description: Delay in between the end of transmit to the beginning of receive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTX2RXCOUNT
      bit_offset: 12
      bit_width: 1
      description: Set this bit to allow a countdown to transition in between TX and
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SQUELCHRESETCOUNT
      bit_offset: 16
      bit_width: 5
      description: Delay in between the detection of squelch to the reset of high-speed
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENSQUELCHRESET
      bit_offset: 24
      bit_width: 1
      description: Set bit to allow squelch to reset high-speed receive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SQUELCHRESETLENGTH
      bit_offset: 25
      bit_width: 4
      description: Duration of RESET in terms of the number of 480-MHz cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_RESUME_DEBUG
      bit_offset: 29
      bit_width: 1
      description: Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 =
        0 or UTMI_SUSPEND = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate Test Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD3
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG_CLR
    addr: 0x58
    size_bits: 32
    description: USB PHY Debug Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f180000
    fields:
    - !Field
      name: OTGIDPIOLOCK
      bit_offset: 0
      bit_width: 1
      description: Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold
        the value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_INTERFACE_HOLD
      bit_offset: 1
      bit_width: 1
      description: Use holding registers to assist in timing for external UTMI interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTPULLDOWN
      bit_offset: 2
      bit_width: 2
      description: Set bit 3 to 1 to pull down 15-KOhm on USB_DP line
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHSTPULLDOWN
      bit_offset: 4
      bit_width: 2
      description: Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 6
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX2RXCOUNT
      bit_offset: 8
      bit_width: 4
      description: Delay in between the end of transmit to the beginning of receive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTX2RXCOUNT
      bit_offset: 12
      bit_width: 1
      description: Set this bit to allow a countdown to transition in between TX and
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SQUELCHRESETCOUNT
      bit_offset: 16
      bit_width: 5
      description: Delay in between the detection of squelch to the reset of high-speed
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENSQUELCHRESET
      bit_offset: 24
      bit_width: 1
      description: Set bit to allow squelch to reset high-speed receive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SQUELCHRESETLENGTH
      bit_offset: 25
      bit_width: 4
      description: Duration of RESET in terms of the number of 480-MHz cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_RESUME_DEBUG
      bit_offset: 29
      bit_width: 1
      description: Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 =
        0 or UTMI_SUSPEND = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate Test Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD3
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG_TOG
    addr: 0x5c
    size_bits: 32
    description: USB PHY Debug Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f180000
    fields:
    - !Field
      name: OTGIDPIOLOCK
      bit_offset: 0
      bit_width: 1
      description: Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold
        the value
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_INTERFACE_HOLD
      bit_offset: 1
      bit_width: 1
      description: Use holding registers to assist in timing for external UTMI interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSTPULLDOWN
      bit_offset: 2
      bit_width: 2
      description: Set bit 3 to 1 to pull down 15-KOhm on USB_DP line
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENHSTPULLDOWN
      bit_offset: 4
      bit_width: 2
      description: Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD0
      bit_offset: 6
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX2RXCOUNT
      bit_offset: 8
      bit_width: 4
      description: Delay in between the end of transmit to the beginning of receive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTX2RXCOUNT
      bit_offset: 12
      bit_width: 1
      description: Set this bit to allow a countdown to transition in between TX and
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 13
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SQUELCHRESETCOUNT
      bit_offset: 16
      bit_width: 5
      description: Delay in between the detection of squelch to the reset of high-speed
        RX.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD2
      bit_offset: 21
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENSQUELCHRESET
      bit_offset: 24
      bit_width: 1
      description: Set bit to allow squelch to reset high-speed receive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SQUELCHRESETLENGTH
      bit_offset: 25
      bit_width: 4
      description: Duration of RESET in terms of the number of 480-MHz cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOST_RESUME_DEBUG
      bit_offset: 29
      bit_width: 1
      description: Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 =
        0 or UTMI_SUSPEND = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: Gate Test Clocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD3
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG0_STATUS
    addr: 0x60
    size_bits: 32
    description: UTMI Debug Status Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOOP_BACK_FAIL_COUNT
      bit_offset: 0
      bit_width: 16
      description: Running count of the failed pseudo-random generator loopback
      read_allowed: true
      write_allowed: false
    - !Field
      name: UTMI_RXERROR_FAIL_COUNT
      bit_offset: 16
      bit_width: 10
      description: Running count of the UTMI_RXERROR.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SQUELCH_COUNT
      bit_offset: 26
      bit_width: 6
      description: Running count of the squelch reset instead of normal end for HS
        RX.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG1
    addr: 0x70
    size_bits: 32
    description: UTMI Debug Status Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 13
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTAILADJVD
      bit_offset: 13
      bit_width: 2
      description: 'Delay increment of the rise of squelch: 00 = Delay is nominal
        01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 15
      bit_width: 17
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG1_SET
    addr: 0x74
    size_bits: 32
    description: UTMI Debug Status Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 13
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTAILADJVD
      bit_offset: 13
      bit_width: 2
      description: 'Delay increment of the rise of squelch: 00 = Delay is nominal
        01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 15
      bit_width: 17
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG1_CLR
    addr: 0x78
    size_bits: 32
    description: UTMI Debug Status Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 13
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTAILADJVD
      bit_offset: 13
      bit_width: 2
      description: 'Delay increment of the rise of squelch: 00 = Delay is nominal
        01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 15
      bit_width: 17
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEBUG1_TOG
    addr: 0x7c
    size_bits: 32
    description: UTMI Debug Status Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: RSVD0
      bit_offset: 0
      bit_width: 13
      description: 'Reserved. Note: This bit should remain clear.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENTAILADJVD
      bit_offset: 13
      bit_width: 2
      description: 'Delay increment of the rise of squelch: 00 = Delay is nominal
        01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSVD1
      bit_offset: 15
      bit_width: 17
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: VERSION
    addr: 0x80
    size_bits: 32
    description: UTMI RTL Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x4030000
    fields:
    - !Field
      name: STEP
      bit_offset: 0
      bit_width: 16
      description: Fixed read-only value reflecting the stepping of the RTL version.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Fixed read-only value reflecting the MINOR field of the RTL version.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Fixed read-only value reflecting the MAJOR field of the RTL version.
      read_allowed: true
      write_allowed: false
- !Module
  name: CSU
  description: CSU registers
  base_addr: 0x400dc000
  size: 0x35c
  registers:
  - !Register
    name: HP0
    addr: 0x200
    size_bits: 32
    description: HP0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HP_DMA
      bit_offset: 2
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the eDMA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_DMA_0
        1: HP_DMA_1
    - !Field
      name: L_DMA
      bit_offset: 3
      bit_width: 1
      description: Lock bit set by the TZ software for the eDMA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DMA_0
        1: L_DMA_1
    - !Field
      name: HP_LCDIF
      bit_offset: 4
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the LCDIF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_LCDIF_0
        1: HP_LCDIF_1
    - !Field
      name: L_LCDIF
      bit_offset: 5
      bit_width: 1
      description: Lock bit set by the TZ software for the LCDIF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_LCDIF_0
        1: L_LCDIF_1
    - !Field
      name: HP_CSI
      bit_offset: 6
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the CSI
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_CSI_0
        1: HP_CSI_1
    - !Field
      name: L_CSI
      bit_offset: 7
      bit_width: 1
      description: Lock bit set by the TZ software for the CSI
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_CSI_0
        1: L_CSI_1
    - !Field
      name: HP_PXP
      bit_offset: 8
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the PXP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_PXP_0
        1: HP_PXP_1
    - !Field
      name: L_PXP
      bit_offset: 9
      bit_width: 1
      description: Lock bit set by the TZ software for the PXP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_PXP_0
        1: L_PXP_1
    - !Field
      name: HP_DCP
      bit_offset: 10
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the DCP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_DCP_0
        1: HP_DCP_1
    - !Field
      name: L_DCP
      bit_offset: 11
      bit_width: 1
      description: Lock bit set by the TZ software for the DCP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DCP_0
        1: L_DCP_1
    - !Field
      name: HP_ENET
      bit_offset: 14
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the ENET
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_ENET_0
        1: HP_ENET_1
    - !Field
      name: L_ENET
      bit_offset: 15
      bit_width: 1
      description: Lock bit set by the TZ software for the ENET
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_ENET_0
        1: L_ENET_1
    - !Field
      name: HP_USDHC1
      bit_offset: 16
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the USDHC1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_USDHC1_0
        1: HP_USDHC1_1
    - !Field
      name: L_USDHC1
      bit_offset: 17
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC1_0
        1: L_USDHC1_1
    - !Field
      name: HP_USDHC2
      bit_offset: 18
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the USDHC2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_USDHC2_0
        1: HP_USDHC2_1
    - !Field
      name: L_USDHC2
      bit_offset: 19
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC2_0
        1: L_USDHC2_1
    - !Field
      name: HP_TPSMP
      bit_offset: 20
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the TPSMP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_TPSMP_0
        1: HP_TPSMP_1
    - !Field
      name: L_TPSMP
      bit_offset: 21
      bit_width: 1
      description: Lock bit set by the TZ software for the TPSMP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_TPSMP_0
        1: L_TPSMP_1
    - !Field
      name: HP_USB
      bit_offset: 22
      bit_width: 1
      description: Determines whether the register value of the corresponding HP field
        is passed as the hprot[1] of the USB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HP_USB_0
        1: HP_USB_1
    - !Field
      name: L_USB
      bit_offset: 23
      bit_width: 1
      description: Lock bit set by the TZ software for the USB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USB_0
        1: L_USB_1
  - !Register
    name: SA
    addr: 0x218
    size_bits: 32
    description: Secure access register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NSA_DMA
      bit_offset: 2
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_DMA_0
        1: NSA_DMA_1
    - !Field
      name: L_DMA
      bit_offset: 3
      bit_width: 1
      description: Lock bit set by the TZ software for the eDMA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DMA_0
        1: L_DMA_1
    - !Field
      name: NSA_LCDIF
      bit_offset: 4
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_LCDIF_0
        1: NSA_LCDIF_1
    - !Field
      name: L_LCDIF
      bit_offset: 5
      bit_width: 1
      description: Lock bit set by the TZ software for the LCDIF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_LCDIF_0
        1: L_LCDIF_1
    - !Field
      name: NSA_CSI
      bit_offset: 6
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_CSI_0
        1: NSA_CSI_1
    - !Field
      name: L_CSI
      bit_offset: 7
      bit_width: 1
      description: Lock bit set by the TZ software for the CSI
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_CSI_0
        1: L_CSI_1
    - !Field
      name: NSA_PXP
      bit_offset: 8
      bit_width: 1
      description: Non-Secure Access Policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_PXP_0
        1: NSA_PXP_1
    - !Field
      name: L_PXP
      bit_offset: 9
      bit_width: 1
      description: Lock bit set by the TZ software for the PXP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_PXP_0
        1: L_PXP_1
    - !Field
      name: NSA_DCP
      bit_offset: 10
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_DCP_0
        1: NSA_DCP_1
    - !Field
      name: L_DCP
      bit_offset: 11
      bit_width: 1
      description: Lock bit set by the TZ software for the DCP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DCP_0
        1: L_DCP_1
    - !Field
      name: NSA_ENET
      bit_offset: 14
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_ENET_0
        1: NSA_ENET_1
    - !Field
      name: L_ENET
      bit_offset: 15
      bit_width: 1
      description: Lock bit set by the TZ software for the ENET1 and ENET2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_ENET_0
        1: L_ENET_1
    - !Field
      name: NSA_USDHC1
      bit_offset: 16
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_USDHC1_0
        1: NSA_USDHC1_1
    - !Field
      name: L_USDHC1
      bit_offset: 17
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC1_0
        1: L_USDHC1_1
    - !Field
      name: NSA_USDHC2
      bit_offset: 18
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_USDHC2_0
        1: NSA_USDHC2_1
    - !Field
      name: L_USDHC2
      bit_offset: 19
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC2_0
        1: L_USDHC2_1
    - !Field
      name: NSA_TPSMP
      bit_offset: 20
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_TPSMP_0
        1: NSA_TPSMP_1
    - !Field
      name: L_TPSMP
      bit_offset: 21
      bit_width: 1
      description: Lock bit set by the TZ software for the TPSMP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_TPSMP_0
        1: L_TPSMP_1
    - !Field
      name: NSA_USB
      bit_offset: 22
      bit_width: 1
      description: Non-secure access policy indicator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSA_USB_0
        1: NSA_USB_1
    - !Field
      name: L_USB
      bit_offset: 23
      bit_width: 1
      description: Lock bit set by the TZ software for the USB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USB_0
        1: L_USB_1
  - !Register
    name: HPCONTROL0
    addr: 0x358
    size_bits: 32
    description: HPCONTROL0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPC_DMA
      bit_offset: 2
      bit_width: 1
      description: Indicates the privilege/user mode for the eDMA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_DMA_0
        1: HPC_DMA_1
    - !Field
      name: L_DMA
      bit_offset: 3
      bit_width: 1
      description: Lock bit set by the TZ software for the eDMA
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DMA_0
        1: L_DMA_1
    - !Field
      name: HPC_LCDIF
      bit_offset: 4
      bit_width: 1
      description: Indicates the privilege/user mode for the LCDIF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_LCDIF_0
        1: HPC_LCDIF_1
    - !Field
      name: L_LCDIF
      bit_offset: 5
      bit_width: 1
      description: Lock bit set by the TZ software for the LCDIF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_LCDIF_0
        1: L_LCDIF_1
    - !Field
      name: HPC_CSI
      bit_offset: 6
      bit_width: 1
      description: Indicates the privilege/user mode for the CSI
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_CSI_0
        1: HPC_CSI_1
    - !Field
      name: L_CSI
      bit_offset: 7
      bit_width: 1
      description: Lock bit set by the TZ software for the CSI
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_CSI_0
        1: L_CSI_1
    - !Field
      name: HPC_PXP
      bit_offset: 8
      bit_width: 1
      description: Indicates the privilege/user mode for the PXP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_PXP_0
        1: HPC_PXP_1
    - !Field
      name: L_PXP
      bit_offset: 9
      bit_width: 1
      description: Lock bit set by the TZ software for the PXP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_PXP_0
        1: L_PXP_1
    - !Field
      name: HPC_DCP
      bit_offset: 10
      bit_width: 1
      description: Indicates the privilege/user mode for the DCP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_DCP_0
        1: HPC_DCP_1
    - !Field
      name: L_DCP
      bit_offset: 11
      bit_width: 1
      description: Lock bit set by the TZ software for the DCP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_DCP_0
        1: L_DCP_1
    - !Field
      name: HPC_ENET
      bit_offset: 14
      bit_width: 1
      description: Indicates the privilege/user mode for the ENET
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_ENET_0
        1: HPC_ENET_1
    - !Field
      name: L_ENET
      bit_offset: 15
      bit_width: 1
      description: Lock bit set by the TZ software for the ENET
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_ENET_0
        1: L_ENET_1
    - !Field
      name: HPC_USDHC1
      bit_offset: 16
      bit_width: 1
      description: Indicates the privilege/user mode for the USDHC1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_USDHC1_0
        1: HPC_USDHC1_1
    - !Field
      name: L_USDHC1
      bit_offset: 17
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC1_0
        1: L_USDHC1_1
    - !Field
      name: HPC_USDHC2
      bit_offset: 18
      bit_width: 1
      description: Indicates the privilege/user mode for the USDHC2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_USDHC2_0
        1: HPC_USDHC2_1
    - !Field
      name: L_USDHC2
      bit_offset: 19
      bit_width: 1
      description: Lock bit set by the TZ software for the USDHC2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USDHC2_0
        1: L_USDHC2_1
    - !Field
      name: HPC_TPSMP
      bit_offset: 20
      bit_width: 1
      description: Indicates the privilege/user mode for the TPSMP
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_TPSMP_0
        1: HPC_TPSMP_1
    - !Field
      name: L_TPSMP
      bit_offset: 21
      bit_width: 1
      description: Lock bit set by the TZ software for the TPSMP.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_TPSMP_0
        1: L_TPSMP_1
    - !Field
      name: HPC_USB
      bit_offset: 22
      bit_width: 1
      description: Indicates the privilege/user mode for the USB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HPC_USB_0
        1: HPC_USB_1
    - !Field
      name: L_USB
      bit_offset: 23
      bit_width: 1
      description: Lock bit set by the TZ software for the USB.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: L_USB_0
        1: L_USB_1
  - !Register
    name: CSL0
    addr: 0x0
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL1
    addr: 0x4
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL2
    addr: 0x8
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL3
    addr: 0xc
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL4
    addr: 0x10
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL5
    addr: 0x14
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL6
    addr: 0x18
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL7
    addr: 0x1c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL8
    addr: 0x20
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL9
    addr: 0x24
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL10
    addr: 0x28
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL11
    addr: 0x2c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL12
    addr: 0x30
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL13
    addr: 0x34
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL14
    addr: 0x38
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL15
    addr: 0x3c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL16
    addr: 0x40
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL17
    addr: 0x44
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL18
    addr: 0x48
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL19
    addr: 0x4c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL20
    addr: 0x50
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL21
    addr: 0x54
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL22
    addr: 0x58
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL23
    addr: 0x5c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL24
    addr: 0x60
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL25
    addr: 0x64
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL26
    addr: 0x68
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL27
    addr: 0x6c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL28
    addr: 0x70
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL29
    addr: 0x74
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL30
    addr: 0x78
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
  - !Register
    name: CSL31
    addr: 0x7c
    size_bits: 32
    description: Config security level register
    read_allowed: true
    write_allowed: true
    reset_value: 0x330033
    fields:
    - !Field
      name: SUR_S2
      bit_offset: 0
      bit_width: 1
      description: Secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S2_0
        1: SUR_S2_1
    - !Field
      name: SSR_S2
      bit_offset: 1
      bit_width: 1
      description: Secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S2_0
        1: SSR_S2_1
    - !Field
      name: NUR_S2
      bit_offset: 2
      bit_width: 1
      description: Non-secure user read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S2_0
        1: NUR_S2_1
    - !Field
      name: NSR_S2
      bit_offset: 3
      bit_width: 1
      description: Non-secure supervisor read access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S2_0
        1: NSR_S2_1
    - !Field
      name: SUW_S2
      bit_offset: 4
      bit_width: 1
      description: Secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S2_0
        1: SUW_S2_1
    - !Field
      name: SSW_S2
      bit_offset: 5
      bit_width: 1
      description: Secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S2_0
        1: SSW_S2_1
    - !Field
      name: NUW_S2
      bit_offset: 6
      bit_width: 1
      description: Non-secure user write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S2_0
        1: NUW_S2_1
    - !Field
      name: NSW_S2
      bit_offset: 7
      bit_width: 1
      description: Non-secure supervisor write access control for the second slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S2_0
        1: NSW_S2_1
    - !Field
      name: LOCK_S2
      bit_offset: 8
      bit_width: 1
      description: The lock bit corresponding to the second slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S2_0
        1: LOCK_S2_1
    - !Field
      name: SUR_S1
      bit_offset: 16
      bit_width: 1
      description: Secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUR_S1_0
        1: SUR_S1_1
    - !Field
      name: SSR_S1
      bit_offset: 17
      bit_width: 1
      description: Secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSR_S1_0
        1: SSR_S1_1
    - !Field
      name: NUR_S1
      bit_offset: 18
      bit_width: 1
      description: Non-secure user read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUR_S1_0
        1: NUR_S1_1
    - !Field
      name: NSR_S1
      bit_offset: 19
      bit_width: 1
      description: Non-secure supervisor read access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSR_S1_0
        1: NSR_S1_1
    - !Field
      name: SUW_S1
      bit_offset: 20
      bit_width: 1
      description: Secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SUW_S1_0
        1: SUW_S1_1
    - !Field
      name: SSW_S1
      bit_offset: 21
      bit_width: 1
      description: Secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSW_S1_0
        1: SSW_S1_1
    - !Field
      name: NUW_S1
      bit_offset: 22
      bit_width: 1
      description: Non-secure user write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NUW_S1_0
        1: NUW_S1_1
    - !Field
      name: NSW_S1
      bit_offset: 23
      bit_width: 1
      description: Non-secure supervisor write access control for the first slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NSW_S1_0
        1: NSW_S1_1
    - !Field
      name: LOCK_S1
      bit_offset: 24
      bit_width: 1
      description: The lock bit corresponding to the first slave. It is written by
        the secure software.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOCK_S1_0
        1: LOCK_S1_1
- !Module
  name: USB
  description: USB
  base_addr: 0x400e4000
  size: 0x1e0
  registers:
  - !Register
    name: ID
    addr: 0x0
    size_bits: 32
    description: Identification register
    read_allowed: true
    write_allowed: false
    reset_value: 0xe4a1fa05
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 6
      description: Configuration number
      read_allowed: true
      write_allowed: false
    - !Field
      name: NID
      bit_offset: 8
      bit_width: 6
      description: Complement version of ID
      read_allowed: true
      write_allowed: false
    - !Field
      name: REVISION
      bit_offset: 16
      bit_width: 8
      description: Revision number of the controller core.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HWGENERAL
    addr: 0x4
    size_bits: 32
    description: Hardware General
    read_allowed: true
    write_allowed: false
    reset_value: 0x35
    fields:
    - !Field
      name: PHYW
      bit_offset: 4
      bit_width: 2
      description: Data width of the transciever connected to the controller core.
        PHYW bit reset value is
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PHYW_0
        1: PHYW_1
        2: PHYW_2
        3: PHYW_3
    - !Field
      name: PHYM
      bit_offset: 6
      bit_width: 3
      description: Transciever type
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PHYM_0
        1: PHYM_1
        2: PHYM_2
        3: PHYM_3
        4: PHYM_4
        5: PHYM_5
        6: PHYM_6
        7: PHYM_7
    - !Field
      name: SM
      bit_offset: 9
      bit_width: 2
      description: Serial interface mode capability
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SM_0
        1: SM_1
        2: SM_2
        3: SM_3
  - !Register
    name: HWHOST
    addr: 0x8
    size_bits: 32
    description: Host Hardware Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x10020001
    fields:
    - !Field
      name: HC
      bit_offset: 0
      bit_width: 1
      description: Host Capable. Indicating whether host operation mode is supported
        or not.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HC_0
        1: HC_1
    - !Field
      name: NPORT
      bit_offset: 1
      bit_width: 3
      description: The Nmber of downstream ports supported by the host controller
        is (NPORT+1)
      read_allowed: true
      write_allowed: false
  - !Register
    name: HWDEVICE
    addr: 0xc
    size_bits: 32
    description: Device Hardware Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x11
    fields:
    - !Field
      name: DC
      bit_offset: 0
      bit_width: 1
      description: Device Capable. Indicating whether device operation mode is supported
        or not.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DC_0
        1: DC_1
    - !Field
      name: DEVEP
      bit_offset: 1
      bit_width: 5
      description: Device Endpoint Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: HWTXBUF
    addr: 0x10
    size_bits: 32
    description: TX Buffer Hardware Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x80080b08
    fields:
    - !Field
      name: TXBURST
      bit_offset: 0
      bit_width: 8
      description: Default burst size for memory to TX buffer transfer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCHANADD
      bit_offset: 16
      bit_width: 8
      description: 'TX FIFO Buffer size is: (2^TXCHANADD) * 4 Bytes'
      read_allowed: true
      write_allowed: false
  - !Register
    name: HWRXBUF
    addr: 0x14
    size_bits: 32
    description: RX Buffer Hardware Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x808
    fields:
    - !Field
      name: RXBURST
      bit_offset: 0
      bit_width: 8
      description: Default burst size for memory to RX buffer transfer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXADD
      bit_offset: 8
      bit_width: 8
      description: Buffer total size for all receive endpoints is (2^RXADD)
      read_allowed: true
      write_allowed: false
  - !Register
    name: GPTIMER0LD
    addr: 0x80
    size_bits: 32
    description: 'General Purpose Timer #0 Load'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPTLD
      bit_offset: 0
      bit_width: 24
      description: General Purpose Timer Load Value These bit fields are loaded to
        GPTCNT bits when GPTRST bit is set '1b'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPTIMER0CTRL
    addr: 0x84
    size_bits: 32
    description: 'General Purpose Timer #0 Controller'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPTCNT
      bit_offset: 0
      bit_width: 24
      description: General Purpose Timer Counter. This field is the count value of
        the countdown timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPTMODE
      bit_offset: 24
      bit_width: 1
      description: General Purpose Timer Mode In one shot mode, the timer will count
        down to zero, generate an interrupt, and stop until the counter is reset by
        software; In repeat mode, the timer will count down to zero, generate an interrupt
        and automatically reload the counter value from GPTLD bits to start again
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTMODE_0
        1: GPTMODE_1
    - !Field
      name: GPTRST
      bit_offset: 30
      bit_width: 1
      description: General Purpose Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTRST_0
        1: GPTRST_1
    - !Field
      name: GPTRUN
      bit_offset: 31
      bit_width: 1
      description: General Purpose Timer Run GPTCNT bits are not effected when setting
        or clearing this bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTRUN_0
        1: GPTRUN_1
  - !Register
    name: GPTIMER1LD
    addr: 0x88
    size_bits: 32
    description: 'General Purpose Timer #1 Load'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPTLD
      bit_offset: 0
      bit_width: 24
      description: General Purpose Timer Load Value These bit fields are loaded to
        GPTCNT bits when GPTRST bit is set '1b'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPTIMER1CTRL
    addr: 0x8c
    size_bits: 32
    description: 'General Purpose Timer #1 Controller'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPTCNT
      bit_offset: 0
      bit_width: 24
      description: General Purpose Timer Counter. This field is the count value of
        the countdown timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPTMODE
      bit_offset: 24
      bit_width: 1
      description: General Purpose Timer Mode In one shot mode, the timer will count
        down to zero, generate an interrupt, and stop until the counter is reset by
        software
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTMODE_0
        1: GPTMODE_1
    - !Field
      name: GPTRST
      bit_offset: 30
      bit_width: 1
      description: General Purpose Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTRST_0
        1: GPTRST_1
    - !Field
      name: GPTRUN
      bit_offset: 31
      bit_width: 1
      description: General Purpose Timer Run GPTCNT bits are not effected when setting
        or clearing this bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPTRUN_0
        1: GPTRUN_1
  - !Register
    name: SBUSCFG
    addr: 0x90
    size_bits: 32
    description: System Bus Config
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: AHBBRST
      bit_offset: 0
      bit_width: 3
      description: AHB master interface Burst configuration These bits control AHB
        master transfer type sequence (or priority)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AHBBRST_0
        1: AHBBRST_1
        2: AHBBRST_2
        3: AHBBRST_3
        5: AHBBRST_5
        6: AHBBRST_6
        7: AHBBRST_7
  - !Register
    name: CAPLENGTH
    addr: 0x100
    size_bits: 8
    description: Capability Registers Length
    read_allowed: true
    write_allowed: false
    reset_value: 0x40
    fields:
    - !Field
      name: CAPLENGTH
      bit_offset: 0
      bit_width: 8
      description: These bits are used as an offset to add to register base to find
        the beginning of the Operational Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: HCIVERSION
    addr: 0x102
    size_bits: 16
    description: Host Controller Interface Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x100
    fields:
    - !Field
      name: HCIVERSION
      bit_offset: 0
      bit_width: 16
      description: Host Controller Interface Version Number Default value is '10h',
        which means EHCI rev1.0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HCSPARAMS
    addr: 0x104
    size_bits: 32
    description: Host Controller Structural Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x10011
    fields:
    - !Field
      name: N_PORTS
      bit_offset: 0
      bit_width: 4
      description: Number of downstream ports
      read_allowed: true
      write_allowed: false
    - !Field
      name: PPC
      bit_offset: 4
      bit_width: 1
      description: Port Power Control This field indicates whether the host controller
        implementation includes port power control
      read_allowed: true
      write_allowed: false
    - !Field
      name: N_PCC
      bit_offset: 8
      bit_width: 4
      description: Number of Ports per Companion Controller This field indicates the
        number of ports supported per internal Companion Controller
      read_allowed: true
      write_allowed: false
    - !Field
      name: N_CC
      bit_offset: 12
      bit_width: 4
      description: Number of Companion Controller (N_CC)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: N_CC_0
        1: N_CC_1
    - !Field
      name: PI
      bit_offset: 16
      bit_width: 1
      description: Port Indicators (P INDICATOR) This bit indicates whether the ports
        support port indicator control
      read_allowed: true
      write_allowed: false
    - !Field
      name: N_PTT
      bit_offset: 20
      bit_width: 4
      description: Number of Ports per Transaction Translator (N_PTT)
      read_allowed: true
      write_allowed: false
    - !Field
      name: N_TT
      bit_offset: 24
      bit_width: 4
      description: Number of Transaction Translators (N_TT)
      read_allowed: true
      write_allowed: false
  - !Register
    name: HCCPARAMS
    addr: 0x108
    size_bits: 32
    description: Host Controller Capability Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x6
    fields:
    - !Field
      name: ADC
      bit_offset: 0
      bit_width: 1
      description: 64-bit Addressing Capability This bit is set '0b' in all controller
        core, no 64-bit addressing capability is supported
      read_allowed: true
      write_allowed: false
    - !Field
      name: PFL
      bit_offset: 1
      bit_width: 1
      description: Programmable Frame List Flag If this bit is set to zero, then the
        system software must use a frame list length of 1024 elements with this host
        controller
      read_allowed: true
      write_allowed: false
    - !Field
      name: ASP
      bit_offset: 2
      bit_width: 1
      description: Asynchronous Schedule Park Capability If this bit is set to a one,
        then the host controller supports the park feature for high-speed queue heads
        in the Asynchronous Schedule
      read_allowed: true
      write_allowed: false
    - !Field
      name: IST
      bit_offset: 4
      bit_width: 4
      description: Isochronous Scheduling Threshold
      read_allowed: true
      write_allowed: false
    - !Field
      name: EECP
      bit_offset: 8
      bit_width: 8
      description: EHCI Extended Capabilities Pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCIVERSION
    addr: 0x120
    size_bits: 16
    description: Device Controller Interface Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: DCIVERSION
      bit_offset: 0
      bit_width: 16
      description: Device Controller Interface Version Number Default value is '01h',
        which means rev0.1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCCPARAMS
    addr: 0x124
    size_bits: 32
    description: Device Controller Capability Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0x188
    fields:
    - !Field
      name: DEN
      bit_offset: 0
      bit_width: 5
      description: Device Endpoint Number This field indicates the number of endpoints
        built into the device controller
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC
      bit_offset: 7
      bit_width: 1
      description: Device Capable When this bit is 1, this controller is capable of
        operating as a USB 2.0 device.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HC
      bit_offset: 8
      bit_width: 1
      description: Host Capable When this bit is 1, this controller is capable of
        operating as an EHCI compatible USB 2
      read_allowed: true
      write_allowed: false
  - !Register
    name: USBCMD
    addr: 0x140
    size_bits: 32
    description: USB Command Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000
    fields:
    - !Field
      name: RS
      bit_offset: 0
      bit_width: 1
      description: Run/Stop (RS) - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Controller Reset (RESET) - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS_1
      bit_offset: 2
      bit_width: 2
      description: See description at bit 15
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSE
      bit_offset: 4
      bit_width: 1
      description: Periodic Schedule Enable- Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PSE_0
        1: PSE_1
    - !Field
      name: ASE
      bit_offset: 5
      bit_width: 1
      description: Asynchronous Schedule Enable - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ASE_0
        1: ASE_1
    - !Field
      name: IAA
      bit_offset: 6
      bit_width: 1
      description: Interrupt on Async Advance Doorbell - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASP
      bit_offset: 8
      bit_width: 2
      description: Asynchronous Schedule Park Mode Count - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASPE
      bit_offset: 11
      bit_width: 1
      description: Asynchronous Schedule Park Mode Enable - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: SUTW
      bit_offset: 13
      bit_width: 1
      description: Setup TripWire - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: ATDTW
      bit_offset: 14
      bit_width: 1
      description: Add dTD TripWire - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS_2
      bit_offset: 15
      bit_width: 1
      description: Frame List Size - (Read/Write or Read Only)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FS_2_0
        1: FS_2_1
    - !Field
      name: ITC
      bit_offset: 16
      bit_width: 8
      description: Interrupt Threshold Control -Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ITC_0
        1: ITC_1
        2: ITC_2
        4: ITC_4
        8: ITC_8
        16: ITC_16
        32: ITC_32
        64: ITC_64
  - !Register
    name: USBSTS
    addr: 0x144
    size_bits: 32
    description: USB Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UI
      bit_offset: 0
      bit_width: 1
      description: USB Interrupt (USBINT) - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: UEI
      bit_offset: 1
      bit_width: 1
      description: USB Error Interrupt (USBERRINT) - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCI
      bit_offset: 2
      bit_width: 1
      description: Port Change Detect - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRI
      bit_offset: 3
      bit_width: 1
      description: Frame List Rollover - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEI
      bit_offset: 4
      bit_width: 1
      description: System Error- R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: AAI
      bit_offset: 5
      bit_width: 1
      description: Interrupt on Async Advance - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: URI
      bit_offset: 6
      bit_width: 1
      description: USB Reset Received - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRI
      bit_offset: 7
      bit_width: 1
      description: SOF Received - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLI
      bit_offset: 8
      bit_width: 1
      description: DCSuspend - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPII
      bit_offset: 10
      bit_width: 1
      description: ULPI Interrupt - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: HCH
      bit_offset: 12
      bit_width: 1
      description: HCHaIted - Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCL
      bit_offset: 13
      bit_width: 1
      description: Reclamation - Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: PS
      bit_offset: 14
      bit_width: 1
      description: Periodic Schedule Status - Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: AS
      bit_offset: 15
      bit_width: 1
      description: Asynchronous Schedule Status - Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAKI
      bit_offset: 16
      bit_width: 1
      description: NAK Interrupt Bit--RO
      read_allowed: true
      write_allowed: false
    - !Field
      name: TI0
      bit_offset: 24
      bit_width: 1
      description: General Purpose Timer Interrupt 0(GPTINT0)--R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: TI1
      bit_offset: 25
      bit_width: 1
      description: General Purpose Timer Interrupt 1(GPTINT1)--R/WC
      read_allowed: true
      write_allowed: true
  - !Register
    name: USBINTR
    addr: 0x148
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS
        register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: UEE
      bit_offset: 1
      bit_width: 1
      description: USB Error Interrupt Enable When this bit is one and the UEI bit
        in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCE
      bit_offset: 2
      bit_width: 1
      description: Port Change Detect Interrupt Enable When this bit is one and the
        PCI bit in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRE
      bit_offset: 3
      bit_width: 1
      description: Frame List Rollover Interrupt Enable When this bit is one and the
        FRI bit in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEE
      bit_offset: 4
      bit_width: 1
      description: System Error Interrupt Enable When this bit is one and the SEI
        bit in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: AAE
      bit_offset: 5
      bit_width: 1
      description: Async Advance Interrupt Enable When this bit is one and the AAI
        bit in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: URE
      bit_offset: 6
      bit_width: 1
      description: USB Reset Interrupt Enable When this bit is one and the URI bit
        in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRE
      bit_offset: 7
      bit_width: 1
      description: SOF Received Interrupt Enable When this bit is one and the SRI
        bit in n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLE
      bit_offset: 8
      bit_width: 1
      description: Sleep Interrupt Enable When this bit is one and the SLI bit in
        n_n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIE
      bit_offset: 10
      bit_width: 1
      description: ULPI Interrupt Enable When this bit is one and the UPLII bit in
        n_USBSTS register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAKE
      bit_offset: 16
      bit_width: 1
      description: NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS
        register is a one the controller will issue an interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: UAIE
      bit_offset: 18
      bit_width: 1
      description: USB Host Asynchronous Interrupt Enable When this bit is one, and
        the UAI bit in the n_USBSTS register is one, host controller will issue an
        interrupt at the next interrupt threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: UPIE
      bit_offset: 19
      bit_width: 1
      description: USB Host Periodic Interrupt Enable When this bit is one, and the
        UPI bit in the n_USBSTS register is one, host controller will issue an interrupt
        at the next interrupt threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE0
      bit_offset: 24
      bit_width: 1
      description: 'General Purpose Timer #0 Interrupt Enable When this bit is one
        and the TI0 bit in n_USBSTS register is a one the controller will issue an
        interrupt'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIE1
      bit_offset: 25
      bit_width: 1
      description: 'General Purpose Timer #1 Interrupt Enable When this bit is one
        and the TI1 bit in n_USBSTS register is a one the controller will issue an
        interrupt'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRINDEX
    addr: 0x14c
    size_bits: 32
    description: USB Frame Index
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRINDEX
      bit_offset: 0
      bit_width: 14
      description: Frame Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRINDEX_0
        1: FRINDEX_1
        2: FRINDEX_2
        3: FRINDEX_3
        4: FRINDEX_4
        5: FRINDEX_5
        6: FRINDEX_6
        7: FRINDEX_7
  - !Register
    name: DEVICEADDR
    addr: 0x154
    size_bits: 32
    description: Device Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USBADRA
      bit_offset: 24
      bit_width: 1
      description: Device Address Advance
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBADR
      bit_offset: 25
      bit_width: 7
      description: Device Address. These bits correspond to the USB device address
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIODICLISTBASE
    addr: 0x154
    size_bits: 32
    description: Frame List Base Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BASEADR
      bit_offset: 12
      bit_width: 20
      description: Base Address (Low)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ASYNCLISTADDR
    addr: 0x158
    size_bits: 32
    description: Next Asynch. Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ASYBASE
      bit_offset: 5
      bit_width: 27
      description: Link Pointer Low (LPL)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTLISTADDR
    addr: 0x158
    size_bits: 32
    description: Endpoint List Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPBASE
      bit_offset: 11
      bit_width: 21
      description: Endpoint List Pointer(Low)
      read_allowed: true
      write_allowed: true
  - !Register
    name: BURSTSIZE
    addr: 0x160
    size_bits: 32
    description: Programmable Burst Size
    read_allowed: true
    write_allowed: true
    reset_value: 0x808
    fields:
    - !Field
      name: RXPBURST
      bit_offset: 0
      bit_width: 8
      description: Programmable RX Burst Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXPBURST
      bit_offset: 8
      bit_width: 9
      description: Programmable TX Burst Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXFILLTUNING
    addr: 0x164
    size_bits: 32
    description: TX FIFO Fill Tuning
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXSCHOH
      bit_offset: 0
      bit_width: 8
      description: Scheduler Overhead
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXSCHHEALTH
      bit_offset: 8
      bit_width: 5
      description: Scheduler Health Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFOTHRES
      bit_offset: 16
      bit_width: 6
      description: FIFO Burst Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTNAK
    addr: 0x178
    size_bits: 32
    description: Endpoint NAK
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPRN
      bit_offset: 0
      bit_width: 8
      description: RX Endpoint NAK - R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTN
      bit_offset: 16
      bit_width: 8
      description: TX Endpoint NAK - R/WC
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTNAKEN
    addr: 0x17c
    size_bits: 32
    description: Endpoint NAK Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EPRNE
      bit_offset: 0
      bit_width: 8
      description: RX Endpoint NAK Enable - R/W
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPTNE
      bit_offset: 16
      bit_width: 8
      description: TX Endpoint NAK Enable - R/W
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONFIGFLAG
    addr: 0x180
    size_bits: 32
    description: Configure Flag Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 1
      description: Configure Flag Host software sets this bit as the last action in
        its process of configuring the Host Controller
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CF_0
        1: CF_1
  - !Register
    name: PORTSC1
    addr: 0x184
    size_bits: 32
    description: Port Status & Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: CCS
      bit_offset: 0
      bit_width: 1
      description: Current Connect Status-Read Only
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSC
      bit_offset: 1
      bit_width: 1
      description: Connect Status Change-R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: PE
      bit_offset: 2
      bit_width: 1
      description: Port Enabled/Disabled-Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: PEC
      bit_offset: 3
      bit_width: 1
      description: Port Enable/Disable Change-R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: OCA
      bit_offset: 4
      bit_width: 1
      description: Over-current Active-Read Only
      read_allowed: true
      write_allowed: false
      enum_values:
        0: OCA_0
        1: OCA_1
    - !Field
      name: OCC
      bit_offset: 5
      bit_width: 1
      description: Over-current Change-R/WC
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPR
      bit_offset: 6
      bit_width: 1
      description: Force Port Resume -Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: SUSP
      bit_offset: 7
      bit_width: 1
      description: Suspend - Read/Write or Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: PR
      bit_offset: 8
      bit_width: 1
      description: Port Reset - Read/Write or Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSP
      bit_offset: 9
      bit_width: 1
      description: High-Speed Port - Read Only
      read_allowed: true
      write_allowed: false
    - !Field
      name: LS
      bit_offset: 10
      bit_width: 2
      description: Line Status-Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LS_0
        1: LS_1
        2: LS_2
        3: LS_3
    - !Field
      name: PP
      bit_offset: 12
      bit_width: 1
      description: Port Power (PP)-Read/Write or Read Only
      read_allowed: true
      write_allowed: true
    - !Field
      name: PO
      bit_offset: 13
      bit_width: 1
      description: Port Owner-Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIC
      bit_offset: 14
      bit_width: 2
      description: Port Indicator Control - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PIC_0
        1: PIC_1
        2: PIC_2
        3: PIC_3
    - !Field
      name: PTC
      bit_offset: 16
      bit_width: 4
      description: Port Test Control - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PTC_0
        1: PTC_1
        2: PTC_2
        3: PTC_3
        4: PTC_4
        5: PTC_5
        6: PTC_6
        7: PTC_7
    - !Field
      name: WKCN
      bit_offset: 20
      bit_width: 1
      description: Wake on Connect Enable (WKCNNT_E) - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: WKDC
      bit_offset: 21
      bit_width: 1
      description: Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: WKOC
      bit_offset: 22
      bit_width: 1
      description: Wake on Over-current Enable (WKOC_E) - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHCD
      bit_offset: 23
      bit_width: 1
      description: PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PHCD_0
        1: PHCD_1
    - !Field
      name: PFSC
      bit_offset: 24
      bit_width: 1
      description: Port Force Full Speed Connect - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PFSC_0
        1: PFSC_1
    - !Field
      name: PTS_2
      bit_offset: 25
      bit_width: 1
      description: See description at bits 31-30
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSPD
      bit_offset: 26
      bit_width: 2
      description: Port Speed - Read Only. This register field indicates the speed
        at which the port is operating.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PSPD_0
        1: PSPD_1
        2: PSPD_2
        3: PSPD_3
    - !Field
      name: PTW
      bit_offset: 28
      bit_width: 1
      description: Parallel Transceiver Width This bit has no effect if serial interface
        engine is used
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PTW_0
        1: PTW_1
    - !Field
      name: STS
      bit_offset: 29
      bit_width: 1
      description: Serial Transceiver Select 1 Serial Interface Engine is selected
        0 Parallel Interface signals is selected Serial Interface Engine can be used
        in combination with UTMI+/ULPI physical interface to provide FS/LS signaling
        instead of the parallel interface signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTS_1
      bit_offset: 30
      bit_width: 2
      description: All USB port interface modes are listed in this field description,
        but not all are supported
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTGSC
    addr: 0x1a4
    size_bits: 32
    description: On-The-Go Status & control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1120
    fields:
    - !Field
      name: VD
      bit_offset: 0
      bit_width: 1
      description: VBUS_Discharge - Read/Write. Setting this bit causes VBus to discharge
        through a resistor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VC
      bit_offset: 1
      bit_width: 1
      description: VBUS Charge - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: OT
      bit_offset: 3
      bit_width: 1
      description: OTG Termination - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP
      bit_offset: 4
      bit_width: 1
      description: Data Pulsing - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDPU
      bit_offset: 5
      bit_width: 1
      description: ID Pullup - Read/Write This bit provide control over the ID pull-up
        resistor; 0 = off, 1 = on [default]
      read_allowed: true
      write_allowed: true
    - !Field
      name: ID
      bit_offset: 8
      bit_width: 1
      description: USB ID - Read Only. 0 = A device, 1 = B device
      read_allowed: true
      write_allowed: false
    - !Field
      name: AVV
      bit_offset: 9
      bit_width: 1
      description: A VBus Valid - Read Only. Indicates VBus is above the A VBus valid
        threshold.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ASV
      bit_offset: 10
      bit_width: 1
      description: A Session Valid - Read Only. Indicates VBus is above the A session
        valid threshold.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSV
      bit_offset: 11
      bit_width: 1
      description: B Session Valid - Read Only. Indicates VBus is above the B session
        valid threshold.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSE
      bit_offset: 12
      bit_width: 1
      description: B Session End - Read Only. Indicates VBus is below the B session
        end threshold.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOG_1MS
      bit_offset: 13
      bit_width: 1
      description: 1 millisecond timer toggle - Read Only. This bit toggles once per
        millisecond.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DPS
      bit_offset: 14
      bit_width: 1
      description: Data Bus Pulsing Status - Read Only
      read_allowed: true
      write_allowed: false
    - !Field
      name: IDIS
      bit_offset: 16
      bit_width: 1
      description: USB ID Interrupt Status - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: AVVIS
      bit_offset: 17
      bit_width: 1
      description: A VBus Valid Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASVIS
      bit_offset: 18
      bit_width: 1
      description: A Session Valid Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSVIS
      bit_offset: 19
      bit_width: 1
      description: B Session Valid Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSEIS
      bit_offset: 20
      bit_width: 1
      description: B Session End Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_1MS
      bit_offset: 21
      bit_width: 1
      description: 1 millisecond timer Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPIS
      bit_offset: 22
      bit_width: 1
      description: Data Pulse Interrupt Status - Read/Write to Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDIE
      bit_offset: 24
      bit_width: 1
      description: USB ID Interrupt Enable - Read/Write. Setting this bit enables
        the USB ID interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AVVIE
      bit_offset: 25
      bit_width: 1
      description: A VBus Valid Interrupt Enable - Read/Write. Setting this bit enables
        the A VBus valid interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASVIE
      bit_offset: 26
      bit_width: 1
      description: A Session Valid Interrupt Enable - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSVIE
      bit_offset: 27
      bit_width: 1
      description: B Session Valid Interrupt Enable - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSEIE
      bit_offset: 28
      bit_width: 1
      description: B Session End Interrupt Enable - Read/Write. Setting this bit enables
        the B session end interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN_1MS
      bit_offset: 29
      bit_width: 1
      description: 1 millisecond timer Interrupt Enable - Read/Write
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPIE
      bit_offset: 30
      bit_width: 1
      description: Data Pulse Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: USBMODE
    addr: 0x1a8
    size_bits: 32
    description: USB Device Mode
    read_allowed: true
    write_allowed: true
    reset_value: 0x5000
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 2
      description: Controller Mode - R/WO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CM_0
        2: CM_2
        3: CM_3
    - !Field
      name: ES
      bit_offset: 2
      bit_width: 1
      description: Endian Select - Read/Write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ES_0
        1: ES_1
    - !Field
      name: SLOM
      bit_offset: 3
      bit_width: 1
      description: Setup Lockout Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SLOM_0
        1: SLOM_1
    - !Field
      name: SDIS
      bit_offset: 4
      bit_width: 1
      description: Stream Disable Mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTSETUPSTAT
    addr: 0x1ac
    size_bits: 32
    description: Endpoint Setup Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDPTSETUPSTAT
      bit_offset: 0
      bit_width: 16
      description: Setup Endpoint Status
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTPRIME
    addr: 0x1b0
    size_bits: 32
    description: Endpoint Prime
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERB
      bit_offset: 0
      bit_width: 8
      description: Prime Endpoint Receive Buffer - R/WS
      read_allowed: true
      write_allowed: true
    - !Field
      name: PETB
      bit_offset: 16
      bit_width: 8
      description: Prime Endpoint Transmit Buffer - R/WS
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTFLUSH
    addr: 0x1b4
    size_bits: 32
    description: Endpoint Flush
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FERB
      bit_offset: 0
      bit_width: 8
      description: Flush Endpoint Receive Buffer - R/WS
      read_allowed: true
      write_allowed: true
    - !Field
      name: FETB
      bit_offset: 16
      bit_width: 8
      description: Flush Endpoint Transmit Buffer - R/WS
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTSTAT
    addr: 0x1b8
    size_bits: 32
    description: Endpoint Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERBR
      bit_offset: 0
      bit_width: 8
      description: Endpoint Receive Buffer Ready -- Read Only
      read_allowed: true
      write_allowed: false
    - !Field
      name: ETBR
      bit_offset: 16
      bit_width: 8
      description: Endpoint Transmit Buffer Ready -- Read Only
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENDPTCOMPLETE
    addr: 0x1bc
    size_bits: 32
    description: Endpoint Complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERCE
      bit_offset: 0
      bit_width: 8
      description: Endpoint Receive Complete Event - RW/C
      read_allowed: true
      write_allowed: true
    - !Field
      name: ETCE
      bit_offset: 16
      bit_width: 8
      description: Endpoint Transmit Complete Event - R/WC
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL0
    addr: 0x1c0
    size_bits: 32
    description: Endpoint Control0
    read_allowed: true
    write_allowed: true
    reset_value: 0x800080
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control Endpoint0 is fixed as
        a Control End Point.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 1 Enabled Endpoint0 is always enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 End Point
        Stalled Software can write a one to this bit to force the endpoint to return
        a STALL handshake to the Host
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 - Control Endpoint0 is fixed as
        a Control End Point.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 1 Enabled Endpoint0 is always enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL1
    addr: 0x1c4
    size_bits: 32
    description: Endpoint Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL2
    addr: 0x1c8
    size_bits: 32
    description: Endpoint Control 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL3
    addr: 0x1cc
    size_bits: 32
    description: Endpoint Control 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL4
    addr: 0x1d0
    size_bits: 32
    description: Endpoint Control 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL5
    addr: 0x1d4
    size_bits: 32
    description: Endpoint Control 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL6
    addr: 0x1d8
    size_bits: 32
    description: Endpoint Control 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDPTCTRL7
    addr: 0x1dc
    size_bits: 32
    description: Endpoint Control 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXS
      bit_offset: 0
      bit_width: 1
      description: RX Endpoint Stall - Read/Write 0 End Point OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD
      bit_offset: 1
      bit_width: 1
      description: RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [Default] Should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXT
      bit_offset: 2
      bit_width: 2
      description: RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXI
      bit_offset: 5
      bit_width: 1
      description: RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit
        is only used for test and should always be written as zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXR
      bit_offset: 6
      bit_width: 1
      description: RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXE
      bit_offset: 7
      bit_width: 1
      description: RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXS
      bit_offset: 16
      bit_width: 1
      description: TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled
        This bit will be cleared automatically upon receipt of a SETUP request if
        this Endpoint is configured as a Control Endpoint and this bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD
      bit_offset: 17
      bit_width: 1
      description: TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA
        Engine [DEFAULT] Should always be written as 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXT
      bit_offset: 18
      bit_width: 2
      description: TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk
        11 Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXI
      bit_offset: 21
      bit_width: 1
      description: TX Data Toggle Inhibit 0 PID Sequencing Enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXR
      bit_offset: 22
      bit_width: 1
      description: TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever
        a configuration event is received for this Endpoint, software must write a
        one to this bit in order to synchronize the data PID's between the Host and
        device
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 23
      bit_width: 1
      description: TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should
        be enabled only after it has been configured
      read_allowed: true
      write_allowed: true
- !Module
  name: USBNC
  description: USB
  base_addr: 0x400e4000
  size: 0x81c
  registers:
  - !Register
    name: USB_OTG1_CTRL
    addr: 0x800
    size_bits: 32
    description: USB OTG1 Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30001000
    fields:
    - !Field
      name: OVER_CUR_DIS
      bit_offset: 7
      bit_width: 1
      description: Disable OTG1 Overcurrent Detection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OVER_CUR_DIS_0
        1: OVER_CUR_DIS_1
    - !Field
      name: OVER_CUR_POL
      bit_offset: 8
      bit_width: 1
      description: OTG1 Polarity of Overcurrent The polarity of OTG1 port overcurrent
        event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OVER_CUR_POL_0
        1: OVER_CUR_POL_1
    - !Field
      name: PWR_POL
      bit_offset: 9
      bit_width: 1
      description: OTG1 Power Polarity This bit should be set according to PMIC Power
        Pin polarity.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWR_POL_0
        1: PWR_POL_1
    - !Field
      name: WIE
      bit_offset: 10
      bit_width: 1
      description: OTG1 Wake-up Interrupt Enable This bit enables or disables the
        OTG1 wake-up interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIE_0
        1: WIE_1
    - !Field
      name: WKUP_SW_EN
      bit_offset: 14
      bit_width: 1
      description: OTG1 Software Wake-up Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WKUP_SW_EN_0
        1: WKUP_SW_EN_1
    - !Field
      name: WKUP_SW
      bit_offset: 15
      bit_width: 1
      description: OTG1 Software Wake-up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WKUP_SW_0
        1: WKUP_SW_1
    - !Field
      name: WKUP_ID_EN
      bit_offset: 16
      bit_width: 1
      description: OTG1 Wake-up on ID change enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WKUP_ID_EN_0
        1: WKUP_ID_EN_1
    - !Field
      name: WKUP_VBUS_EN
      bit_offset: 17
      bit_width: 1
      description: OTG1 wake-up on VBUS change enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WKUP_VBUS_EN_0
        1: WKUP_VBUS_EN_1
    - !Field
      name: WKUP_DPDM_EN
      bit_offset: 29
      bit_width: 1
      description: Wake-up on DPDM change enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WKUP_DPDM_EN_0
        1: WKUP_DPDM_EN_1
    - !Field
      name: WIR
      bit_offset: 31
      bit_width: 1
      description: OTG1 Wake-up Interrupt Request This bit indicates that a wake-up
        interrupt request is received on the OTG1 port
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WIR_0
        1: WIR_1
  - !Register
    name: USB_OTG1_PHY_CTRL_0
    addr: 0x818
    size_bits: 32
    description: OTG1 UTMI PHY Control 0 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UTMI_CLK_VLD
      bit_offset: 31
      bit_width: 1
      description: Indicating whether OTG1 UTMI PHY clock is valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UTMI_CLK_VLD_0
        1: UTMI_CLK_VLD_1
- !Module
  name: DMA0
  description: DMA
  base_addr: 0x400e8000
  size: 0x1200
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDBG
      bit_offset: 1
      bit_width: 1
      description: Enable Debug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDBG_0
        1: EDBG_1
    - !Field
      name: ERCA
      bit_offset: 2
      bit_width: 1
      description: Enable Round Robin Channel Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERCA_0
        1: ERCA_1
    - !Field
      name: HOE
      bit_offset: 4
      bit_width: 1
      description: Halt On Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HOE_0
        1: HOE_1
    - !Field
      name: HALT
      bit_offset: 5
      bit_width: 1
      description: Halt DMA Operations
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALT_0
        1: HALT_1
    - !Field
      name: CLM
      bit_offset: 6
      bit_width: 1
      description: Continuous Link Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLM_0
        1: CLM_1
    - !Field
      name: EMLM
      bit_offset: 7
      bit_width: 1
      description: Enable Minor Loop Mapping
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EMLM_0
        1: EMLM_1
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Error Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECX_0
        1: ECX_1
    - !Field
      name: CX
      bit_offset: 17
      bit_width: 1
      description: Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX_0
        1: CX_1
    - !Field
      name: ACTIVE
      bit_offset: 31
      bit_width: 1
      description: DMA Active Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ACTIVE_0
        1: ACTIVE_1
  - !Register
    name: ES
    addr: 0x4
    size_bits: 32
    description: Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DBE
      bit_offset: 0
      bit_width: 1
      description: Destination Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DBE_0
        1: DBE_1
    - !Field
      name: SBE
      bit_offset: 1
      bit_width: 1
      description: Source Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SBE_0
        1: SBE_1
    - !Field
      name: SGE
      bit_offset: 2
      bit_width: 1
      description: Scatter/Gather Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SGE_0
        1: SGE_1
    - !Field
      name: NCE
      bit_offset: 3
      bit_width: 1
      description: NBYTES/CITER Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NCE_0
        1: NCE_1
    - !Field
      name: DOE
      bit_offset: 4
      bit_width: 1
      description: Destination Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DOE_0
        1: DOE_1
    - !Field
      name: DAE
      bit_offset: 5
      bit_width: 1
      description: Destination Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DAE_0
        1: DAE_1
    - !Field
      name: SOE
      bit_offset: 6
      bit_width: 1
      description: Source Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOE_0
        1: SOE_1
    - !Field
      name: SAE
      bit_offset: 7
      bit_width: 1
      description: Source Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SAE_0
        1: SAE_1
    - !Field
      name: ERRCHN
      bit_offset: 8
      bit_width: 4
      description: Error Channel Number or Canceled Channel Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: CPE
      bit_offset: 14
      bit_width: 1
      description: Channel Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CPE_0
        1: CPE_1
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Transfer Canceled
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ECX_0
        1: ECX_1
    - !Field
      name: VLD
      bit_offset: 31
      bit_width: 1
      description: VLD
      read_allowed: true
      write_allowed: false
      enum_values:
        0: VLD_0
        1: VLD_1
  - !Register
    name: ERQ
    addr: 0xc
    size_bits: 32
    description: Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERQ0
      bit_offset: 0
      bit_width: 1
      description: Enable DMA Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ0_0
        1: ERQ0_1
    - !Field
      name: ERQ1
      bit_offset: 1
      bit_width: 1
      description: Enable DMA Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ1_0
        1: ERQ1_1
    - !Field
      name: ERQ2
      bit_offset: 2
      bit_width: 1
      description: Enable DMA Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ2_0
        1: ERQ2_1
    - !Field
      name: ERQ3
      bit_offset: 3
      bit_width: 1
      description: Enable DMA Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ3_0
        1: ERQ3_1
    - !Field
      name: ERQ4
      bit_offset: 4
      bit_width: 1
      description: Enable DMA Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ4_0
        1: ERQ4_1
    - !Field
      name: ERQ5
      bit_offset: 5
      bit_width: 1
      description: Enable DMA Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ5_0
        1: ERQ5_1
    - !Field
      name: ERQ6
      bit_offset: 6
      bit_width: 1
      description: Enable DMA Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ6_0
        1: ERQ6_1
    - !Field
      name: ERQ7
      bit_offset: 7
      bit_width: 1
      description: Enable DMA Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ7_0
        1: ERQ7_1
    - !Field
      name: ERQ8
      bit_offset: 8
      bit_width: 1
      description: Enable DMA Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ8_0
        1: ERQ8_1
    - !Field
      name: ERQ9
      bit_offset: 9
      bit_width: 1
      description: Enable DMA Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ9_0
        1: ERQ9_1
    - !Field
      name: ERQ10
      bit_offset: 10
      bit_width: 1
      description: Enable DMA Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ10_0
        1: ERQ10_1
    - !Field
      name: ERQ11
      bit_offset: 11
      bit_width: 1
      description: Enable DMA Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ11_0
        1: ERQ11_1
    - !Field
      name: ERQ12
      bit_offset: 12
      bit_width: 1
      description: Enable DMA Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ12_0
        1: ERQ12_1
    - !Field
      name: ERQ13
      bit_offset: 13
      bit_width: 1
      description: Enable DMA Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ13_0
        1: ERQ13_1
    - !Field
      name: ERQ14
      bit_offset: 14
      bit_width: 1
      description: Enable DMA Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ14_0
        1: ERQ14_1
    - !Field
      name: ERQ15
      bit_offset: 15
      bit_width: 1
      description: Enable DMA Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERQ15_0
        1: ERQ15_1
  - !Register
    name: EEI
    addr: 0x14
    size_bits: 32
    description: Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EEI0
      bit_offset: 0
      bit_width: 1
      description: Enable Error Interrupt 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI0_0
        1: EEI0_1
    - !Field
      name: EEI1
      bit_offset: 1
      bit_width: 1
      description: Enable Error Interrupt 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI1_0
        1: EEI1_1
    - !Field
      name: EEI2
      bit_offset: 2
      bit_width: 1
      description: Enable Error Interrupt 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI2_0
        1: EEI2_1
    - !Field
      name: EEI3
      bit_offset: 3
      bit_width: 1
      description: Enable Error Interrupt 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI3_0
        1: EEI3_1
    - !Field
      name: EEI4
      bit_offset: 4
      bit_width: 1
      description: Enable Error Interrupt 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI4_0
        1: EEI4_1
    - !Field
      name: EEI5
      bit_offset: 5
      bit_width: 1
      description: Enable Error Interrupt 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI5_0
        1: EEI5_1
    - !Field
      name: EEI6
      bit_offset: 6
      bit_width: 1
      description: Enable Error Interrupt 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI6_0
        1: EEI6_1
    - !Field
      name: EEI7
      bit_offset: 7
      bit_width: 1
      description: Enable Error Interrupt 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI7_0
        1: EEI7_1
    - !Field
      name: EEI8
      bit_offset: 8
      bit_width: 1
      description: Enable Error Interrupt 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI8_0
        1: EEI8_1
    - !Field
      name: EEI9
      bit_offset: 9
      bit_width: 1
      description: Enable Error Interrupt 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI9_0
        1: EEI9_1
    - !Field
      name: EEI10
      bit_offset: 10
      bit_width: 1
      description: Enable Error Interrupt 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI10_0
        1: EEI10_1
    - !Field
      name: EEI11
      bit_offset: 11
      bit_width: 1
      description: Enable Error Interrupt 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI11_0
        1: EEI11_1
    - !Field
      name: EEI12
      bit_offset: 12
      bit_width: 1
      description: Enable Error Interrupt 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI12_0
        1: EEI12_1
    - !Field
      name: EEI13
      bit_offset: 13
      bit_width: 1
      description: Enable Error Interrupt 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI13_0
        1: EEI13_1
    - !Field
      name: EEI14
      bit_offset: 14
      bit_width: 1
      description: Enable Error Interrupt 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI14_0
        1: EEI14_1
    - !Field
      name: EEI15
      bit_offset: 15
      bit_width: 1
      description: Enable Error Interrupt 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EEI15_0
        1: EEI15_1
  - !Register
    name: CEEI
    addr: 0x18
    size_bits: 8
    description: Clear Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEEI
      bit_offset: 0
      bit_width: 4
      description: Clear Enable Error Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAEE
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Error Interrupts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAEE_0
        1: CAEE_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: SEEI
    addr: 0x19
    size_bits: 8
    description: Set Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEEI
      bit_offset: 0
      bit_width: 4
      description: Set Enable Error Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAEE
      bit_offset: 6
      bit_width: 1
      description: Sets All Enable Error Interrupts
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAEE_0
        1: SAEE_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: CERQ
    addr: 0x1a
    size_bits: 8
    description: Clear Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CERQ
      bit_offset: 0
      bit_width: 4
      description: Clear Enable Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAER
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAER_0
        1: CAER_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: SERQ
    addr: 0x1b
    size_bits: 8
    description: Set Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SERQ
      bit_offset: 0
      bit_width: 4
      description: Set Enable Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAER
      bit_offset: 6
      bit_width: 1
      description: Set All Enable Requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAER_0
        1: SAER_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: CDNE
    addr: 0x1c
    size_bits: 8
    description: Clear DONE Status Bit Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CDNE
      bit_offset: 0
      bit_width: 4
      description: Clear DONE Bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: CADN
      bit_offset: 6
      bit_width: 1
      description: Clears All DONE Bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CADN_0
        1: CADN_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: SSRT
    addr: 0x1d
    size_bits: 8
    description: Set START Bit Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSRT
      bit_offset: 0
      bit_width: 4
      description: Set START Bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAST
      bit_offset: 6
      bit_width: 1
      description: Set All START Bits (activates all channels)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAST_0
        1: SAST_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: CERR
    addr: 0x1e
    size_bits: 8
    description: Clear Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CERR
      bit_offset: 0
      bit_width: 4
      description: Clear Error Indicator
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAEI
      bit_offset: 6
      bit_width: 1
      description: Clear All Error Indicators
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAEI_0
        1: CAEI_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: CINT
    addr: 0x1f
    size_bits: 8
    description: Clear Interrupt Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CINT
      bit_offset: 0
      bit_width: 4
      description: Clear Interrupt Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAIR
      bit_offset: 6
      bit_width: 1
      description: Clear All Interrupt Requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAIR_0
        1: CAIR_1
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOP_0
        1: NOP_1
  - !Register
    name: INT
    addr: 0x24
    size_bits: 32
    description: Interrupt Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT0
      bit_offset: 0
      bit_width: 1
      description: Interrupt Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT0_0
        1: INT0_1
    - !Field
      name: INT1
      bit_offset: 1
      bit_width: 1
      description: Interrupt Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT1_0
        1: INT1_1
    - !Field
      name: INT2
      bit_offset: 2
      bit_width: 1
      description: Interrupt Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT2_0
        1: INT2_1
    - !Field
      name: INT3
      bit_offset: 3
      bit_width: 1
      description: Interrupt Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT3_0
        1: INT3_1
    - !Field
      name: INT4
      bit_offset: 4
      bit_width: 1
      description: Interrupt Request 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT4_0
        1: INT4_1
    - !Field
      name: INT5
      bit_offset: 5
      bit_width: 1
      description: Interrupt Request 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT5_0
        1: INT5_1
    - !Field
      name: INT6
      bit_offset: 6
      bit_width: 1
      description: Interrupt Request 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT6_0
        1: INT6_1
    - !Field
      name: INT7
      bit_offset: 7
      bit_width: 1
      description: Interrupt Request 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT7_0
        1: INT7_1
    - !Field
      name: INT8
      bit_offset: 8
      bit_width: 1
      description: Interrupt Request 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT8_0
        1: INT8_1
    - !Field
      name: INT9
      bit_offset: 9
      bit_width: 1
      description: Interrupt Request 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT9_0
        1: INT9_1
    - !Field
      name: INT10
      bit_offset: 10
      bit_width: 1
      description: Interrupt Request 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT10_0
        1: INT10_1
    - !Field
      name: INT11
      bit_offset: 11
      bit_width: 1
      description: Interrupt Request 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT11_0
        1: INT11_1
    - !Field
      name: INT12
      bit_offset: 12
      bit_width: 1
      description: Interrupt Request 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT12_0
        1: INT12_1
    - !Field
      name: INT13
      bit_offset: 13
      bit_width: 1
      description: Interrupt Request 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT13_0
        1: INT13_1
    - !Field
      name: INT14
      bit_offset: 14
      bit_width: 1
      description: Interrupt Request 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT14_0
        1: INT14_1
    - !Field
      name: INT15
      bit_offset: 15
      bit_width: 1
      description: Interrupt Request 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT15_0
        1: INT15_1
  - !Register
    name: ERR
    addr: 0x2c
    size_bits: 32
    description: Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR0
      bit_offset: 0
      bit_width: 1
      description: Error In Channel 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR0_0
        1: ERR0_1
    - !Field
      name: ERR1
      bit_offset: 1
      bit_width: 1
      description: Error In Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR1_0
        1: ERR1_1
    - !Field
      name: ERR2
      bit_offset: 2
      bit_width: 1
      description: Error In Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR2_0
        1: ERR2_1
    - !Field
      name: ERR3
      bit_offset: 3
      bit_width: 1
      description: Error In Channel 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR3_0
        1: ERR3_1
    - !Field
      name: ERR4
      bit_offset: 4
      bit_width: 1
      description: Error In Channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR4_0
        1: ERR4_1
    - !Field
      name: ERR5
      bit_offset: 5
      bit_width: 1
      description: Error In Channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR5_0
        1: ERR5_1
    - !Field
      name: ERR6
      bit_offset: 6
      bit_width: 1
      description: Error In Channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR6_0
        1: ERR6_1
    - !Field
      name: ERR7
      bit_offset: 7
      bit_width: 1
      description: Error In Channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR7_0
        1: ERR7_1
    - !Field
      name: ERR8
      bit_offset: 8
      bit_width: 1
      description: Error In Channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR8_0
        1: ERR8_1
    - !Field
      name: ERR9
      bit_offset: 9
      bit_width: 1
      description: Error In Channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR9_0
        1: ERR9_1
    - !Field
      name: ERR10
      bit_offset: 10
      bit_width: 1
      description: Error In Channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR10_0
        1: ERR10_1
    - !Field
      name: ERR11
      bit_offset: 11
      bit_width: 1
      description: Error In Channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR11_0
        1: ERR11_1
    - !Field
      name: ERR12
      bit_offset: 12
      bit_width: 1
      description: Error In Channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR12_0
        1: ERR12_1
    - !Field
      name: ERR13
      bit_offset: 13
      bit_width: 1
      description: Error In Channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR13_0
        1: ERR13_1
    - !Field
      name: ERR14
      bit_offset: 14
      bit_width: 1
      description: Error In Channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR14_0
        1: ERR14_1
    - !Field
      name: ERR15
      bit_offset: 15
      bit_width: 1
      description: Error In Channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ERR15_0
        1: ERR15_1
  - !Register
    name: HRS
    addr: 0x34
    size_bits: 32
    description: Hardware Request Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HRS0
      bit_offset: 0
      bit_width: 1
      description: Hardware Request Status Channel 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS0_0
        1: HRS0_1
    - !Field
      name: HRS1
      bit_offset: 1
      bit_width: 1
      description: Hardware Request Status Channel 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS1_0
        1: HRS1_1
    - !Field
      name: HRS2
      bit_offset: 2
      bit_width: 1
      description: Hardware Request Status Channel 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS2_0
        1: HRS2_1
    - !Field
      name: HRS3
      bit_offset: 3
      bit_width: 1
      description: Hardware Request Status Channel 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS3_0
        1: HRS3_1
    - !Field
      name: HRS4
      bit_offset: 4
      bit_width: 1
      description: Hardware Request Status Channel 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS4_0
        1: HRS4_1
    - !Field
      name: HRS5
      bit_offset: 5
      bit_width: 1
      description: Hardware Request Status Channel 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS5_0
        1: HRS5_1
    - !Field
      name: HRS6
      bit_offset: 6
      bit_width: 1
      description: Hardware Request Status Channel 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS6_0
        1: HRS6_1
    - !Field
      name: HRS7
      bit_offset: 7
      bit_width: 1
      description: Hardware Request Status Channel 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS7_0
        1: HRS7_1
    - !Field
      name: HRS8
      bit_offset: 8
      bit_width: 1
      description: Hardware Request Status Channel 8
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS8_0
        1: HRS8_1
    - !Field
      name: HRS9
      bit_offset: 9
      bit_width: 1
      description: Hardware Request Status Channel 9
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS9_0
        1: HRS9_1
    - !Field
      name: HRS10
      bit_offset: 10
      bit_width: 1
      description: Hardware Request Status Channel 10
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS10_0
        1: HRS10_1
    - !Field
      name: HRS11
      bit_offset: 11
      bit_width: 1
      description: Hardware Request Status Channel 11
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS11_0
        1: HRS11_1
    - !Field
      name: HRS12
      bit_offset: 12
      bit_width: 1
      description: Hardware Request Status Channel 12
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS12_0
        1: HRS12_1
    - !Field
      name: HRS13
      bit_offset: 13
      bit_width: 1
      description: Hardware Request Status Channel 13
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS13_0
        1: HRS13_1
    - !Field
      name: HRS14
      bit_offset: 14
      bit_width: 1
      description: Hardware Request Status Channel 14
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS14_0
        1: HRS14_1
    - !Field
      name: HRS15
      bit_offset: 15
      bit_width: 1
      description: Hardware Request Status Channel 15
      read_allowed: true
      write_allowed: false
      enum_values:
        0: HRS15_0
        1: HRS15_1
  - !Register
    name: EARS
    addr: 0x44
    size_bits: 32
    description: Enable Asynchronous Request in Stop Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDREQ_0
      bit_offset: 0
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_0_0
        1: EDREQ_0_1
    - !Field
      name: EDREQ_1
      bit_offset: 1
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_1_0
        1: EDREQ_1_1
    - !Field
      name: EDREQ_2
      bit_offset: 2
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_2_0
        1: EDREQ_2_1
    - !Field
      name: EDREQ_3
      bit_offset: 3
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 3.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_3_0
        1: EDREQ_3_1
    - !Field
      name: EDREQ_4
      bit_offset: 4
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_4_0
        1: EDREQ_4_1
    - !Field
      name: EDREQ_5
      bit_offset: 5
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_5_0
        1: EDREQ_5_1
    - !Field
      name: EDREQ_6
      bit_offset: 6
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_6_0
        1: EDREQ_6_1
    - !Field
      name: EDREQ_7
      bit_offset: 7
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_7_0
        1: EDREQ_7_1
    - !Field
      name: EDREQ_8
      bit_offset: 8
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_8_0
        1: EDREQ_8_1
    - !Field
      name: EDREQ_9
      bit_offset: 9
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_9_0
        1: EDREQ_9_1
    - !Field
      name: EDREQ_10
      bit_offset: 10
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_10_0
        1: EDREQ_10_1
    - !Field
      name: EDREQ_11
      bit_offset: 11
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_11_0
        1: EDREQ_11_1
    - !Field
      name: EDREQ_12
      bit_offset: 12
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_12_0
        1: EDREQ_12_1
    - !Field
      name: EDREQ_13
      bit_offset: 13
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_13_0
        1: EDREQ_13_1
    - !Field
      name: EDREQ_14
      bit_offset: 14
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_14_0
        1: EDREQ_14_1
    - !Field
      name: EDREQ_15
      bit_offset: 15
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDREQ_15_0
        1: EDREQ_15_1
  - !Register
    name: DCHPRI3
    addr: 0x100
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI2
    addr: 0x101
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI1
    addr: 0x102
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI0
    addr: 0x103
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI7
    addr: 0x104
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI6
    addr: 0x105
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI5
    addr: 0x106
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI4
    addr: 0x107
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI11
    addr: 0x108
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI10
    addr: 0x109
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI9
    addr: 0x10a
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI8
    addr: 0x10b
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI15
    addr: 0x10c
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI14
    addr: 0x10d
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xe
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI13
    addr: 0x10e
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: DCHPRI12
    addr: 0x10f
    size_bits: 8
    description: Channel Priority Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 4
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DPA_0
        1: DPA_1
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption. This field resets to 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECP_0
        1: ECP_1
  - !Register
    name: TCD0_SADDR
    addr: 0x1000
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SOFF
    addr: 0x1004
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_ATTR
    addr: 0x1006
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD0_NBYTES_MLNO
    addr: 0x1008
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_NBYTES_MLOFFNO
    addr: 0x1008
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD0_NBYTES_MLOFFYES
    addr: 0x1008
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD0_SLAST
    addr: 0x100c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DADDR
    addr: 0x1010
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DOFF
    addr: 0x1014
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CITER_ELINKNO
    addr: 0x1016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD0_CITER_ELINKYES
    addr: 0x1016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD0_DLASTSGA
    addr: 0x1018
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CSR
    addr: 0x101c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD0_BITER_ELINKNO
    addr: 0x101e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD0_BITER_ELINKYES
    addr: 0x101e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD1_SADDR
    addr: 0x1020
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SOFF
    addr: 0x1024
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_ATTR
    addr: 0x1026
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD1_NBYTES_MLNO
    addr: 0x1028
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_NBYTES_MLOFFNO
    addr: 0x1028
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD1_NBYTES_MLOFFYES
    addr: 0x1028
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD1_SLAST
    addr: 0x102c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DADDR
    addr: 0x1030
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DOFF
    addr: 0x1034
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_CITER_ELINKNO
    addr: 0x1036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD1_CITER_ELINKYES
    addr: 0x1036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD1_DLASTSGA
    addr: 0x1038
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_CSR
    addr: 0x103c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD1_BITER_ELINKNO
    addr: 0x103e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD1_BITER_ELINKYES
    addr: 0x103e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD2_SADDR
    addr: 0x1040
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SOFF
    addr: 0x1044
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_ATTR
    addr: 0x1046
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD2_NBYTES_MLNO
    addr: 0x1048
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_NBYTES_MLOFFNO
    addr: 0x1048
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD2_NBYTES_MLOFFYES
    addr: 0x1048
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD2_SLAST
    addr: 0x104c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DADDR
    addr: 0x1050
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DOFF
    addr: 0x1054
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_CITER_ELINKNO
    addr: 0x1056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD2_CITER_ELINKYES
    addr: 0x1056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD2_DLASTSGA
    addr: 0x1058
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_CSR
    addr: 0x105c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD2_BITER_ELINKNO
    addr: 0x105e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD2_BITER_ELINKYES
    addr: 0x105e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD3_SADDR
    addr: 0x1060
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SOFF
    addr: 0x1064
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_ATTR
    addr: 0x1066
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD3_NBYTES_MLNO
    addr: 0x1068
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_NBYTES_MLOFFNO
    addr: 0x1068
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD3_NBYTES_MLOFFYES
    addr: 0x1068
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD3_SLAST
    addr: 0x106c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DADDR
    addr: 0x1070
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DOFF
    addr: 0x1074
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_CITER_ELINKNO
    addr: 0x1076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD3_CITER_ELINKYES
    addr: 0x1076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD3_DLASTSGA
    addr: 0x1078
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_CSR
    addr: 0x107c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD3_BITER_ELINKNO
    addr: 0x107e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD3_BITER_ELINKYES
    addr: 0x107e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD4_SADDR
    addr: 0x1080
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_SOFF
    addr: 0x1084
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_ATTR
    addr: 0x1086
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD4_NBYTES_MLNO
    addr: 0x1088
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_NBYTES_MLOFFNO
    addr: 0x1088
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD4_NBYTES_MLOFFYES
    addr: 0x1088
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD4_SLAST
    addr: 0x108c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DADDR
    addr: 0x1090
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_DOFF
    addr: 0x1094
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_CITER_ELINKNO
    addr: 0x1096
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD4_CITER_ELINKYES
    addr: 0x1096
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD4_DLASTSGA
    addr: 0x1098
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD4_CSR
    addr: 0x109c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD4_BITER_ELINKNO
    addr: 0x109e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD4_BITER_ELINKYES
    addr: 0x109e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD5_SADDR
    addr: 0x10a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_SOFF
    addr: 0x10a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_ATTR
    addr: 0x10a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD5_NBYTES_MLNO
    addr: 0x10a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_NBYTES_MLOFFNO
    addr: 0x10a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD5_NBYTES_MLOFFYES
    addr: 0x10a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD5_SLAST
    addr: 0x10ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DADDR
    addr: 0x10b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_DOFF
    addr: 0x10b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_CITER_ELINKNO
    addr: 0x10b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD5_CITER_ELINKYES
    addr: 0x10b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD5_DLASTSGA
    addr: 0x10b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD5_CSR
    addr: 0x10bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD5_BITER_ELINKNO
    addr: 0x10be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD5_BITER_ELINKYES
    addr: 0x10be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD6_SADDR
    addr: 0x10c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_SOFF
    addr: 0x10c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_ATTR
    addr: 0x10c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD6_NBYTES_MLNO
    addr: 0x10c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_NBYTES_MLOFFNO
    addr: 0x10c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD6_NBYTES_MLOFFYES
    addr: 0x10c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD6_SLAST
    addr: 0x10cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DADDR
    addr: 0x10d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_DOFF
    addr: 0x10d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_CITER_ELINKNO
    addr: 0x10d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD6_CITER_ELINKYES
    addr: 0x10d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD6_DLASTSGA
    addr: 0x10d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD6_CSR
    addr: 0x10dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD6_BITER_ELINKNO
    addr: 0x10de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD6_BITER_ELINKYES
    addr: 0x10de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD7_SADDR
    addr: 0x10e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_SOFF
    addr: 0x10e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_ATTR
    addr: 0x10e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD7_NBYTES_MLNO
    addr: 0x10e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_NBYTES_MLOFFNO
    addr: 0x10e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD7_NBYTES_MLOFFYES
    addr: 0x10e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD7_SLAST
    addr: 0x10ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DADDR
    addr: 0x10f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_DOFF
    addr: 0x10f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_CITER_ELINKNO
    addr: 0x10f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD7_CITER_ELINKYES
    addr: 0x10f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD7_DLASTSGA
    addr: 0x10f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD7_CSR
    addr: 0x10fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD7_BITER_ELINKNO
    addr: 0x10fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD7_BITER_ELINKYES
    addr: 0x10fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD8_SADDR
    addr: 0x1100
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_SOFF
    addr: 0x1104
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_ATTR
    addr: 0x1106
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD8_NBYTES_MLNO
    addr: 0x1108
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_NBYTES_MLOFFNO
    addr: 0x1108
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD8_NBYTES_MLOFFYES
    addr: 0x1108
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD8_SLAST
    addr: 0x110c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DADDR
    addr: 0x1110
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_DOFF
    addr: 0x1114
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_CITER_ELINKNO
    addr: 0x1116
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD8_CITER_ELINKYES
    addr: 0x1116
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD8_DLASTSGA
    addr: 0x1118
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD8_CSR
    addr: 0x111c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD8_BITER_ELINKNO
    addr: 0x111e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD8_BITER_ELINKYES
    addr: 0x111e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD9_SADDR
    addr: 0x1120
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_SOFF
    addr: 0x1124
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_ATTR
    addr: 0x1126
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD9_NBYTES_MLNO
    addr: 0x1128
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_NBYTES_MLOFFNO
    addr: 0x1128
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD9_NBYTES_MLOFFYES
    addr: 0x1128
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD9_SLAST
    addr: 0x112c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DADDR
    addr: 0x1130
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_DOFF
    addr: 0x1134
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_CITER_ELINKNO
    addr: 0x1136
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD9_CITER_ELINKYES
    addr: 0x1136
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD9_DLASTSGA
    addr: 0x1138
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD9_CSR
    addr: 0x113c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD9_BITER_ELINKNO
    addr: 0x113e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD9_BITER_ELINKYES
    addr: 0x113e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD10_SADDR
    addr: 0x1140
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_SOFF
    addr: 0x1144
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_ATTR
    addr: 0x1146
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD10_NBYTES_MLNO
    addr: 0x1148
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_NBYTES_MLOFFNO
    addr: 0x1148
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD10_NBYTES_MLOFFYES
    addr: 0x1148
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD10_SLAST
    addr: 0x114c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DADDR
    addr: 0x1150
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_DOFF
    addr: 0x1154
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_CITER_ELINKNO
    addr: 0x1156
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD10_CITER_ELINKYES
    addr: 0x1156
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD10_DLASTSGA
    addr: 0x1158
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD10_CSR
    addr: 0x115c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD10_BITER_ELINKNO
    addr: 0x115e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD10_BITER_ELINKYES
    addr: 0x115e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD11_SADDR
    addr: 0x1160
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_SOFF
    addr: 0x1164
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_ATTR
    addr: 0x1166
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD11_NBYTES_MLNO
    addr: 0x1168
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_NBYTES_MLOFFNO
    addr: 0x1168
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD11_NBYTES_MLOFFYES
    addr: 0x1168
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD11_SLAST
    addr: 0x116c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DADDR
    addr: 0x1170
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_DOFF
    addr: 0x1174
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_CITER_ELINKNO
    addr: 0x1176
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD11_CITER_ELINKYES
    addr: 0x1176
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD11_DLASTSGA
    addr: 0x1178
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD11_CSR
    addr: 0x117c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD11_BITER_ELINKNO
    addr: 0x117e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD11_BITER_ELINKYES
    addr: 0x117e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD12_SADDR
    addr: 0x1180
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_SOFF
    addr: 0x1184
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_ATTR
    addr: 0x1186
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD12_NBYTES_MLNO
    addr: 0x1188
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_NBYTES_MLOFFNO
    addr: 0x1188
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD12_NBYTES_MLOFFYES
    addr: 0x1188
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD12_SLAST
    addr: 0x118c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DADDR
    addr: 0x1190
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_DOFF
    addr: 0x1194
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_CITER_ELINKNO
    addr: 0x1196
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD12_CITER_ELINKYES
    addr: 0x1196
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD12_DLASTSGA
    addr: 0x1198
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD12_CSR
    addr: 0x119c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD12_BITER_ELINKNO
    addr: 0x119e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD12_BITER_ELINKYES
    addr: 0x119e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD13_SADDR
    addr: 0x11a0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_SOFF
    addr: 0x11a4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_ATTR
    addr: 0x11a6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD13_NBYTES_MLNO
    addr: 0x11a8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_NBYTES_MLOFFNO
    addr: 0x11a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD13_NBYTES_MLOFFYES
    addr: 0x11a8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD13_SLAST
    addr: 0x11ac
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DADDR
    addr: 0x11b0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_DOFF
    addr: 0x11b4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_CITER_ELINKNO
    addr: 0x11b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD13_CITER_ELINKYES
    addr: 0x11b6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD13_DLASTSGA
    addr: 0x11b8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD13_CSR
    addr: 0x11bc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD13_BITER_ELINKNO
    addr: 0x11be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD13_BITER_ELINKYES
    addr: 0x11be
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD14_SADDR
    addr: 0x11c0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_SOFF
    addr: 0x11c4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_ATTR
    addr: 0x11c6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD14_NBYTES_MLNO
    addr: 0x11c8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_NBYTES_MLOFFNO
    addr: 0x11c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD14_NBYTES_MLOFFYES
    addr: 0x11c8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD14_SLAST
    addr: 0x11cc
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DADDR
    addr: 0x11d0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_DOFF
    addr: 0x11d4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_CITER_ELINKNO
    addr: 0x11d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD14_CITER_ELINKYES
    addr: 0x11d6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD14_DLASTSGA
    addr: 0x11d8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD14_CSR
    addr: 0x11dc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD14_BITER_ELINKNO
    addr: 0x11de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD14_BITER_ELINKYES
    addr: 0x11de
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD15_SADDR
    addr: 0x11e0
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_SOFF
    addr: 0x11e4
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_ATTR
    addr: 0x11e6
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSIZE_0
        1: SSIZE_1
        2: SSIZE_2
        3: SSIZE_3
        5: SSIZE_5
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        3: SMOD_3
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
        8: SMOD_8
        9: SMOD_9
  - !Register
    name: TCD15_NBYTES_MLNO
    addr: 0x11e8
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_NBYTES_MLOFFNO
    addr: 0x11e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 30
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD15_NBYTES_MLOFFYES
    addr: 0x11e8
    size_bits: 32
    description: TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 10
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: MLOFF
      bit_offset: 10
      bit_width: 20
      description: If SMLOE or DMLOE is set, this field represents a sign-extended
        offset applied to the source or destination address to form the next-state
        value after the minor loop completes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMLOE
      bit_offset: 30
      bit_width: 1
      description: Destination Minor Loop Offset enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMLOE_0
        1: DMLOE_1
    - !Field
      name: SMLOE
      bit_offset: 31
      bit_width: 1
      description: Source Minor Loop Offset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMLOE_0
        1: SMLOE_1
  - !Register
    name: TCD15_SLAST
    addr: 0x11ec
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DADDR
    addr: 0x11f0
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_DOFF
    addr: 0x11f4
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_CITER_ELINKNO
    addr: 0x11f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD15_CITER_ELINKYES
    addr: 0x11f6
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 9
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Minor Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD15_DLASTSGA
    addr: 0x11f8
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: DLASTSGA
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD15_CSR
    addr: 0x11fc
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: START_0
        1: START_1
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTMAJOR_0
        1: INTMAJOR_1
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INTHALF_0
        1: INTHALF_1
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DREQ_0
        1: DREQ_1
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ESG_0
        1: ESG_1
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAJORELINK_0
        1: MAJORELINK_1
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 4
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BWC_0
        2: BWC_2
        3: BWC_3
  - !Register
    name: TCD15_BITER_ELINKNO
    addr: 0x11fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
  - !Register
    name: TCD15_BITER_ELINKYES
    addr: 0x11fe
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Enabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 9
      description: Starting major iteration count
      read_allowed: true
      write_allowed: true
    - !Field
      name: LINKCH
      bit_offset: 9
      bit_width: 4
      description: Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ELINK_0
        1: ELINK_1
- !Module
  name: DMAMUX
  description: DMAMUX
  base_addr: 0x400ec000
  size: 0x40
  registers:
  - !Register
    name: CHCFG[0]
    addr: 0x0
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[1]
    addr: 0x4
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[2]
    addr: 0x8
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[3]
    addr: 0xc
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[4]
    addr: 0x10
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[5]
    addr: 0x14
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[6]
    addr: 0x18
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[7]
    addr: 0x1c
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[8]
    addr: 0x20
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[9]
    addr: 0x24
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[10]
    addr: 0x28
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[11]
    addr: 0x2c
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[12]
    addr: 0x30
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[13]
    addr: 0x34
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[14]
    addr: 0x38
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
  - !Register
    name: CHCFG[15]
    addr: 0x3c
    size_bits: 32
    description: Channel 0 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 7
      description: DMA Channel Source (Slot Number)
      read_allowed: true
      write_allowed: true
    - !Field
      name: A_ON
      bit_offset: 29
      bit_width: 1
      description: DMA Channel Always Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: A_ON_0
        1: A_ON_1
    - !Field
      name: TRIG
      bit_offset: 30
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRIG_0
        1: TRIG_1
    - !Field
      name: ENBL
      bit_offset: 31
      bit_width: 1
      description: DMA Mux Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENBL_0
        1: ENBL_1
- !Module
  name: DCP
  description: DCP register reference index
  base_addr: 0x400f0000
  size: 0x434
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: DCP control register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0800000
    fields:
    - !Field
      name: CHANNEL_INTERRUPT_ENABLE
      bit_offset: 0
      bit_width: 8
      description: Per-channel interrupt enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: ENABLE_CONTEXT_SWITCHING
      bit_offset: 21
      bit_width: 1
      description: Enable automatic context switching for the channels
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_CONTEXT_CACHING
      bit_offset: 22
      bit_width: 1
      description: The software must set this bit to enable the caching of contexts
        between the operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: GATHER_RESIDUAL_WRITES
      bit_offset: 23
      bit_width: 1
      description: The software must set this bit to enable the ragged writes to the
        unaligned buffers to be gathered between multiple write operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESENT_SHA
      bit_offset: 28
      bit_width: 1
      description: Indicates whether the SHA1/SHA2 functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: PRESENT_CRYPTO
      bit_offset: 29
      bit_width: 1
      description: Indicates whether the crypto (cipher/hash) functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: This bit must be set to zero for a normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to zero to enable a normal DCP operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_SET
    addr: 0x4
    size_bits: 32
    description: DCP control register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0800000
    fields:
    - !Field
      name: CHANNEL_INTERRUPT_ENABLE
      bit_offset: 0
      bit_width: 8
      description: Per-channel interrupt enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: ENABLE_CONTEXT_SWITCHING
      bit_offset: 21
      bit_width: 1
      description: Enable automatic context switching for the channels
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_CONTEXT_CACHING
      bit_offset: 22
      bit_width: 1
      description: The software must set this bit to enable the caching of contexts
        between the operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: GATHER_RESIDUAL_WRITES
      bit_offset: 23
      bit_width: 1
      description: The software must set this bit to enable the ragged writes to the
        unaligned buffers to be gathered between multiple write operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESENT_SHA
      bit_offset: 28
      bit_width: 1
      description: Indicates whether the SHA1/SHA2 functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: PRESENT_CRYPTO
      bit_offset: 29
      bit_width: 1
      description: Indicates whether the crypto (cipher/hash) functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: This bit must be set to zero for a normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to zero to enable a normal DCP operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_CLR
    addr: 0x8
    size_bits: 32
    description: DCP control register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0800000
    fields:
    - !Field
      name: CHANNEL_INTERRUPT_ENABLE
      bit_offset: 0
      bit_width: 8
      description: Per-channel interrupt enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: ENABLE_CONTEXT_SWITCHING
      bit_offset: 21
      bit_width: 1
      description: Enable automatic context switching for the channels
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_CONTEXT_CACHING
      bit_offset: 22
      bit_width: 1
      description: The software must set this bit to enable the caching of contexts
        between the operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: GATHER_RESIDUAL_WRITES
      bit_offset: 23
      bit_width: 1
      description: The software must set this bit to enable the ragged writes to the
        unaligned buffers to be gathered between multiple write operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESENT_SHA
      bit_offset: 28
      bit_width: 1
      description: Indicates whether the SHA1/SHA2 functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: PRESENT_CRYPTO
      bit_offset: 29
      bit_width: 1
      description: Indicates whether the crypto (cipher/hash) functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: This bit must be set to zero for a normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to zero to enable a normal DCP operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_TOG
    addr: 0xc
    size_bits: 32
    description: DCP control register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0800000
    fields:
    - !Field
      name: CHANNEL_INTERRUPT_ENABLE
      bit_offset: 0
      bit_width: 8
      description: Per-channel interrupt enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: ENABLE_CONTEXT_SWITCHING
      bit_offset: 21
      bit_width: 1
      description: Enable automatic context switching for the channels
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_CONTEXT_CACHING
      bit_offset: 22
      bit_width: 1
      description: The software must set this bit to enable the caching of contexts
        between the operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: GATHER_RESIDUAL_WRITES
      bit_offset: 23
      bit_width: 1
      description: The software must set this bit to enable the ragged writes to the
        unaligned buffers to be gathered between multiple write operations
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESENT_SHA
      bit_offset: 28
      bit_width: 1
      description: Indicates whether the SHA1/SHA2 functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: PRESENT_CRYPTO
      bit_offset: 29
      bit_width: 1
      description: Indicates whether the crypto (cipher/hash) functions are present.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: Absent
        1: Present
    - !Field
      name: CLKGATE
      bit_offset: 30
      bit_width: 1
      description: This bit must be set to zero for a normal operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFTRST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to zero to enable a normal DCP operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: STAT
    addr: 0x10
    size_bits: 32
    description: DCP status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: IRQ
      bit_offset: 0
      bit_width: 4
      description: Indicates which channels have pending interrupt requests
      read_allowed: true
      write_allowed: true
    - !Field
      name: READY_CHANNELS
      bit_offset: 16
      bit_width: 8
      description: Indicates which channels are ready to proceed with a transfer (the
        active channel is also included)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CUR_CHANNEL
      bit_offset: 24
      bit_width: 4
      description: Current (active) channel (encoded)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: None
        1: CH0
        2: CH1
        3: CH2
        4: CH3
    - !Field
      name: OTP_KEY_READY
      bit_offset: 28
      bit_width: 1
      description: When set, it indicates that the OTP key is shifted from the fuse
        block and is ready for use.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STAT_SET
    addr: 0x14
    size_bits: 32
    description: DCP status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: IRQ
      bit_offset: 0
      bit_width: 4
      description: Indicates which channels have pending interrupt requests
      read_allowed: true
      write_allowed: true
    - !Field
      name: READY_CHANNELS
      bit_offset: 16
      bit_width: 8
      description: Indicates which channels are ready to proceed with a transfer (the
        active channel is also included)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CUR_CHANNEL
      bit_offset: 24
      bit_width: 4
      description: Current (active) channel (encoded)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: None
        1: CH0
        2: CH1
        3: CH2
        4: CH3
    - !Field
      name: OTP_KEY_READY
      bit_offset: 28
      bit_width: 1
      description: When set, it indicates that the OTP key is shifted from the fuse
        block and is ready for use.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STAT_CLR
    addr: 0x18
    size_bits: 32
    description: DCP status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: IRQ
      bit_offset: 0
      bit_width: 4
      description: Indicates which channels have pending interrupt requests
      read_allowed: true
      write_allowed: true
    - !Field
      name: READY_CHANNELS
      bit_offset: 16
      bit_width: 8
      description: Indicates which channels are ready to proceed with a transfer (the
        active channel is also included)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CUR_CHANNEL
      bit_offset: 24
      bit_width: 4
      description: Current (active) channel (encoded)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: None
        1: CH0
        2: CH1
        3: CH2
        4: CH3
    - !Field
      name: OTP_KEY_READY
      bit_offset: 28
      bit_width: 1
      description: When set, it indicates that the OTP key is shifted from the fuse
        block and is ready for use.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STAT_TOG
    addr: 0x1c
    size_bits: 32
    description: DCP status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: IRQ
      bit_offset: 0
      bit_width: 4
      description: Indicates which channels have pending interrupt requests
      read_allowed: true
      write_allowed: true
    - !Field
      name: READY_CHANNELS
      bit_offset: 16
      bit_width: 8
      description: Indicates which channels are ready to proceed with a transfer (the
        active channel is also included)
      read_allowed: true
      write_allowed: false
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CUR_CHANNEL
      bit_offset: 24
      bit_width: 4
      description: Current (active) channel (encoded)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: None
        1: CH0
        2: CH1
        3: CH2
        4: CH3
    - !Field
      name: OTP_KEY_READY
      bit_offset: 28
      bit_width: 1
      description: When set, it indicates that the OTP key is shifted from the fuse
        block and is ready for use.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHANNELCTRL
    addr: 0x20
    size_bits: 32
    description: DCP channel control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE_CHANNEL
      bit_offset: 0
      bit_width: 8
      description: Setting a bit in this field enables the DMA channel associated
        with it
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: HIGH_PRIORITY_CHANNEL
      bit_offset: 8
      bit_width: 8
      description: Setting a bit in this field causes the corresponding channel to
        have high-priority arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CH0_IRQ_MERGED
      bit_offset: 16
      bit_width: 1
      description: Indicates that the interrupt for channel 0 must be merged with
        the other interrupts on the shared dcp_irq interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHANNELCTRL_SET
    addr: 0x24
    size_bits: 32
    description: DCP channel control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE_CHANNEL
      bit_offset: 0
      bit_width: 8
      description: Setting a bit in this field enables the DMA channel associated
        with it
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: HIGH_PRIORITY_CHANNEL
      bit_offset: 8
      bit_width: 8
      description: Setting a bit in this field causes the corresponding channel to
        have high-priority arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CH0_IRQ_MERGED
      bit_offset: 16
      bit_width: 1
      description: Indicates that the interrupt for channel 0 must be merged with
        the other interrupts on the shared dcp_irq interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHANNELCTRL_CLR
    addr: 0x28
    size_bits: 32
    description: DCP channel control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE_CHANNEL
      bit_offset: 0
      bit_width: 8
      description: Setting a bit in this field enables the DMA channel associated
        with it
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: HIGH_PRIORITY_CHANNEL
      bit_offset: 8
      bit_width: 8
      description: Setting a bit in this field causes the corresponding channel to
        have high-priority arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CH0_IRQ_MERGED
      bit_offset: 16
      bit_width: 1
      description: Indicates that the interrupt for channel 0 must be merged with
        the other interrupts on the shared dcp_irq interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHANNELCTRL_TOG
    addr: 0x2c
    size_bits: 32
    description: DCP channel control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE_CHANNEL
      bit_offset: 0
      bit_width: 8
      description: Setting a bit in this field enables the DMA channel associated
        with it
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: HIGH_PRIORITY_CHANNEL
      bit_offset: 8
      bit_width: 8
      description: Setting a bit in this field causes the corresponding channel to
        have high-priority arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CH0
        2: CH1
        4: CH2
        8: CH3
    - !Field
      name: CH0_IRQ_MERGED
      bit_offset: 16
      bit_width: 1
      description: Indicates that the interrupt for channel 0 must be merged with
        the other interrupts on the shared dcp_irq interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPABILITY0
    addr: 0x30
    size_bits: 32
    description: DCP capability 0 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x404
    fields:
    - !Field
      name: NUM_KEYS
      bit_offset: 0
      bit_width: 8
      description: Encoded value indicating the number of key-storage locations implemented
        in the design
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUM_CHANNELS
      bit_offset: 8
      bit_width: 4
      description: Encoded value indicating the number of channels implemented in
        the design
      read_allowed: true
      write_allowed: false
    - !Field
      name: DISABLE_UNIQUE_KEY
      bit_offset: 29
      bit_width: 1
      description: Write to a 1 to disable the per-device unique key
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISABLE_DECRYPT
      bit_offset: 31
      bit_width: 1
      description: Write to 1 to disable the decryption
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPABILITY1
    addr: 0x40
    size_bits: 32
    description: DCP capability 1 register
    read_allowed: true
    write_allowed: false
    reset_value: 0x70001
    fields:
    - !Field
      name: CIPHER_ALGORITHMS
      bit_offset: 0
      bit_width: 16
      description: One-hot field indicating which cipher algorithms are available
      read_allowed: true
      write_allowed: false
      enum_values:
        1: AES128
    - !Field
      name: HASH_ALGORITHMS
      bit_offset: 16
      bit_width: 16
      description: One-hot field indicating which hashing features are implemented
        in the hardware
      read_allowed: true
      write_allowed: false
      enum_values:
        1: SHA1
        2: CRC32
        4: SHA256
  - !Register
    name: CONTEXT
    addr: 0x50
    size_bits: 32
    description: DCP context buffer pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Context pointer address
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY
    addr: 0x60
    size_bits: 32
    description: DCP key index
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUBWORD
      bit_offset: 0
      bit_width: 2
      description: Key subword pointer
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEX
      bit_offset: 4
      bit_width: 2
      description: Key index pointer. The valid indices are 0-[number_keys].
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEYDATA
    addr: 0x70
    size_bits: 32
    description: DCP key data
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Word 0 data for the key. This is the least-significant word.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET0
    addr: 0x80
    size_bits: 32
    description: DCP work packet 0 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Next pointer register
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET1
    addr: 0x90
    size_bits: 32
    description: DCP work packet 1 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: Reflects whether the channel must issue an interrupt upon the completion
        of the packet.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECR_SEMAPHORE
      bit_offset: 1
      bit_width: 1
      description: Reflects whether the channel's semaphore must be decremented at
        the end of the current operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: CHAIN
      bit_offset: 2
      bit_width: 1
      description: Reflects whether the next command pointer register must be loaded
        into the channel's current descriptor pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: CHAIN_CONTIGUOUS
      bit_offset: 3
      bit_width: 1
      description: Reflects whether the next packet's address is located following
        this packet's payload.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_MEMCOPY
      bit_offset: 4
      bit_width: 1
      description: Reflects whether the selected hashing function should be enabled
        for this operation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_CIPHER
      bit_offset: 5
      bit_width: 1
      description: Reflects whether the selected cipher function must be enabled for
        this operation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_HASH
      bit_offset: 6
      bit_width: 1
      description: Reflects whether the selected hashing function must be enabled
        for this operation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_BLIT
      bit_offset: 7
      bit_width: 1
      description: Reflects whether the DCP must perform a blit operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIPHER_ENCRYPT
      bit_offset: 8
      bit_width: 1
      description: When the cipher block is enabled, this bit indicates whether the
        operation is encryption or decryption
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DECRYPT
        1: ENCRYPT
    - !Field
      name: CIPHER_INIT
      bit_offset: 9
      bit_width: 1
      description: Reflects whether the cipher block must load the initialization
        vector from the payload for this operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_KEY
      bit_offset: 10
      bit_width: 1
      description: Reflects whether a hardware-based key must be used
      read_allowed: true
      write_allowed: false
    - !Field
      name: PAYLOAD_KEY
      bit_offset: 11
      bit_width: 1
      description: When set, it indicates the payload contains the key
      read_allowed: true
      write_allowed: false
    - !Field
      name: HASH_INIT
      bit_offset: 12
      bit_width: 1
      description: Reflects whether the current hashing block is the initial block
        in the hashing operation, so the hash registers must be initialized before
        the operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: HASH_TERM
      bit_offset: 13
      bit_width: 1
      description: Reflects whether the current hashing block is the final block in
        the hashing operation, so the hash padding must be applied by the hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: CHECK_HASH
      bit_offset: 14
      bit_width: 1
      description: Reflects whether the calculated hash value must be compared to
        the hash provided in the payload.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HASH_OUTPUT
      bit_offset: 15
      bit_width: 1
      description: When the hashing is enabled, this bit controls whether the input
        or output data is hashed.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: CONSTANT_FILL
      bit_offset: 16
      bit_width: 1
      description: When this bit is set (MEMCOPY and BLIT modes only), the DCP simply
        fills the destination buffer with the value found in the source address field
      read_allowed: true
      write_allowed: false
    - !Field
      name: TEST_SEMA_IRQ
      bit_offset: 17
      bit_width: 1
      description: This bit is used to test the channel semaphore transition to 0.
        FOR TEST USE ONLY!
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_BYTESWAP
      bit_offset: 18
      bit_width: 1
      description: Reflects whether the DCP engine swaps the key bytes (big-endian
        key).
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_WORDSWAP
      bit_offset: 19
      bit_width: 1
      description: Reflects whether the DCP engine swaps the key words (big-endian
        key).
      read_allowed: true
      write_allowed: false
    - !Field
      name: INPUT_BYTESWAP
      bit_offset: 20
      bit_width: 1
      description: Reflects whether the DCP engine byteswaps the input data (big-endian
        data).
      read_allowed: true
      write_allowed: false
    - !Field
      name: INPUT_WORDSWAP
      bit_offset: 21
      bit_width: 1
      description: Reflects whether the DCP engine wordswaps the input data (big-endian
        data).
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTPUT_BYTESWAP
      bit_offset: 22
      bit_width: 1
      description: Reflects whether the DCP engine byteswaps the output data (big-endian
        data).
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTPUT_WORDSWAP
      bit_offset: 23
      bit_width: 1
      description: Reflects whether the DCP engine wordswaps the output data (big-endian
        data).
      read_allowed: true
      write_allowed: false
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Packet Tag
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET2
    addr: 0xa0
    size_bits: 32
    description: DCP work packet 2 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CIPHER_SELECT
      bit_offset: 0
      bit_width: 4
      description: Cipher selection field
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AES128
    - !Field
      name: CIPHER_MODE
      bit_offset: 4
      bit_width: 4
      description: Cipher mode selection field. Reflects the mode of operation for
        the cipher operations.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ECB
        1: CBC
    - !Field
      name: KEY_SELECT
      bit_offset: 8
      bit_width: 8
      description: Key selection field
      read_allowed: true
      write_allowed: false
      enum_values:
        0: KEY0
        1: KEY1
        2: KEY2
        3: KEY3
        254: UNIQUE_KEY
        255: OTP_KEY
    - !Field
      name: HASH_SELECT
      bit_offset: 16
      bit_width: 4
      description: Hash Selection Field
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SHA1
        1: CRC32
        2: SHA256
    - !Field
      name: CIPHER_CFG
      bit_offset: 24
      bit_width: 8
      description: Cipher configuration bits. Optional configuration bits are required
        for the ciphers.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET3
    addr: 0xb0
    size_bits: 32
    description: DCP work packet 3 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Source buffer address pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET4
    addr: 0xc0
    size_bits: 32
    description: DCP work packet 4 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Destination buffer address pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET5
    addr: 0xd0
    size_bits: 32
    description: DCP work packet 5 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Byte count register. This value is the working value and updates
        as the operation proceeds.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET6
    addr: 0xe0
    size_bits: 32
    description: DCP work packet 6 status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: This regiser reflects the payload pointer for the current control
        packet.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0CMDPTR
    addr: 0x100
    size_bits: 32
    description: DCP channel 0 command pointer address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the descriptor structure to be processed for channel
        0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0SEMA
    addr: 0x110
    size_bits: 32
    description: DCP channel 0 semaphore register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INCREMENT
      bit_offset: 0
      bit_width: 8
      description: The value written to this field is added to the semaphore count
        in an atomic way such that the simultaneous software adds and DCP hardware
        substracts happening on the same clock are protected
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 16
      bit_width: 8
      description: This read-only field shows the current (instantaneous) value of
        the semaphore counter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0STAT
    addr: 0x120
    size_bits: 32
    description: DCP channel 0 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation mismatched for
        the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet payload
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0STAT_SET
    addr: 0x124
    size_bits: 32
    description: DCP channel 0 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation mismatched for
        the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet payload
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0STAT_CLR
    addr: 0x128
    size_bits: 32
    description: DCP channel 0 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation mismatched for
        the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet payload
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0STAT_TOG
    addr: 0x12c
    size_bits: 32
    description: DCP channel 0 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation mismatched for
        the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet payload
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0OPTS
    addr: 0x130
    size_bits: 32
    description: DCP channel 0 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0OPTS_SET
    addr: 0x134
    size_bits: 32
    description: DCP channel 0 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0OPTS_CLR
    addr: 0x138
    size_bits: 32
    description: DCP channel 0 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0OPTS_TOG
    addr: 0x13c
    size_bits: 32
    description: DCP channel 0 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CMDPTR
    addr: 0x140
    size_bits: 32
    description: DCP channel 1 command pointer address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the descriptor structure to be processed for channel
        1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1SEMA
    addr: 0x150
    size_bits: 32
    description: DCP channel 1 semaphore register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INCREMENT
      bit_offset: 0
      bit_width: 8
      description: The value written to this field is added to the semaphore count
        in an atomic way, such that the simultaneous software adds and the DCP hardware
        substracts happening on the same clock are protected
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 16
      bit_width: 8
      description: This read-only field shows the current (instantaneous) value of
        the semaphore counter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STAT
    addr: 0x160
    size_bits: 32
    description: DCP channel 1 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STAT_SET
    addr: 0x164
    size_bits: 32
    description: DCP channel 1 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STAT_CLR
    addr: 0x168
    size_bits: 32
    description: DCP channel 1 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STAT_TOG
    addr: 0x16c
    size_bits: 32
    description: DCP channel 1 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates the additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1OPTS
    addr: 0x170
    size_bits: 32
    description: DCP channel 1 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1OPTS_SET
    addr: 0x174
    size_bits: 32
    description: DCP channel 1 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1OPTS_CLR
    addr: 0x178
    size_bits: 32
    description: DCP channel 1 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1OPTS_TOG
    addr: 0x17c
    size_bits: 32
    description: DCP channel 1 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CMDPTR
    addr: 0x180
    size_bits: 32
    description: DCP channel 2 command pointer address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the descriptor structure to be processed for channel
        2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2SEMA
    addr: 0x190
    size_bits: 32
    description: DCP channel 2 semaphore register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INCREMENT
      bit_offset: 0
      bit_width: 8
      description: The value written to this field is added to the semaphore count
        in an atomic way, such that the simultaneous software adds and DCP hardware
        substracts happening on the same clock are protected
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 16
      bit_width: 8
      description: This read-only field shows the current (instantaneous) value of
        the semaphore counter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STAT
    addr: 0x1a0
    size_bits: 32
    description: DCP channel 2 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STAT_SET
    addr: 0x1a4
    size_bits: 32
    description: DCP channel 2 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STAT_CLR
    addr: 0x1a8
    size_bits: 32
    description: DCP channel 2 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STAT_TOG
    addr: 0x1ac
    size_bits: 32
    description: DCP channel 2 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload, or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2OPTS
    addr: 0x1b0
    size_bits: 32
    description: DCP channel 2 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2OPTS_SET
    addr: 0x1b4
    size_bits: 32
    description: DCP channel 2 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2OPTS_CLR
    addr: 0x1b8
    size_bits: 32
    description: DCP channel 2 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2OPTS_TOG
    addr: 0x1bc
    size_bits: 32
    description: DCP channel 2 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CMDPTR
    addr: 0x1c0
    size_bits: 32
    description: DCP channel 3 command pointer address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the descriptor structure to be processed for channel
        3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3SEMA
    addr: 0x1d0
    size_bits: 32
    description: DCP channel 3 semaphore register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INCREMENT
      bit_offset: 0
      bit_width: 8
      description: The value written to this field is added to the semaphore count
        in an atomic way, such that the simultaneous software adds and DCP hardware
        substracts happening on the same clock are protected
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 16
      bit_width: 8
      description: This read-only field shows the current (instantaneous) value of
        the semaphore counter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STAT
    addr: 0x1e0
    size_bits: 32
    description: DCP channel 3 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STAT_SET
    addr: 0x1e4
    size_bits: 32
    description: DCP channel 3 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STAT_CLR
    addr: 0x1e8
    size_bits: 32
    description: DCP channel 3 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STAT_TOG
    addr: 0x1ec
    size_bits: 32
    description: DCP channel 3 status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HASH_MISMATCH
      bit_offset: 1
      bit_width: 1
      description: This bit indicates that a hashing check operation is mismatched
        for the control packets that enable the HASH_CHECK bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SETUP
      bit_offset: 2
      bit_width: 1
      description: This bit indicates that the hardware detected an invalid programming
        configuration (such as a buffer length that is not a multiple of the natural
        data size for the operation)
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PACKET
      bit_offset: 3
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading the packet
        or payload or when writing the status back to the packet paylaod
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_SRC
      bit_offset: 4
      bit_width: 1
      description: This bit indicates that a bus error occurred when reading from
        the source buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_DST
      bit_offset: 5
      bit_width: 1
      description: This bit indicates that a bus error occurred when storing to the
        destination buffer
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_PAGEFAULT
      bit_offset: 6
      bit_width: 1
      description: This bit indicates that a page fault occurred while converting
        a virtual address to a physical address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERROR_CODE
      bit_offset: 16
      bit_width: 8
      description: Indicates additional error codes for some of the error conditions.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: NEXT_CHAIN_IS_0
        2: NO_CHAIN
        3: CONTEXT_ERROR
        4: PAYLOAD_ERROR
        5: INVALID_MODE
    - !Field
      name: TAG
      bit_offset: 24
      bit_width: 8
      description: Indicates the tag from the last completed packet in the command
        structure.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3OPTS
    addr: 0x1f0
    size_bits: 32
    description: DCP channel 3 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3OPTS_SET
    addr: 0x1f4
    size_bits: 32
    description: DCP channel 3 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3OPTS_CLR
    addr: 0x1f8
    size_bits: 32
    description: DCP channel 3 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3OPTS_TOG
    addr: 0x1fc
    size_bits: 32
    description: DCP channel 3 options register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECOVERY_TIMER
      bit_offset: 0
      bit_width: 16
      description: This field indicates the recovery time for the channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBGSELECT
    addr: 0x400
    size_bits: 32
    description: DCP debug select register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDEX
      bit_offset: 0
      bit_width: 8
      description: Selects a value to read via the debug data register.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: CONTROL
        16: OTPKEY0
        17: OTPKEY1
        18: OTPKEY2
        19: OTPKEY3
  - !Register
    name: DBGDATA
    addr: 0x410
    size_bits: 32
    description: DCP debug data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Debug data
      read_allowed: true
      write_allowed: false
  - !Register
    name: PAGETABLE
    addr: 0x420
    size_bits: 32
    description: DCP page table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Page table enable control
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLUSH
      bit_offset: 1
      bit_width: 1
      description: Page table flush control. To flush the TLB, write this bit to 1
        and then back to 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BASE
      bit_offset: 2
      bit_width: 30
      description: Page table base address
      read_allowed: true
      write_allowed: true
  - !Register
    name: VERSION
    addr: 0x430
    size_bits: 32
    description: DCP version register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2010000
    fields:
    - !Field
      name: STEP
      bit_offset: 0
      bit_width: 16
      description: Fixed read-only value reflecting the stepping of the version of
        the design implementation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Fixed read-only value reflecting the MINOR version of the design
        implementation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Fixed read-only value reflecting the MAJOR version of the design
        implementation.
      read_allowed: true
      write_allowed: false
- !Module
  name: GPC
  description: GPC
  base_addr: 0x400f4000
  size: 0x3c
  registers:
  - !Register
    name: CNTR
    addr: 0x0
    size_bits: 32
    description: GPC Interface control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x520000
    fields:
    - !Field
      name: MEGA_PDN_REQ
      bit_offset: 2
      bit_width: 1
      description: MEGA domain power down request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEGA_PDN_REQ_0
        1: MEGA_PDN_REQ_1
    - !Field
      name: MEGA_PUP_REQ
      bit_offset: 3
      bit_width: 1
      description: MEGA domain power up request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEGA_PUP_REQ_0
        1: MEGA_PUP_REQ_1
    - !Field
      name: PDRAM0_PGE
      bit_offset: 22
      bit_width: 1
      description: FlexRAM PDRAM0 Power Gate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PDRAM0_PGE_0
        1: PDRAM0_PGE_1
  - !Register
    name: IMR1
    addr: 0x8
    size_bits: 32
    description: IRQ masking register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR1
      bit_offset: 0
      bit_width: 32
      description: 'IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMR2
    addr: 0xc
    size_bits: 32
    description: IRQ masking register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR2
      bit_offset: 0
      bit_width: 32
      description: 'IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMR3
    addr: 0x10
    size_bits: 32
    description: IRQ masking register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR3
      bit_offset: 0
      bit_width: 32
      description: 'IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IMR4
    addr: 0x14
    size_bits: 32
    description: IRQ masking register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR4
      bit_offset: 0
      bit_width: 32
      description: 'IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISR1
    addr: 0x18
    size_bits: 32
    description: IRQ status resister 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISR1
      bit_offset: 0
      bit_width: 32
      description: IRQ[31:0] status, read only
      read_allowed: true
      write_allowed: false
  - !Register
    name: ISR2
    addr: 0x1c
    size_bits: 32
    description: IRQ status resister 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISR2
      bit_offset: 0
      bit_width: 32
      description: IRQ[63:32] status, read only
      read_allowed: true
      write_allowed: false
  - !Register
    name: ISR3
    addr: 0x20
    size_bits: 32
    description: IRQ status resister 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISR3
      bit_offset: 0
      bit_width: 32
      description: IRQ[95:64] status, read only
      read_allowed: true
      write_allowed: false
  - !Register
    name: ISR4
    addr: 0x24
    size_bits: 32
    description: IRQ status resister 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISR4
      bit_offset: 0
      bit_width: 32
      description: IRQ[127:96] status, read only
      read_allowed: true
      write_allowed: false
  - !Register
    name: IMR5
    addr: 0x34
    size_bits: 32
    description: IRQ masking register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR5
      bit_offset: 0
      bit_width: 32
      description: 'IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISR5
    addr: 0x38
    size_bits: 32
    description: IRQ status resister 5
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISR4
      bit_offset: 0
      bit_width: 32
      description: IRQ[159:128] status, read only
      read_allowed: true
      write_allowed: false
- !Module
  name: PGC
  description: PGC
  base_addr: 0x400f4000
  size: 0x2b0
  registers:
  - !Register
    name: MEGA_CTRL
    addr: 0x220
    size_bits: 32
    description: PGC Mega Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCR
      bit_offset: 0
      bit_width: 1
      description: Power Control PCR must not change from power-down request (pdn_req)
        assertion until the target subsystem is completely powered up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCR_0
        1: PCR_1
  - !Register
    name: MEGA_PUPSCR
    addr: 0x224
    size_bits: 32
    description: PGC Mega Power Up Sequence Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf01
    fields:
    - !Field
      name: SW
      bit_offset: 0
      bit_width: 6
      description: After a power-up request (pup_req assertion), the PGC waits a number
        of IPG clocks equal to the value of SW before asserting power toggle on/off
        signal (switch_b)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW2ISO
      bit_offset: 8
      bit_width: 6
      description: After asserting power toggle on/off signal (switch_b), the PGC
        waits a number of IPG clocks equal to the value of SW2ISO before negating
        isolation
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEGA_PDNSCR
    addr: 0x228
    size_bits: 32
    description: PGC Mega Pull Down Sequence Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x101
    fields:
    - !Field
      name: ISO
      bit_offset: 0
      bit_width: 6
      description: After a power-down request (pdn_req assertion), the PGC waits a
        number of IPG clocks equal to the value of ISO before asserting isolation
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISO2SW
      bit_offset: 8
      bit_width: 6
      description: After asserting isolation, the PGC waits a number of IPG clocks
        equal to the value of ISO2SW before negating power toggle on/off signal (switch_b)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEGA_SR
    addr: 0x22c
    size_bits: 32
    description: PGC Mega Power Gating Controller Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSR
      bit_offset: 0
      bit_width: 1
      description: Power status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PSR_0
        1: PSR_1
  - !Register
    name: CPU_CTRL
    addr: 0x2a0
    size_bits: 32
    description: PGC CPU Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCR
      bit_offset: 0
      bit_width: 1
      description: Power Control PCR must not change from power-down request (pdn_req)
        assertion until the target subsystem is completely powered up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCR_0
        1: PCR_1
  - !Register
    name: CPU_PUPSCR
    addr: 0x2a4
    size_bits: 32
    description: PGC CPU Power Up Sequence Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf01
    fields:
    - !Field
      name: SW
      bit_offset: 0
      bit_width: 6
      description: 'There are two different silicon revisions: 1'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW2ISO
      bit_offset: 8
      bit_width: 6
      description: 'There are two different silicon revisions: 1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PDNSCR
    addr: 0x2a8
    size_bits: 32
    description: PGC CPU Pull Down Sequence Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x101
    fields:
    - !Field
      name: ISO
      bit_offset: 0
      bit_width: 6
      description: After a power-down request (pdn_req assertion), the PGC waits a
        number of 32k clocks equal to the value of ISO before asserting isolation
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISO2SW
      bit_offset: 8
      bit_width: 6
      description: After asserting isolation, the PGC waits a number of 32k clocks
        equal to the value of ISO2SW before negating
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_SR
    addr: 0x2ac
    size_bits: 32
    description: PGC CPU Power Gating Controller Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSR
      bit_offset: 0
      bit_width: 1
      description: Power status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PSR_0
        1: PSR_1
- !Module
  name: SRC
  description: SRC
  base_addr: 0x400f8000
  size: 0x48
  registers:
  - !Register
    name: SCR
    addr: 0x0
    size_bits: 32
    description: SRC Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa0480520
    fields:
    - !Field
      name: lockup_rst
      bit_offset: 4
      bit_width: 1
      description: lockup reset enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: lockup_rst_0
        1: lockup_rst_1
    - !Field
      name: mask_wdog_rst
      bit_offset: 7
      bit_width: 4
      description: Mask wdog_rst_b source
      read_allowed: true
      write_allowed: true
      enum_values:
        5: mask_wdog_rst_5
        10: mask_wdog_rst_10
    - !Field
      name: core0_rst
      bit_offset: 13
      bit_width: 1
      description: Software reset for core0 only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: core0_rst_0
        1: core0_rst_1
    - !Field
      name: core0_dbg_rst
      bit_offset: 17
      bit_width: 1
      description: Software reset for core0 debug only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: core0_dbg_rst_0
        1: core0_dbg_rst_1
    - !Field
      name: dbg_rst_msk_pg
      bit_offset: 25
      bit_width: 1
      description: Do not assert debug resets after power gating event of core
      read_allowed: true
      write_allowed: true
      enum_values:
        0: dbg_rst_msk_pg_0
        1: dbg_rst_msk_pg_1
    - !Field
      name: mask_wdog3_rst
      bit_offset: 28
      bit_width: 4
      description: Mask wdog3_rst_b source
      read_allowed: true
      write_allowed: true
      enum_values:
        5: mask_wdog3_rst_5
        10: mask_wdog3_rst_10
  - !Register
    name: SBMR1
    addr: 0x4
    size_bits: 32
    description: SRC Boot Mode Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BOOT_CFG1
      bit_offset: 0
      bit_width: 8
      description: Refer to fusemap.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOOT_CFG2
      bit_offset: 8
      bit_width: 8
      description: Refer to fusemap.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOOT_CFG3
      bit_offset: 16
      bit_width: 8
      description: Refer to fusemap.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOOT_CFG4
      bit_offset: 24
      bit_width: 8
      description: Refer to fusemap.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRSR
    addr: 0x8
    size_bits: 32
    description: SRC Reset Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ipp_reset_b
      bit_offset: 0
      bit_width: 1
      description: Indicates whether reset was the result of ipp_reset_b pin (Power-up
        sequence)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ipp_reset_b_0
        1: ipp_reset_b_1
    - !Field
      name: lockup
      bit_offset: 1
      bit_width: 1
      description: Indicates a reset has been caused by CPU lockup.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: lockup_0
        1: lockup_1
    - !Field
      name: csu_reset_b
      bit_offset: 2
      bit_width: 1
      description: Indicates whether the reset was the result of the csu_reset_b input.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: csu_reset_b_0
        1: csu_reset_b_1
    - !Field
      name: ipp_user_reset_b
      bit_offset: 3
      bit_width: 1
      description: Indicates whether the reset was the result of the ipp_user_reset_b
        qualified reset.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ipp_user_reset_b_0
        1: ipp_user_reset_b_1
    - !Field
      name: wdog_rst_b
      bit_offset: 4
      bit_width: 1
      description: IC Watchdog Time-out reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: wdog_rst_b_0
        1: wdog_rst_b_1
    - !Field
      name: jtag_rst_b
      bit_offset: 5
      bit_width: 1
      description: HIGH - Z JTAG reset. Indicates whether the reset was the result
        of HIGH-Z reset from JTAG.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: jtag_rst_b_0
        1: jtag_rst_b_1
    - !Field
      name: jtag_sw_rst
      bit_offset: 6
      bit_width: 1
      description: JTAG software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: jtag_sw_rst_0
        1: jtag_sw_rst_1
    - !Field
      name: wdog3_rst_b
      bit_offset: 7
      bit_width: 1
      description: IC Watchdog3 Time-out reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: wdog3_rst_b_0
        1: wdog3_rst_b_1
    - !Field
      name: tempsense_rst_b
      bit_offset: 8
      bit_width: 1
      description: Temper Sensor software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: tempsense_rst_b_0
        1: tempsense_rst_b_1
  - !Register
    name: SBMR2
    addr: 0x1c
    size_bits: 32
    description: SRC Boot Mode Register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC_CONFIG
      bit_offset: 0
      bit_width: 2
      description: SECONFIG[1] shows the state of the SECONFIG[1] fuse
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR_BT_DIS
      bit_offset: 3
      bit_width: 1
      description: DIR_BT_DIS shows the state of the DIR_BT_DIS fuse
      read_allowed: true
      write_allowed: false
    - !Field
      name: BT_FUSE_SEL
      bit_offset: 4
      bit_width: 1
      description: BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of
        the BT_FUSE_SEL fuse
      read_allowed: true
      write_allowed: false
    - !Field
      name: BMOD
      bit_offset: 24
      bit_width: 2
      description: BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0
        signals on the rising edge of POR_B
      read_allowed: true
      write_allowed: false
  - !Register
    name: GPR1
    addr: 0x20
    size_bits: 32
    description: SRC General Purpose Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERSISTENT_ENTRY0
      bit_offset: 0
      bit_width: 32
      description: Holds entry function for core0 for waking-up from low power mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR2
    addr: 0x24
    size_bits: 32
    description: SRC General Purpose Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERSISTENT_ARG0
      bit_offset: 0
      bit_width: 32
      description: Holds argument of entry function for core0 for waking-up from low
        power mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPR3
    addr: 0x28
    size_bits: 32
    description: SRC General Purpose Register 3
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR4
    addr: 0x2c
    size_bits: 32
    description: SRC General Purpose Register 4
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR5
    addr: 0x30
    size_bits: 32
    description: SRC General Purpose Register 5
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR6
    addr: 0x34
    size_bits: 32
    description: SRC General Purpose Register 6
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR7
    addr: 0x38
    size_bits: 32
    description: SRC General Purpose Register 7
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR8
    addr: 0x3c
    size_bits: 32
    description: SRC General Purpose Register 8
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: GPR9
    addr: 0x40
    size_bits: 32
    description: SRC General Purpose Register 9
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: GPR10
    addr: 0x44
    size_bits: 32
    description: SRC General Purpose Register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERSIST_REDUNDANT_BOOT
      bit_offset: 26
      bit_width: 2
      description: This field identifies which image must be used - 0/1/2/3
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERSIST_SECONDARY_BOOT
      bit_offset: 30
      bit_width: 1
      description: This bit identifies which image must be used - primary and secondary
      read_allowed: true
      write_allowed: true
- !Module
  name: CCM
  description: CCM
  base_addr: 0x400fc000
  size: 0x8c
  registers:
  - !Register
    name: CCR
    addr: 0x0
    size_bits: 32
    description: CCM Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x401107f
    fields:
    - !Field
      name: OSCNT
      bit_offset: 0
      bit_width: 8
      description: Oscillator ready counter value. These bits define value of 32KHz
        counter, that serve as counter for oscillator lock time (count to n+1 ckil's).
        This is used for oscillator lock time. Current estimation is ~5ms. This counter
        will be used in ignition sequence and in wake from stop sequence if sbyos
        bit was defined, to notify that on chip oscillator output is ready for the
        dpll_ip to use and only then the gate in dpll_ip can be opened.
      read_allowed: true
      write_allowed: true
    - !Field
      name: COSC_EN
      bit_offset: 12
      bit_width: 1
      description: On chip oscillator enable bit - this bit value is reflected on
        the output cosc_en
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COSC_EN_0
        1: COSC_EN_1
    - !Field
      name: REG_BYPASS_COUNT
      bit_offset: 21
      bit_width: 6
      description: Counter for analog_reg_bypass signal assertion after standby voltage
        request by PMIC_STBY_REQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REG_BYPASS_COUNT_0
        1: REG_BYPASS_COUNT_1
        63: REG_BYPASS_COUNT_63
    - !Field
      name: RBC_EN
      bit_offset: 27
      bit_width: 1
      description: Enable for REG_BYPASS_COUNTER
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RBC_EN_0
        1: RBC_EN_1
  - !Register
    name: CSR
    addr: 0x8
    size_bits: 32
    description: CCM Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: REF_EN_B
      bit_offset: 0
      bit_width: 1
      description: Status of the value of CCM_REF_EN_B output of ccm
      read_allowed: true
      write_allowed: false
      enum_values:
        0: REF_EN_B_0
        1: REF_EN_B_1
    - !Field
      name: CAMP2_READY
      bit_offset: 3
      bit_width: 1
      description: Status indication of CAMP2.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CAMP2_READY_0
        1: CAMP2_READY_1
    - !Field
      name: COSC_READY
      bit_offset: 5
      bit_width: 1
      description: Status indication of on board oscillator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: COSC_READY_0
        1: COSC_READY_1
  - !Register
    name: CCSR
    addr: 0xc
    size_bits: 32
    description: CCM Clock Switcher Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLL3_SW_CLK_SEL
      bit_offset: 0
      bit_width: 1
      description: Selects source to generate pll3_sw_clk. This bit should only be
        used for testing purposes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLL3_SW_CLK_SEL_0
        1: PLL3_SW_CLK_SEL_1
  - !Register
    name: CBCDR
    addr: 0x14
    size_bits: 32
    description: CCM Bus Clock Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x28000
    fields:
    - !Field
      name: IPG_PODF
      bit_offset: 8
      bit_width: 2
      description: Divider for ipg podf.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IPG_PODF_0
        1: IPG_PODF_1
        2: IPG_PODF_2
        3: IPG_PODF_3
    - !Field
      name: AHB_PODF
      bit_offset: 10
      bit_width: 3
      description: Divider for AHB PODF
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AHB_PODF_0
        1: AHB_PODF_1
        2: AHB_PODF_2
        3: AHB_PODF_3
        4: AHB_PODF_4
        5: AHB_PODF_5
        6: AHB_PODF_6
        7: AHB_PODF_7
    - !Field
      name: PERIPH_CLK_SEL
      bit_offset: 25
      bit_width: 1
      description: Selector for peripheral main clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PERIPH_CLK_SEL_0
        1: PERIPH_CLK_SEL_1
  - !Register
    name: CBCMR
    addr: 0x18
    size_bits: 32
    description: CCM Bus Clock Multiplexer Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc088020
    fields:
    - !Field
      name: LPSPI_CLK_SEL
      bit_offset: 4
      bit_width: 2
      description: Selector for lpspi clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI_CLK_SEL_0
        1: LPSPI_CLK_SEL_1
        2: LPSPI_CLK_SEL_2
        3: LPSPI_CLK_SEL_3
    - !Field
      name: PERIPH_CLK2_SEL
      bit_offset: 12
      bit_width: 2
      description: Selector for peripheral clk2 clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PERIPH_CLK2_SEL_0
        1: PERIPH_CLK2_SEL_1
        2: PERIPH_CLK2_SEL_2
    - !Field
      name: TRACE_CLK_SEL
      bit_offset: 14
      bit_width: 2
      description: Selector for Trace clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRACE_CLK_SEL_0
        1: TRACE_CLK_SEL_1
        2: TRACE_CLK_SEL_2
        3: TRACE_CLK_SEL_3
    - !Field
      name: PRE_PERIPH_CLK_SEL
      bit_offset: 18
      bit_width: 2
      description: Selector for pre_periph clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRE_PERIPH_CLK_SEL_0
        1: PRE_PERIPH_CLK_SEL_1
        2: PRE_PERIPH_CLK_SEL_2
        3: PRE_PERIPH_CLK_SEL_3
    - !Field
      name: LPSPI_PODF
      bit_offset: 26
      bit_width: 4
      description: Divider for LPSPI. Divider should be updated when output clock
        is gated.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPSPI_PODF_0
        1: LPSPI_PODF_1
        2: LPSPI_PODF_2
        3: LPSPI_PODF_3
        4: LPSPI_PODF_4
        5: LPSPI_PODF_5
        6: LPSPI_PODF_6
        7: LPSPI_PODF_7
        8: LPSPI_PODF_8
        9: LPSPI_PODF_9
        10: LPSPI_PODF_10
        11: LPSPI_PODF_11
        12: LPSPI_PODF_12
        13: LPSPI_PODF_13
        14: LPSPI_PODF_14
        15: LPSPI_PODF_15
  - !Register
    name: CSCMR1
    addr: 0x1c
    size_bits: 32
    description: CCM Serial Clock Multiplexer Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x80fc00
    fields:
    - !Field
      name: PERCLK_PODF
      bit_offset: 0
      bit_width: 6
      description: Divider for perclk podf.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
        16: DIVIDE_17
        17: DIVIDE_18
        18: DIVIDE_19
        19: DIVIDE_20
        20: DIVIDE_21
        21: DIVIDE_22
        22: DIVIDE_23
        23: DIVIDE_24
        24: DIVIDE_25
        25: DIVIDE_26
        26: DIVIDE_27
        27: DIVIDE_28
        28: DIVIDE_29
        29: DIVIDE_30
        30: DIVIDE_31
        31: DIVIDE_32
        32: DIVIDE_33
        33: DIVIDE_34
        34: DIVIDE_35
        35: DIVIDE_36
        36: DIVIDE_37
        37: DIVIDE_38
        38: DIVIDE_39
        39: DIVIDE_40
        40: DIVIDE_41
        41: DIVIDE_42
        42: DIVIDE_43
        43: DIVIDE_44
        44: DIVIDE_45
        45: DIVIDE_46
        46: DIVIDE_47
        47: DIVIDE_48
        48: DIVIDE_49
        49: DIVIDE_50
        50: DIVIDE_51
        51: DIVIDE_52
        52: DIVIDE_53
        53: DIVIDE_54
        54: DIVIDE_55
        55: DIVIDE_56
        56: DIVIDE_57
        57: DIVIDE_58
        58: DIVIDE_59
        59: DIVIDE_60
        60: DIVIDE_61
        61: DIVIDE_62
        62: DIVIDE_63
        63: DIVIDE_64
    - !Field
      name: PERCLK_CLK_SEL
      bit_offset: 6
      bit_width: 1
      description: Selector for the perclk clock multiplexor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PERCLK_CLK_SEL_0
        1: PERCLK_CLK_SEL_1
    - !Field
      name: SAI1_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: Selector for sai1 clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_CLK_SEL_0
        1: SAI1_CLK_SEL_1
        2: SAI1_CLK_SEL_2
    - !Field
      name: SAI3_CLK_SEL
      bit_offset: 14
      bit_width: 2
      description: Selector for sai3 clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI3_CLK_SEL_0
        1: SAI3_CLK_SEL_1
        2: SAI3_CLK_SEL_2
    - !Field
      name: FLEXSPI_PODF
      bit_offset: 23
      bit_width: 3
      description: Divider for flexspi clock root.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXSPI_PODF_0
        1: FLEXSPI_PODF_1
        2: FLEXSPI_PODF_2
        3: FLEXSPI_PODF_3
        4: FLEXSPI_PODF_4
        5: FLEXSPI_PODF_5
        6: FLEXSPI_PODF_6
        7: FLEXSPI_PODF_7
    - !Field
      name: FLEXSPI_CLK_SEL
      bit_offset: 29
      bit_width: 2
      description: Selector for flexspi clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXSPI_CLK_SEL_0
        1: FLEXSPI_CLK_SEL_1
        2: FLEXSPI_CLK_SEL_2
        3: FLEXSPI_CLK_SEL_3
    - !Field
      name: FLEXSPI_CLK_SRC
      bit_offset: 31
      bit_width: 1
      description: Select for source of flexspi_clk_root
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXSPI_CLK_SRC_0
        1: FLEXSPI_CLK_SRC_1
  - !Register
    name: CSCMR2
    addr: 0x20
    size_bits: 32
    description: CCM Serial Clock Multiplexer Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x180000
    fields:
    - !Field
      name: FLEXIO1_CLK_SEL
      bit_offset: 19
      bit_width: 2
      description: Selector for flexio1 clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXIO1_CLK_SEL_0
        1: FLEXIO1_CLK_SEL_1
        2: FLEXIO1_CLK_SEL_2
        3: FLEXIO1_CLK_SEL_3
    - !Field
      name: ADC_ACLK_PODF
      bit_offset: 27
      bit_width: 4
      description: Divider for ADC alt_clk, as the list below (other values reserved).
      read_allowed: true
      write_allowed: true
      enum_values:
        7: ADC_ACLK_PODF_7
        11: ADC_ACLK_PODF_11
        15: ADC_ACLK_PODF_15
    - !Field
      name: ADC_ACLK_EN
      bit_offset: 31
      bit_width: 1
      description: Enable ADC alt_clk, so that ADC alt_clk can be driven be divided
        pll3_sw_clk.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADC_ACLK_EN_0
        1: ADC_ACLK_EN_1
  - !Register
    name: CSCDR1
    addr: 0x24
    size_bits: 32
    description: CCM Serial Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000000
    fields:
    - !Field
      name: UART_CLK_PODF
      bit_offset: 0
      bit_width: 6
      description: Divider for uart clock podf.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
        16: DIVIDE_17
        17: DIVIDE_18
        18: DIVIDE_19
        19: DIVIDE_20
        20: DIVIDE_21
        21: DIVIDE_22
        22: DIVIDE_23
        23: DIVIDE_24
        24: DIVIDE_25
        25: DIVIDE_26
        26: DIVIDE_27
        27: DIVIDE_28
        28: DIVIDE_29
        29: DIVIDE_30
        30: DIVIDE_31
        31: DIVIDE_32
        32: DIVIDE_33
        33: DIVIDE_34
        34: DIVIDE_35
        35: DIVIDE_36
        36: DIVIDE_37
        37: DIVIDE_38
        38: DIVIDE_39
        39: DIVIDE_40
        40: DIVIDE_41
        41: DIVIDE_42
        42: DIVIDE_43
        43: DIVIDE_44
        44: DIVIDE_45
        45: DIVIDE_46
        46: DIVIDE_47
        47: DIVIDE_48
        48: DIVIDE_49
        49: DIVIDE_50
        50: DIVIDE_51
        51: DIVIDE_52
        52: DIVIDE_53
        53: DIVIDE_54
        54: DIVIDE_55
        55: DIVIDE_56
        56: DIVIDE_57
        57: DIVIDE_58
        58: DIVIDE_59
        59: DIVIDE_60
        60: DIVIDE_61
        61: DIVIDE_62
        62: DIVIDE_63
        63: DIVIDE_64
    - !Field
      name: UART_CLK_SEL
      bit_offset: 6
      bit_width: 2
      description: Selector for the UART clock multiplexor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UART_CLK_SEL_0
        1: UART_CLK_SEL_1
        2: UART_CLK_SEL_2
    - !Field
      name: TRACE_PODF
      bit_offset: 25
      bit_width: 4
      description: Divider for trace clock. Divider should be updated when output
        clock is gated.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRACE_PODF_0
        1: TRACE_PODF_1
        2: TRACE_PODF_2
        3: TRACE_PODF_3
        4: TRACE_PODF_4
        5: TRACE_PODF_5
        6: TRACE_PODF_6
        7: TRACE_PODF_7
        8: TRACE_PODF_8
        9: TRACE_PODF_9
        10: TRACE_PODF_10
        11: TRACE_PODF_11
        12: TRACE_PODF_12
        13: TRACE_PODF_13
        14: TRACE_PODF_14
        15: TRACE_PODF_15
  - !Register
    name: CS1CDR
    addr: 0x28
    size_bits: 32
    description: CCM Clock Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xec102c1
    fields:
    - !Field
      name: SAI1_CLK_PODF
      bit_offset: 0
      bit_width: 6
      description: Divider for sai1 clock podf. The input clock to this divider should
        be lower than 300Mhz, the predivider can be used to achieve this.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
        16: DIVIDE_17
        17: DIVIDE_18
        18: DIVIDE_19
        19: DIVIDE_20
        20: DIVIDE_21
        21: DIVIDE_22
        22: DIVIDE_23
        23: DIVIDE_24
        24: DIVIDE_25
        25: DIVIDE_26
        26: DIVIDE_27
        27: DIVIDE_28
        28: DIVIDE_29
        29: DIVIDE_30
        30: DIVIDE_31
        31: DIVIDE_32
        32: DIVIDE_33
        33: DIVIDE_34
        34: DIVIDE_35
        35: DIVIDE_36
        36: DIVIDE_37
        37: DIVIDE_38
        38: DIVIDE_39
        39: DIVIDE_40
        40: DIVIDE_41
        41: DIVIDE_42
        42: DIVIDE_43
        43: DIVIDE_44
        44: DIVIDE_45
        45: DIVIDE_46
        46: DIVIDE_47
        47: DIVIDE_48
        48: DIVIDE_49
        49: DIVIDE_50
        50: DIVIDE_51
        51: DIVIDE_52
        52: DIVIDE_53
        53: DIVIDE_54
        54: DIVIDE_55
        55: DIVIDE_56
        56: DIVIDE_57
        57: DIVIDE_58
        58: DIVIDE_59
        59: DIVIDE_60
        60: DIVIDE_61
        61: DIVIDE_62
        62: DIVIDE_63
        63: DIVIDE_64
    - !Field
      name: SAI1_CLK_PRED
      bit_offset: 6
      bit_width: 3
      description: Divider for sai1 clock pred.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI1_CLK_PRED_0
        1: SAI1_CLK_PRED_1
        2: SAI1_CLK_PRED_2
        3: SAI1_CLK_PRED_3
        4: SAI1_CLK_PRED_4
        5: SAI1_CLK_PRED_5
        6: SAI1_CLK_PRED_6
        7: SAI1_CLK_PRED_7
    - !Field
      name: FLEXIO1_CLK_PRED
      bit_offset: 9
      bit_width: 3
      description: Divider for flexio1 clock.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXIO1_CLK_PRED_0
        1: FLEXIO1_CLK_PRED_1
        2: FLEXIO1_CLK_PRED_2
        3: FLEXIO1_CLK_PRED_3
        4: FLEXIO1_CLK_PRED_4
        5: FLEXIO1_CLK_PRED_5
        6: FLEXIO1_CLK_PRED_6
        7: FLEXIO1_CLK_PRED_7
    - !Field
      name: SAI3_CLK_PODF
      bit_offset: 16
      bit_width: 6
      description: Divider for sai3 clock podf. The input clock to this divider should
        be lower than 300Mhz, the predivider can be used to achieve this.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
        16: DIVIDE_17
        17: DIVIDE_18
        18: DIVIDE_19
        19: DIVIDE_20
        20: DIVIDE_21
        21: DIVIDE_22
        22: DIVIDE_23
        23: DIVIDE_24
        24: DIVIDE_25
        25: DIVIDE_26
        26: DIVIDE_27
        27: DIVIDE_28
        28: DIVIDE_29
        29: DIVIDE_30
        30: DIVIDE_31
        31: DIVIDE_32
        32: DIVIDE_33
        33: DIVIDE_34
        34: DIVIDE_35
        35: DIVIDE_36
        36: DIVIDE_37
        37: DIVIDE_38
        38: DIVIDE_39
        39: DIVIDE_40
        40: DIVIDE_41
        41: DIVIDE_42
        42: DIVIDE_43
        43: DIVIDE_44
        44: DIVIDE_45
        45: DIVIDE_46
        46: DIVIDE_47
        47: DIVIDE_48
        48: DIVIDE_49
        49: DIVIDE_50
        50: DIVIDE_51
        51: DIVIDE_52
        52: DIVIDE_53
        53: DIVIDE_54
        54: DIVIDE_55
        55: DIVIDE_56
        56: DIVIDE_57
        57: DIVIDE_58
        58: DIVIDE_59
        59: DIVIDE_60
        60: DIVIDE_61
        61: DIVIDE_62
        62: DIVIDE_63
        63: DIVIDE_64
    - !Field
      name: SAI3_CLK_PRED
      bit_offset: 22
      bit_width: 3
      description: Divider for sai3 clock pred.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAI3_CLK_PRED_0
        1: SAI3_CLK_PRED_1
        2: SAI3_CLK_PRED_2
        3: SAI3_CLK_PRED_3
        4: SAI3_CLK_PRED_4
        5: SAI3_CLK_PRED_5
        6: SAI3_CLK_PRED_6
        7: SAI3_CLK_PRED_7
    - !Field
      name: FLEXIO1_CLK_PODF
      bit_offset: 25
      bit_width: 4
      description: Divider for flexio1 clock. Divider should be updated when output
        clock is gated.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
  - !Register
    name: CDCDR
    addr: 0x30
    size_bits: 32
    description: CCM D1 Clock Divider Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f00000
    fields:
    - !Field
      name: SPDIF0_CLK_SEL
      bit_offset: 20
      bit_width: 2
      description: Selector for spdif0 clock multiplexer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPDIF0_CLK_SEL_0
        1: SPDIF0_CLK_SEL_1
        3: SPDIF0_CLK_SEL_3
    - !Field
      name: SPDIF0_CLK_PODF
      bit_offset: 22
      bit_width: 3
      description: Divider for spdif0 clock podf. Divider should be updated when output
        clock is gated.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
    - !Field
      name: SPDIF0_CLK_PRED
      bit_offset: 25
      bit_width: 3
      description: Divider for spdif0 clock pred. Divider should be updated when output
        clock is gated.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
  - !Register
    name: CSCDR2
    addr: 0x38
    size_bits: 32
    description: CCM Serial Clock Divider Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x39000
    fields:
    - !Field
      name: LPI2C_CLK_SEL
      bit_offset: 18
      bit_width: 1
      description: Selector for the LPI2C clock multiplexor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPI2C_CLK_SEL_0
        1: LPI2C_CLK_SEL_1
    - !Field
      name: LPI2C_CLK_PODF
      bit_offset: 19
      bit_width: 6
      description: Divider for lpi2c clock podf. Divider should be updated when output
        clock is gated. The input clock to this divider should be lower than 300Mhz,
        the predivider can be used to achieve this.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVIDE_1
        1: DIVIDE_2
        2: DIVIDE_3
        3: DIVIDE_4
        4: DIVIDE_5
        5: DIVIDE_6
        6: DIVIDE_7
        7: DIVIDE_8
        8: DIVIDE_9
        9: DIVIDE_10
        10: DIVIDE_11
        11: DIVIDE_12
        12: DIVIDE_13
        13: DIVIDE_14
        14: DIVIDE_15
        15: DIVIDE_16
        16: DIVIDE_17
        17: DIVIDE_18
        18: DIVIDE_19
        19: DIVIDE_20
        20: DIVIDE_21
        21: DIVIDE_22
        22: DIVIDE_23
        23: DIVIDE_24
        24: DIVIDE_25
        25: DIVIDE_26
        26: DIVIDE_27
        27: DIVIDE_28
        28: DIVIDE_29
        29: DIVIDE_30
        30: DIVIDE_31
        31: DIVIDE_32
        32: DIVIDE_33
        33: DIVIDE_34
        34: DIVIDE_35
        35: DIVIDE_36
        36: DIVIDE_37
        37: DIVIDE_38
        38: DIVIDE_39
        39: DIVIDE_40
        40: DIVIDE_41
        41: DIVIDE_42
        42: DIVIDE_43
        43: DIVIDE_44
        44: DIVIDE_45
        45: DIVIDE_46
        46: DIVIDE_47
        47: DIVIDE_48
        48: DIVIDE_49
        49: DIVIDE_50
        50: DIVIDE_51
        51: DIVIDE_52
        52: DIVIDE_53
        53: DIVIDE_54
        54: DIVIDE_55
        55: DIVIDE_56
        56: DIVIDE_57
        57: DIVIDE_58
        58: DIVIDE_59
        59: DIVIDE_60
        60: DIVIDE_61
        61: DIVIDE_62
        62: DIVIDE_63
        63: DIVIDE_64
  - !Register
    name: CDHIPR
    addr: 0x48
    size_bits: 32
    description: CCM Divider Handshake In-Process Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AHB_PODF_BUSY
      bit_offset: 1
      bit_width: 1
      description: Busy indicator for ahb_podf.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AHB_PODF_BUSY_0
        1: AHB_PODF_BUSY_1
    - !Field
      name: FLEXSPI_PODF_BUSY
      bit_offset: 3
      bit_width: 1
      description: Busy indicator for flexspi_podf.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FLEXSPI_PODF_BUSY_0
        1: FLEXSPI_PODF_BUSY_1
    - !Field
      name: PERCLK_PODF_BUSY
      bit_offset: 4
      bit_width: 1
      description: Busy indicator for perclk_podf.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PERCLK_PODF_BUSY_0
        1: PERCLK_PODF_BUSY_1
    - !Field
      name: PERIPH_CLK_SEL_BUSY
      bit_offset: 5
      bit_width: 1
      description: Busy indicator for periph_clk_sel mux control.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PERIPH_CLK_SEL_BUSY_0
        1: PERIPH_CLK_SEL_BUSY_1
  - !Register
    name: CLPCR
    addr: 0x54
    size_bits: 32
    description: CCM Low Power Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x79
    fields:
    - !Field
      name: LPM
      bit_offset: 0
      bit_width: 2
      description: Setting the low power mode that system will enter on next assertion
        of dsm_request signal.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LPM_0
        1: LPM_1
        2: LPM_2
    - !Field
      name: ARM_CLK_DIS_ON_LPM
      bit_offset: 5
      bit_width: 1
      description: Define if ARM clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk,
        vl_wrck) will be disabled on wait mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARM_CLK_DIS_ON_LPM_0
        1: ARM_CLK_DIS_ON_LPM_1
    - !Field
      name: SBYOS
      bit_offset: 6
      bit_width: 1
      description: Standby clock oscillator bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBYOS_0
        1: SBYOS_1
    - !Field
      name: DIS_REF_OSC
      bit_offset: 7
      bit_width: 1
      description: dis_ref_osc - in run mode, software can manually control closing
        of external reference oscillator clock, i
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIS_REF_OSC_0
        1: DIS_REF_OSC_1
    - !Field
      name: VSTBY
      bit_offset: 8
      bit_width: 1
      description: Voltage standby request bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VSTBY_0
        1: VSTBY_1
    - !Field
      name: STBY_COUNT
      bit_offset: 9
      bit_width: 2
      description: Standby counter definition
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STBY_COUNT_0
        1: STBY_COUNT_1
        2: STBY_COUNT_2
        3: STBY_COUNT_3
    - !Field
      name: COSC_PWRDOWN
      bit_offset: 11
      bit_width: 1
      description: In run mode, software can manually control powering down of on
        chip oscillator, i
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COSC_PWRDOWN_0
        1: COSC_PWRDOWN_1
    - !Field
      name: MASK_CORE0_WFI
      bit_offset: 22
      bit_width: 1
      description: Mask WFI of core0 for entering low power mode Assertion of all
        bits[27:22] will generate low power mode request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_CORE0_WFI_0
        1: MASK_CORE0_WFI_1
    - !Field
      name: MASK_SCU_IDLE
      bit_offset: 26
      bit_width: 1
      description: Mask SCU IDLE for entering low power mode Assertion of all bits[27:22]
        will generate low power mode request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_SCU_IDLE_0
        1: MASK_SCU_IDLE_1
    - !Field
      name: MASK_L2CC_IDLE
      bit_offset: 27
      bit_width: 1
      description: Mask L2CC IDLE for entering low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_L2CC_IDLE_0
        1: MASK_L2CC_IDLE_1
  - !Register
    name: CISR
    addr: 0x58
    size_bits: 32
    description: CCM Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LRF_PLL
      bit_offset: 0
      bit_width: 1
      description: CCM interrupt request 2 generated due to lock of all enabled and
        not bypaseed PLLs
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LRF_PLL_0
        1: LRF_PLL_1
    - !Field
      name: COSC_READY
      bit_offset: 6
      bit_width: 1
      description: CCM interrupt request 2 generated due to on board oscillator ready,
        i
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COSC_READY_0
        1: COSC_READY_1
    - !Field
      name: FLEXSPI_PODF_LOADED
      bit_offset: 16
      bit_width: 1
      description: CCM interrupt request 1 generated due to frequency change of flexspi_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXSPI_PODF_LOADED_0
        1: FLEXSPI_PODF_LOADED_1
    - !Field
      name: PERCLK_PODF_LOADED
      bit_offset: 18
      bit_width: 1
      description: CCM interrupt request 1 generated due to frequency change of perclk_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PERCLK_PODF_LOADED_0
        1: PERCLK_PODF_LOADED_1
    - !Field
      name: AHB_PODF_LOADED
      bit_offset: 20
      bit_width: 1
      description: CCM interrupt request 1 generated due to frequency change of ahb_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AHB_PODF_LOADED_0
        1: AHB_PODF_LOADED_1
    - !Field
      name: PERIPH_CLK_SEL_LOADED
      bit_offset: 22
      bit_width: 1
      description: CCM interrupt request 1 generated due to update of periph_clk_sel.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PERIPH_CLK_SEL_LOADED_0
        1: PERIPH_CLK_SEL_LOADED_1
  - !Register
    name: CIMR
    addr: 0x5c
    size_bits: 32
    description: CCM Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MASK_LRF_PLL
      bit_offset: 0
      bit_width: 1
      description: mask interrupt generation due to lrf of PLLs
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_LRF_PLL_0
        1: MASK_LRF_PLL_1
    - !Field
      name: MASK_COSC_READY
      bit_offset: 6
      bit_width: 1
      description: mask interrupt generation due to on board oscillator ready
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_COSC_READY_0
        1: MASK_COSC_READY_1
    - !Field
      name: MASK_FLEXSPI_PODF_LOADED
      bit_offset: 16
      bit_width: 1
      description: mask interrupt generation due to update of flexspi_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_FLEXSPI_PODF_LOADED_0
        1: MASK_FLEXSPI_PODF_LOADED_1
    - !Field
      name: MASK_PERCLK_PODF_LOADED
      bit_offset: 18
      bit_width: 1
      description: mask interrupt generation due to update of perclk_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_PERCLK_PODF_LOADED_0
        1: MASK_PERCLK_PODF_LOADED_1
    - !Field
      name: MASK_AHB_PODF_LOADED
      bit_offset: 20
      bit_width: 1
      description: mask interrupt generation due to frequency change of ahb_podf
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_AHB_PODF_LOADED_0
        1: MASK_AHB_PODF_LOADED_1
    - !Field
      name: MASK_PERIPH_CLK_SEL_LOADED
      bit_offset: 22
      bit_width: 1
      description: mask interrupt generation due to update of periph_clk_sel.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASK_PERIPH_CLK_SEL_LOADED_0
        1: MASK_PERIPH_CLK_SEL_LOADED_1
  - !Register
    name: CCOSR
    addr: 0x60
    size_bits: 32
    description: CCM Clock Output Source Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa0001
    fields:
    - !Field
      name: CLKO1_SEL
      bit_offset: 0
      bit_width: 4
      description: Selection of the clock to be generated on CCM_CLKO1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKO1_SEL_0
        1: CLKO1_SEL_1
        2: CLKO1_SEL_2
        11: CLKO1_SEL_11
        12: CLKO1_SEL_12
        13: CLKO1_SEL_13
        15: CLKO1_SEL_15
    - !Field
      name: CLKO1_DIV
      bit_offset: 4
      bit_width: 3
      description: Setting the divider of CCM_CLKO1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKO1_DIV_0
        1: CLKO1_DIV_1
        2: CLKO1_DIV_2
        3: CLKO1_DIV_3
        4: CLKO1_DIV_4
        5: CLKO1_DIV_5
        6: CLKO1_DIV_6
        7: CLKO1_DIV_7
    - !Field
      name: CLKO1_EN
      bit_offset: 7
      bit_width: 1
      description: Enable of CCM_CLKO1 clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKO1_EN_0
        1: CLKO1_EN_1
    - !Field
      name: CLK_OUT_SEL
      bit_offset: 8
      bit_width: 1
      description: CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_OUT_SEL_0
        1: CLK_OUT_SEL_1
    - !Field
      name: CLKO2_SEL
      bit_offset: 16
      bit_width: 5
      description: Selection of the clock to be generated on CCM_CLKO2
      read_allowed: true
      write_allowed: true
      enum_values:
        6: CLKO2_SEL_6
        14: CLKO2_SEL_14
        16: CLKO2_SEL_16
        18: CLKO2_SEL_18
        20: CLKO2_SEL_20
        22: CLKO2_SEL_22
        27: CLKO2_SEL_27
        28: CLKO2_SEL_28
        29: CLKO2_SEL_29
    - !Field
      name: CLKO2_DIV
      bit_offset: 21
      bit_width: 3
      description: Setting the divider of CCM_CLKO2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKO2_DIV_0
        1: CLKO2_DIV_1
        2: CLKO2_DIV_2
        3: CLKO2_DIV_3
        4: CLKO2_DIV_4
        5: CLKO2_DIV_5
        6: CLKO2_DIV_6
        7: CLKO2_DIV_7
    - !Field
      name: CLKO2_EN
      bit_offset: 24
      bit_width: 1
      description: Enable of CCM_CLKO2 clock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKO2_EN_0
        1: CLKO2_EN_1
  - !Register
    name: CGPR
    addr: 0x64
    size_bits: 32
    description: CCM General Purpose Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000
    fields:
    - !Field
      name: PMIC_DELAY_SCALER
      bit_offset: 0
      bit_width: 1
      description: Defines clock dividion of clock for stby_count (pmic delay counter)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PMIC_DELAY_SCALER_0
        1: PMIC_DELAY_SCALER_1
    - !Field
      name: EFUSE_PROG_SUPPLY_GATE
      bit_offset: 4
      bit_width: 1
      description: Defines the value of the output signal cgpr_dout[4]. Gate of program
        supply for efuse programing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EFUSE_PROG_SUPPLY_GATE_0
        1: EFUSE_PROG_SUPPLY_GATE_1
    - !Field
      name: SYS_MEM_DS_CTRL
      bit_offset: 14
      bit_width: 2
      description: System memory DS control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYS_MEM_DS_CTRL_0
        1: SYS_MEM_DS_CTRL_1
        2: SYS_MEM_DS_CTRL_2
    - !Field
      name: FPL
      bit_offset: 16
      bit_width: 1
      description: Fast PLL enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPL_0
        1: FPL_1
    - !Field
      name: INT_MEM_CLK_LPM
      bit_offset: 17
      bit_width: 1
      description: Control for the Deep Sleep signal to the ARM Platform memories
        with additional control logic based on the ARM WFI signal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INT_MEM_CLK_LPM_0
        1: INT_MEM_CLK_LPM_1
  - !Register
    name: CCGR0
    addr: 0x68
    size_bits: 32
    description: CCM Clock Gating Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: aips_tz1 clocks (aips_tz1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: aips_tz2 clocks (aips_tz2_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: mqs clock ( mqs_hmclk_clock_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: flexspi_exsc clock (flexspi_exsc_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: sim_m_clk_r_clk_enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: dcp clock (dcp_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: lpuart3 clock (lpuart3_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: trace clock (trace_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: gpt2 bus clocks (gpt2_bus_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: gpt2 serial clocks (gpt2_serial_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: lpuart2 clock (lpuart2_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: gpio2_clocks (gpio2_clk_enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR1
    addr: 0x6c
    size_bits: 32
    description: CCM Clock Gating Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: lpspi1 clocks (lpspi1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: lpspi2 clocks (lpspi2_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: pit clocks (pit_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: adc1 clock (adc1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: gpt1 bus clock (gpt_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: gpt1 serial clock (gpt_serial_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: lpuart4 clock (lpuart4_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: gpio1 clock (gpio1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: csu clock (csu_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: gpio5 clock (gpio5_clk_enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR2
    addr: 0x70
    size_bits: 32
    description: CCM Clock Gating Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: ocram_exsc clock (ocram_exsc_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: iomuxc_snvs clock (iomuxc_snvs_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: lpi2c1 clock (lpi2c1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: lpi2c2 clock (lpi2c2_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: OCOTP_CTRL clock (iim_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: xbar1 clock (xbar1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR3
    addr: 0x74
    size_bits: 32
    description: CCM Clock Gating Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: aoi1 clock (aoi1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: ewm clocks (ewm_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: wdog1 clock (wdog1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: flexram clock (flexram_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: The OCRAM clock cannot be turned off when the CM cache is running
        on this device.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR4
    addr: 0x78
    size_bits: 32
    description: CCM Clock Gating Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: sim_m7_clk_r_enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: iomuxc clock (iomuxc_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: iomuxc gpr clock (iomuxc_gpr_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: sim_m7 clock (sim_m7_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: sim_m clocks (sim_m_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: sim_ems clocks (sim_ems_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: pwm1 clocks (pwm1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: dma_ps clocks (dma_ps_clk_enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR5
    addr: 0x7c
    size_bits: 32
    description: CCM Clock Gating Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: rom clock (rom_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: flexio1 clock (flexio1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: wdog3 clock (wdog3_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: dma clock (dma_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: kpp clock (kpp_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: wdog2 clock (wdog2_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: spdif clock (spdif_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: sai1 clock (sai1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: sai3 clock (sai3_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: lpuart1 clock (lpuart1_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: snvs_hp clock (snvs_hp_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: snvs_lp clock (snvs_lp_clk_enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCGR6
    addr: 0x80
    size_bits: 32
    description: CCM Clock Gating Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CG0
      bit_offset: 0
      bit_width: 2
      description: usboh3 clock (usboh3_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG1
      bit_offset: 2
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG2
      bit_offset: 4
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG3
      bit_offset: 6
      bit_width: 2
      description: dcdc clocks (dcdc_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG4
      bit_offset: 8
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG5
      bit_offset: 10
      bit_width: 2
      description: flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also
        be cleared, when flexspi_clk_enable is cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG6
      bit_offset: 12
      bit_width: 2
      description: trng clock (trng_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG7
      bit_offset: 14
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG8
      bit_offset: 16
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG9
      bit_offset: 18
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG10
      bit_offset: 20
      bit_width: 2
      description: sim_per clock (sim_per_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG11
      bit_offset: 22
      bit_width: 2
      description: anadig clocks (anadig_clk_enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG12
      bit_offset: 24
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG13
      bit_offset: 26
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG14
      bit_offset: 28
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: CG15
      bit_offset: 30
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMEOR
    addr: 0x88
    size_bits: 32
    description: CCM Module Enable Overide Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MOD_EN_OV_GPT
      bit_offset: 5
      bit_width: 1
      description: Overide clock enable signal from GPT - clock will not be gated
        based on GPT's signal 'ipg_enable_clk'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MOD_EN_OV_GPT_0
        1: MOD_EN_OV_GPT_1
    - !Field
      name: MOD_EN_OV_PIT
      bit_offset: 6
      bit_width: 1
      description: Overide clock enable signal from PIT - clock will not be gated
        based on PIT's signal 'ipg_enable_clk'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MOD_EN_OV_PIT_0
        1: MOD_EN_OV_PIT_1
    - !Field
      name: MOD_EN_OV_TRNG
      bit_offset: 9
      bit_width: 1
      description: Overide clock enable signal from TRNG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MOD_EN_OV_TRNG_0
        1: MOD_EN_OV_TRNG_1
- !Module
  name: ROMC
  description: ROMC
  base_addr: 0x40180000
  size: 0x20c
  registers:
  - !Register
    name: ROMPATCHCNTL
    addr: 0xf4
    size_bits: 32
    description: ROMC Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8400000
    fields:
    - !Field
      name: DATAFIX
      bit_offset: 0
      bit_width: 8
      description: Data Fix Enable - Controls the use of the first 8 address comparators
        for 1-word data fix or for code patch routine
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DATAFIX_0
        1: DATAFIX_1
    - !Field
      name: DIS
      bit_offset: 29
      bit_width: 1
      description: ROMC Disable -- This bit, when set, disables all ROMC operations
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIS_0
        1: DIS_1
  - !Register
    name: ROMPATCHENH
    addr: 0xf8
    size_bits: 32
    description: ROMC Enable Register High
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: ROMPATCHENL
    addr: 0xfc
    size_bits: 32
    description: ROMC Enable Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 16
      description: Enable Address Comparator - This bit enables the corresponding
        address comparator to trigger an event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENABLE_0
        1: ENABLE_1
  - !Register
    name: ROMPATCHSR
    addr: 0x208
    size_bits: 32
    description: ROMC Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: ROMC Source Number - Binary encoding of the number of the address
        comparator which has an address match in the most recent patch event on ROMC
        AHB
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOURCE_0
        1: SOURCE_1
        15: SOURCE_15
    - !Field
      name: SW
      bit_offset: 17
      bit_width: 1
      description: ROMC AHB Multiple Address Comparator matches Indicator - Indicates
        that multiple address comparator matches occurred
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SW_0
        1: SW_1
  - !Register
    name: ROMPATCH7D
    addr: 0xd4
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH6D
    addr: 0xd8
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH5D
    addr: 0xdc
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH4D
    addr: 0xe0
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH3D
    addr: 0xe4
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH2D
    addr: 0xe8
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH1D
    addr: 0xec
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH0D
    addr: 0xf0
    size_bits: 32
    description: ROMC Data Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAX
      bit_offset: 0
      bit_width: 32
      description: Data Fix Registers - Stores the data used for 1-word data fix operations
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH0A
    addr: 0x100
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH1A
    addr: 0x104
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH2A
    addr: 0x108
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH3A
    addr: 0x10c
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH4A
    addr: 0x110
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH5A
    addr: 0x114
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH6A
    addr: 0x118
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH7A
    addr: 0x11c
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH8A
    addr: 0x120
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH9A
    addr: 0x124
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH10A
    addr: 0x128
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH11A
    addr: 0x12c
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH12A
    addr: 0x130
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH13A
    addr: 0x134
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH14A
    addr: 0x138
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROMPATCH15A
    addr: 0x13c
    size_bits: 32
    description: ROMC Address Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THUMBX
      bit_offset: 0
      bit_width: 1
      description: THUMB Comparator Select - Indicates that this address will trigger
        a THUMB opcode patch or an Arm opcode patch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: THUMBX_0
        1: THUMBX_1
    - !Field
      name: ADDRX
      bit_offset: 1
      bit_width: 22
      description: Address Comparator Registers - Indicates the memory address to
        be watched
      read_allowed: true
      write_allowed: true
- !Module
  name: LPUART1
  description: LPUART
  base_addr: 0x40184000
  size: 0x30
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4010003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: FEATURE_1
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: GLOBAL
    addr: 0x8
    size_bits: 32
    description: LPUART Global Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
  - !Register
    name: PINCFG
    addr: 0xc
    size_bits: 32
    description: LPUART Pin Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRGSEL
      bit_offset: 0
      bit_width: 2
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSEL_0
        1: TRGSEL_1
        2: TRGSEL_2
        3: TRGSEL_3
  - !Register
    name: BAUD
    addr: 0x10
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBNS_0
        1: SBNS_1
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIE_0
        1: RXEDGIE_1
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIE_0
        1: LBKDIE_1
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RESYNCDIS_0
        1: RESYNCDIS_1
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BOTHEDGE_0
        1: BOTHEDGE_1
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        1: MATCFG_1
        2: MATCFG_2
        3: MATCFG_3
    - !Field
      name: RIDMAE
      bit_offset: 20
      bit_width: 1
      description: Receiver Idle DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIDMAE_0
        1: RIDMAE_1
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMAE_0
        1: RDMAE_1
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDMAE_0
        1: TDMAE_1
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSR_0
        3: OSR_3
        4: OSR_4
        5: OSR_5
        6: OSR_6
        7: OSR_7
        8: OSR_8
        9: OSR_9
        10: OSR_10
        11: OSR_11
        12: OSR_12
        13: OSR_13
        14: OSR_14
        15: OSR_15
        16: OSR_16
        17: OSR_17
        18: OSR_18
        19: OSR_19
        20: OSR_20
        21: OSR_21
        22: OSR_22
        23: OSR_23
        24: OSR_24
        25: OSR_25
        26: OSR_26
        27: OSR_27
        28: OSR_28
        29: OSR_29
        30: OSR_30
        31: OSR_31
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M10_0
        1: M10_1
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN2_0
        1: MAEN2_1
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN1_0
        1: MAEN1_1
  - !Register
    name: STAT
    addr: 0x14
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2F_0
        1: MA2F_1
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1F_0
        1: MA1F_1
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PF_0
        1: PF_1
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FE_0
        1: FE_1
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NF_0
        1: NF_1
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OR_0
        1: OR_1
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLE_0
        1: IDLE_1
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDRF_0
        1: RDRF_1
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TC_0
        1: TC_1
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDRE_0
        1: TDRE_1
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RAF_0
        1: RAF_1
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDE_0
        1: LBKDE_1
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BRK13_0
        1: BRK13_1
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWUID_0
        1: RWUID_1
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXINV_0
        1: RXINV_1
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSBF_0
        1: MSBF_1
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: RXD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIF_0
        1: RXEDGIF_1
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIF_0
        1: LBKDIF_1
  - !Register
    name: CTRL
    addr: 0x18
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT_0
        1: PT_1
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PE_0
        1: PE_1
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILT_0
        1: ILT_1
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAKE_0
        1: WAKE_1
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M_0
        1: M_1
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSRC_0
        1: RSRC_1
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOOPS_0
        1: LOOPS_1
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLECFG_0
        1: IDLECFG_1
        2: IDLECFG_2
        3: IDLECFG_3
        4: IDLECFG_4
        5: IDLECFG_5
        6: IDLECFG_6
        7: IDLECFG_7
    - !Field
      name: M7
      bit_offset: 11
      bit_width: 1
      description: 7-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_0
        1: M7_1
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2IE_0
        1: MA2IE_1
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1IE_0
        1: MA1IE_1
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBK_0
        1: SBK_1
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWU_0
        1: RWU_1
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILIE_0
        1: ILIE_1
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PEIE_0
        1: PEIE_1
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NEIE_0
        1: NEIE_1
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ORIE_0
        1: ORIE_1
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXINV_0
        1: TXINV_1
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: TXD Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDIR_0
        1: TXDIR_1
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: R0T0
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: R1T1
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: R2T2
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: R3T3
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: R4T4
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: R5T5
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: R6T6
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: R7T7
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: R8T8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: R9T9
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IDLINE_0
        1: IDLINE_1
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRETSC_0
        1: FRETSC_1
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: PARITYE
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PARITYE_0
        1: PARITYE_1
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: NOISY
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOISY_0
        1: NOISY_1
  - !Register
    name: MATCH
    addr: 0x20
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x24
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSE_0
        1: TXCTSE_1
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSE_0
        1: TXRTSE_1
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSPOL_0
        1: TXRTSPOL_1
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXRTSE_0
        1: RXRTSE_1
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSC_0
        1: TXCTSC_1
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSSRC_0
        1: TXCTSSRC_1
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 2
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TNP_0
        1: TNP_1
        2: TNP_2
        3: TNP_3
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IREN_0
        1: IREN_1
  - !Register
    name: FIFO
    addr: 0x28
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00011
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXFIFOSIZE_0
        1: RXFIFOSIZE_1
        2: RXFIFOSIZE_2
        3: RXFIFOSIZE_3
        4: RXFIFOSIZE_4
        5: RXFIFOSIZE_5
        6: RXFIFOSIZE_6
        7: RXFIFOSIZE_7
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFE_0
        1: RXFE_1
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXFIFOSIZE_0
        1: TXFIFOSIZE_1
        2: TXFIFOSIZE_2
        3: TXFIFOSIZE_3
        4: TXFIFOSIZE_4
        5: TXFIFOSIZE_5
        6: TXFIFOSIZE_6
        7: TXFIFOSIZE_7
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFE_0
        1: TXFE_1
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUFE_0
        1: RXUFE_1
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOFE_0
        1: TXOFE_1
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXIDEN_0
        1: RXIDEN_1
        2: RXIDEN_2
        3: RXIDEN_3
        4: RXIDEN_4
        5: RXIDEN_5
        6: RXIDEN_6
        7: RXIDEN_7
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFLUSH_0
        1: RXFLUSH_1
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFLUSH_0
        1: TXFLUSH_1
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUF_0
        1: RXUF_1
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOF_0
        1: TXOF_1
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXEMPT_0
        1: TXEMPT_1
  - !Register
    name: WATER
    addr: 0x2c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 3
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 3
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART2
  description: LPUART
  base_addr: 0x40188000
  size: 0x30
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4010003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: FEATURE_1
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: GLOBAL
    addr: 0x8
    size_bits: 32
    description: LPUART Global Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
  - !Register
    name: PINCFG
    addr: 0xc
    size_bits: 32
    description: LPUART Pin Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRGSEL
      bit_offset: 0
      bit_width: 2
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSEL_0
        1: TRGSEL_1
        2: TRGSEL_2
        3: TRGSEL_3
  - !Register
    name: BAUD
    addr: 0x10
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBNS_0
        1: SBNS_1
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIE_0
        1: RXEDGIE_1
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIE_0
        1: LBKDIE_1
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RESYNCDIS_0
        1: RESYNCDIS_1
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BOTHEDGE_0
        1: BOTHEDGE_1
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        1: MATCFG_1
        2: MATCFG_2
        3: MATCFG_3
    - !Field
      name: RIDMAE
      bit_offset: 20
      bit_width: 1
      description: Receiver Idle DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIDMAE_0
        1: RIDMAE_1
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMAE_0
        1: RDMAE_1
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDMAE_0
        1: TDMAE_1
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSR_0
        3: OSR_3
        4: OSR_4
        5: OSR_5
        6: OSR_6
        7: OSR_7
        8: OSR_8
        9: OSR_9
        10: OSR_10
        11: OSR_11
        12: OSR_12
        13: OSR_13
        14: OSR_14
        15: OSR_15
        16: OSR_16
        17: OSR_17
        18: OSR_18
        19: OSR_19
        20: OSR_20
        21: OSR_21
        22: OSR_22
        23: OSR_23
        24: OSR_24
        25: OSR_25
        26: OSR_26
        27: OSR_27
        28: OSR_28
        29: OSR_29
        30: OSR_30
        31: OSR_31
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M10_0
        1: M10_1
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN2_0
        1: MAEN2_1
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN1_0
        1: MAEN1_1
  - !Register
    name: STAT
    addr: 0x14
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2F_0
        1: MA2F_1
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1F_0
        1: MA1F_1
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PF_0
        1: PF_1
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FE_0
        1: FE_1
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NF_0
        1: NF_1
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OR_0
        1: OR_1
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLE_0
        1: IDLE_1
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDRF_0
        1: RDRF_1
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TC_0
        1: TC_1
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDRE_0
        1: TDRE_1
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RAF_0
        1: RAF_1
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDE_0
        1: LBKDE_1
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BRK13_0
        1: BRK13_1
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWUID_0
        1: RWUID_1
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXINV_0
        1: RXINV_1
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSBF_0
        1: MSBF_1
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: RXD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIF_0
        1: RXEDGIF_1
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIF_0
        1: LBKDIF_1
  - !Register
    name: CTRL
    addr: 0x18
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT_0
        1: PT_1
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PE_0
        1: PE_1
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILT_0
        1: ILT_1
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAKE_0
        1: WAKE_1
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M_0
        1: M_1
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSRC_0
        1: RSRC_1
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOOPS_0
        1: LOOPS_1
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLECFG_0
        1: IDLECFG_1
        2: IDLECFG_2
        3: IDLECFG_3
        4: IDLECFG_4
        5: IDLECFG_5
        6: IDLECFG_6
        7: IDLECFG_7
    - !Field
      name: M7
      bit_offset: 11
      bit_width: 1
      description: 7-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_0
        1: M7_1
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2IE_0
        1: MA2IE_1
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1IE_0
        1: MA1IE_1
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBK_0
        1: SBK_1
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWU_0
        1: RWU_1
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILIE_0
        1: ILIE_1
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PEIE_0
        1: PEIE_1
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NEIE_0
        1: NEIE_1
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ORIE_0
        1: ORIE_1
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXINV_0
        1: TXINV_1
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: TXD Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDIR_0
        1: TXDIR_1
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: R0T0
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: R1T1
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: R2T2
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: R3T3
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: R4T4
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: R5T5
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: R6T6
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: R7T7
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: R8T8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: R9T9
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IDLINE_0
        1: IDLINE_1
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRETSC_0
        1: FRETSC_1
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: PARITYE
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PARITYE_0
        1: PARITYE_1
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: NOISY
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOISY_0
        1: NOISY_1
  - !Register
    name: MATCH
    addr: 0x20
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x24
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSE_0
        1: TXCTSE_1
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSE_0
        1: TXRTSE_1
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSPOL_0
        1: TXRTSPOL_1
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXRTSE_0
        1: RXRTSE_1
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSC_0
        1: TXCTSC_1
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSSRC_0
        1: TXCTSSRC_1
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 2
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TNP_0
        1: TNP_1
        2: TNP_2
        3: TNP_3
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IREN_0
        1: IREN_1
  - !Register
    name: FIFO
    addr: 0x28
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00011
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXFIFOSIZE_0
        1: RXFIFOSIZE_1
        2: RXFIFOSIZE_2
        3: RXFIFOSIZE_3
        4: RXFIFOSIZE_4
        5: RXFIFOSIZE_5
        6: RXFIFOSIZE_6
        7: RXFIFOSIZE_7
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFE_0
        1: RXFE_1
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXFIFOSIZE_0
        1: TXFIFOSIZE_1
        2: TXFIFOSIZE_2
        3: TXFIFOSIZE_3
        4: TXFIFOSIZE_4
        5: TXFIFOSIZE_5
        6: TXFIFOSIZE_6
        7: TXFIFOSIZE_7
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFE_0
        1: TXFE_1
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUFE_0
        1: RXUFE_1
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOFE_0
        1: TXOFE_1
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXIDEN_0
        1: RXIDEN_1
        2: RXIDEN_2
        3: RXIDEN_3
        4: RXIDEN_4
        5: RXIDEN_5
        6: RXIDEN_6
        7: RXIDEN_7
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFLUSH_0
        1: RXFLUSH_1
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFLUSH_0
        1: TXFLUSH_1
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUF_0
        1: RXUF_1
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOF_0
        1: TXOF_1
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXEMPT_0
        1: TXEMPT_1
  - !Register
    name: WATER
    addr: 0x2c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 3
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 3
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART3
  description: LPUART
  base_addr: 0x4018c000
  size: 0x30
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4010003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: FEATURE_1
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: GLOBAL
    addr: 0x8
    size_bits: 32
    description: LPUART Global Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
  - !Register
    name: PINCFG
    addr: 0xc
    size_bits: 32
    description: LPUART Pin Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRGSEL
      bit_offset: 0
      bit_width: 2
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSEL_0
        1: TRGSEL_1
        2: TRGSEL_2
        3: TRGSEL_3
  - !Register
    name: BAUD
    addr: 0x10
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBNS_0
        1: SBNS_1
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIE_0
        1: RXEDGIE_1
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIE_0
        1: LBKDIE_1
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RESYNCDIS_0
        1: RESYNCDIS_1
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BOTHEDGE_0
        1: BOTHEDGE_1
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        1: MATCFG_1
        2: MATCFG_2
        3: MATCFG_3
    - !Field
      name: RIDMAE
      bit_offset: 20
      bit_width: 1
      description: Receiver Idle DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIDMAE_0
        1: RIDMAE_1
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMAE_0
        1: RDMAE_1
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDMAE_0
        1: TDMAE_1
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSR_0
        3: OSR_3
        4: OSR_4
        5: OSR_5
        6: OSR_6
        7: OSR_7
        8: OSR_8
        9: OSR_9
        10: OSR_10
        11: OSR_11
        12: OSR_12
        13: OSR_13
        14: OSR_14
        15: OSR_15
        16: OSR_16
        17: OSR_17
        18: OSR_18
        19: OSR_19
        20: OSR_20
        21: OSR_21
        22: OSR_22
        23: OSR_23
        24: OSR_24
        25: OSR_25
        26: OSR_26
        27: OSR_27
        28: OSR_28
        29: OSR_29
        30: OSR_30
        31: OSR_31
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M10_0
        1: M10_1
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN2_0
        1: MAEN2_1
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN1_0
        1: MAEN1_1
  - !Register
    name: STAT
    addr: 0x14
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2F_0
        1: MA2F_1
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1F_0
        1: MA1F_1
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PF_0
        1: PF_1
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FE_0
        1: FE_1
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NF_0
        1: NF_1
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OR_0
        1: OR_1
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLE_0
        1: IDLE_1
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDRF_0
        1: RDRF_1
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TC_0
        1: TC_1
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDRE_0
        1: TDRE_1
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RAF_0
        1: RAF_1
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDE_0
        1: LBKDE_1
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BRK13_0
        1: BRK13_1
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWUID_0
        1: RWUID_1
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXINV_0
        1: RXINV_1
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSBF_0
        1: MSBF_1
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: RXD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIF_0
        1: RXEDGIF_1
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIF_0
        1: LBKDIF_1
  - !Register
    name: CTRL
    addr: 0x18
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT_0
        1: PT_1
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PE_0
        1: PE_1
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILT_0
        1: ILT_1
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAKE_0
        1: WAKE_1
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M_0
        1: M_1
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSRC_0
        1: RSRC_1
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOOPS_0
        1: LOOPS_1
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLECFG_0
        1: IDLECFG_1
        2: IDLECFG_2
        3: IDLECFG_3
        4: IDLECFG_4
        5: IDLECFG_5
        6: IDLECFG_6
        7: IDLECFG_7
    - !Field
      name: M7
      bit_offset: 11
      bit_width: 1
      description: 7-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_0
        1: M7_1
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2IE_0
        1: MA2IE_1
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1IE_0
        1: MA1IE_1
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBK_0
        1: SBK_1
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWU_0
        1: RWU_1
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILIE_0
        1: ILIE_1
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PEIE_0
        1: PEIE_1
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NEIE_0
        1: NEIE_1
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ORIE_0
        1: ORIE_1
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXINV_0
        1: TXINV_1
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: TXD Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDIR_0
        1: TXDIR_1
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: R0T0
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: R1T1
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: R2T2
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: R3T3
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: R4T4
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: R5T5
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: R6T6
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: R7T7
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: R8T8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: R9T9
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IDLINE_0
        1: IDLINE_1
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRETSC_0
        1: FRETSC_1
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: PARITYE
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PARITYE_0
        1: PARITYE_1
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: NOISY
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOISY_0
        1: NOISY_1
  - !Register
    name: MATCH
    addr: 0x20
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x24
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSE_0
        1: TXCTSE_1
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSE_0
        1: TXRTSE_1
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSPOL_0
        1: TXRTSPOL_1
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXRTSE_0
        1: RXRTSE_1
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSC_0
        1: TXCTSC_1
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSSRC_0
        1: TXCTSSRC_1
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 2
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TNP_0
        1: TNP_1
        2: TNP_2
        3: TNP_3
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IREN_0
        1: IREN_1
  - !Register
    name: FIFO
    addr: 0x28
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00011
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXFIFOSIZE_0
        1: RXFIFOSIZE_1
        2: RXFIFOSIZE_2
        3: RXFIFOSIZE_3
        4: RXFIFOSIZE_4
        5: RXFIFOSIZE_5
        6: RXFIFOSIZE_6
        7: RXFIFOSIZE_7
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFE_0
        1: RXFE_1
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXFIFOSIZE_0
        1: TXFIFOSIZE_1
        2: TXFIFOSIZE_2
        3: TXFIFOSIZE_3
        4: TXFIFOSIZE_4
        5: TXFIFOSIZE_5
        6: TXFIFOSIZE_6
        7: TXFIFOSIZE_7
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFE_0
        1: TXFE_1
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUFE_0
        1: RXUFE_1
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOFE_0
        1: TXOFE_1
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXIDEN_0
        1: RXIDEN_1
        2: RXIDEN_2
        3: RXIDEN_3
        4: RXIDEN_4
        5: RXIDEN_5
        6: RXIDEN_6
        7: RXIDEN_7
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFLUSH_0
        1: RXFLUSH_1
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFLUSH_0
        1: TXFLUSH_1
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUF_0
        1: RXUF_1
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOF_0
        1: TXOF_1
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXEMPT_0
        1: TXEMPT_1
  - !Register
    name: WATER
    addr: 0x2c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 3
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 3
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPUART4
  description: LPUART
  base_addr: 0x40190000
  size: 0x30
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4010003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        1: FEATURE_1
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: GLOBAL
    addr: 0x8
    size_bits: 32
    description: LPUART Global Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
  - !Register
    name: PINCFG
    addr: 0xc
    size_bits: 32
    description: LPUART Pin Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRGSEL
      bit_offset: 0
      bit_width: 2
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSEL_0
        1: TRGSEL_1
        2: TRGSEL_2
        3: TRGSEL_3
  - !Register
    name: BAUD
    addr: 0x10
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBNS_0
        1: SBNS_1
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIE_0
        1: RXEDGIE_1
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIE_0
        1: LBKDIE_1
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RESYNCDIS_0
        1: RESYNCDIS_1
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BOTHEDGE_0
        1: BOTHEDGE_1
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        1: MATCFG_1
        2: MATCFG_2
        3: MATCFG_3
    - !Field
      name: RIDMAE
      bit_offset: 20
      bit_width: 1
      description: Receiver Idle DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIDMAE_0
        1: RIDMAE_1
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMAE_0
        1: RDMAE_1
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDMAE_0
        1: TDMAE_1
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OSR_0
        3: OSR_3
        4: OSR_4
        5: OSR_5
        6: OSR_6
        7: OSR_7
        8: OSR_8
        9: OSR_9
        10: OSR_10
        11: OSR_11
        12: OSR_12
        13: OSR_13
        14: OSR_14
        15: OSR_15
        16: OSR_16
        17: OSR_17
        18: OSR_18
        19: OSR_19
        20: OSR_20
        21: OSR_21
        22: OSR_22
        23: OSR_23
        24: OSR_24
        25: OSR_25
        26: OSR_26
        27: OSR_27
        28: OSR_28
        29: OSR_29
        30: OSR_30
        31: OSR_31
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M10_0
        1: M10_1
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN2_0
        1: MAEN2_1
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MAEN1_0
        1: MAEN1_1
  - !Register
    name: STAT
    addr: 0x14
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2F_0
        1: MA2F_1
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1F_0
        1: MA1F_1
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PF_0
        1: PF_1
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FE_0
        1: FE_1
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NF_0
        1: NF_1
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OR_0
        1: OR_1
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLE_0
        1: IDLE_1
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDRF_0
        1: RDRF_1
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TC_0
        1: TC_1
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDRE_0
        1: TDRE_1
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RAF_0
        1: RAF_1
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDE_0
        1: LBKDE_1
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BRK13_0
        1: BRK13_1
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWUID_0
        1: RWUID_1
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXINV_0
        1: RXINV_1
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSBF_0
        1: MSBF_1
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: RXD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXEDGIF_0
        1: RXEDGIF_1
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LBKDIF_0
        1: LBKDIF_1
  - !Register
    name: CTRL
    addr: 0x18
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PT_0
        1: PT_1
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PE_0
        1: PE_1
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILT_0
        1: ILT_1
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAKE_0
        1: WAKE_1
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M_0
        1: M_1
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSRC_0
        1: RSRC_1
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOOPS_0
        1: LOOPS_1
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IDLECFG_0
        1: IDLECFG_1
        2: IDLECFG_2
        3: IDLECFG_3
        4: IDLECFG_4
        5: IDLECFG_5
        6: IDLECFG_6
        7: IDLECFG_7
    - !Field
      name: M7
      bit_offset: 11
      bit_width: 1
      description: 7-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: M7_0
        1: M7_1
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA2IE_0
        1: MA2IE_1
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MA1IE_0
        1: MA1IE_1
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SBK_0
        1: SBK_1
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWU_0
        1: RWU_1
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ILIE_0
        1: ILIE_1
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIE_0
        1: TIE_1
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PEIE_0
        1: PEIE_1
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NEIE_0
        1: NEIE_1
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ORIE_0
        1: ORIE_1
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXINV_0
        1: TXINV_1
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: TXD Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDIR_0
        1: TXDIR_1
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x1c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: R0T0
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: R1T1
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: R2T2
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: R3T3
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: R4T4
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: R5T5
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: R6T6
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: R7T7
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: R8T8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: R9T9
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IDLINE_0
        1: IDLINE_1
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRETSC_0
        1: FRETSC_1
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: PARITYE
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PARITYE_0
        1: PARITYE_1
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: NOISY
      read_allowed: true
      write_allowed: false
      enum_values:
        0: NOISY_0
        1: NOISY_1
  - !Register
    name: MATCH
    addr: 0x20
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x24
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSE_0
        1: TXCTSE_1
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSE_0
        1: TXRTSE_1
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXRTSPOL_0
        1: TXRTSPOL_1
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXRTSE_0
        1: RXRTSE_1
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSC_0
        1: TXCTSC_1
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCTSSRC_0
        1: TXCTSSRC_1
    - !Field
      name: RTSWATER
      bit_offset: 8
      bit_width: 2
      description: Receive RTS Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TNP_0
        1: TNP_1
        2: TNP_2
        3: TNP_3
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IREN_0
        1: IREN_1
  - !Register
    name: FIFO
    addr: 0x28
    size_bits: 32
    description: LPUART FIFO Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00011
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXFIFOSIZE_0
        1: RXFIFOSIZE_1
        2: RXFIFOSIZE_2
        3: RXFIFOSIZE_3
        4: RXFIFOSIZE_4
        5: RXFIFOSIZE_5
        6: RXFIFOSIZE_6
        7: RXFIFOSIZE_7
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFE_0
        1: RXFE_1
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXFIFOSIZE_0
        1: TXFIFOSIZE_1
        2: TXFIFOSIZE_2
        3: TXFIFOSIZE_3
        4: TXFIFOSIZE_4
        5: TXFIFOSIZE_5
        6: TXFIFOSIZE_6
        7: TXFIFOSIZE_7
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFE_0
        1: TXFE_1
    - !Field
      name: RXUFE
      bit_offset: 8
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUFE_0
        1: RXUFE_1
    - !Field
      name: TXOFE
      bit_offset: 9
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOFE_0
        1: TXOFE_1
    - !Field
      name: RXIDEN
      bit_offset: 10
      bit_width: 3
      description: Receiver Idle Empty Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXIDEN_0
        1: RXIDEN_1
        2: RXIDEN_2
        3: RXIDEN_3
        4: RXIDEN_4
        5: RXIDEN_5
        6: RXIDEN_6
        7: RXIDEN_7
    - !Field
      name: RXFLUSH
      bit_offset: 14
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXFLUSH_0
        1: RXFLUSH_1
    - !Field
      name: TXFLUSH
      bit_offset: 15
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXFLUSH_0
        1: TXFLUSH_1
    - !Field
      name: RXUF
      bit_offset: 16
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXUF_0
        1: RXUF_1
    - !Field
      name: TXOF
      bit_offset: 17
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXOF_0
        1: TXOF_1
    - !Field
      name: RXEMPT
      bit_offset: 22
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPT_0
        1: RXEMPT_1
    - !Field
      name: TXEMPT
      bit_offset: 23
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TXEMPT_0
        1: TXEMPT_1
  - !Register
    name: WATER
    addr: 0x2c
    size_bits: 32
    description: LPUART Watermark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXCOUNT
      bit_offset: 8
      bit_width: 3
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXCOUNT
      bit_offset: 24
      bit_width: 3
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: LPSPI1
  description: LPSPI
  base_addr: 0x40194000
  size: 0x78
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1020004
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Module Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        4: FEATURE_4
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x40404
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: PCSNUM
      bit_offset: 16
      bit_width: 8
      description: PCS Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEN
      bit_offset: 0
      bit_width: 1
      description: Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEN_0
        1: MEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: DOZEN
      bit_offset: 2
      bit_width: 1
      description: Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEN_0
        1: DOZEN_1
    - !Field
      name: DBGEN
      bit_offset: 3
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: WCF
      bit_offset: 8
      bit_width: 1
      description: Word Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WCF_0
        1: WCF_1
    - !Field
      name: FCF
      bit_offset: 9
      bit_width: 1
      description: Frame Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCF_0
        1: FCF_1
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCF_0
        1: TCF_1
    - !Field
      name: TEF
      bit_offset: 11
      bit_width: 1
      description: Transmit Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEF_0
        1: TEF_1
    - !Field
      name: REF
      bit_offset: 12
      bit_width: 1
      description: Receive Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: DMF
      bit_offset: 13
      bit_width: 1
      description: Data Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMF_0
        1: DMF_1
    - !Field
      name: MBF
      bit_offset: 24
      bit_width: 1
      description: Module Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MBF_0
        1: MBF_1
  - !Register
    name: IER
    addr: 0x18
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: WCIE
      bit_offset: 8
      bit_width: 1
      description: Word Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WCIE_0
        1: WCIE_1
    - !Field
      name: FCIE
      bit_offset: 9
      bit_width: 1
      description: Frame Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCIE_0
        1: FCIE_1
    - !Field
      name: TCIE
      bit_offset: 10
      bit_width: 1
      description: Transfer Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TEIE
      bit_offset: 11
      bit_width: 1
      description: Transmit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEIE_0
        1: TEIE_1
    - !Field
      name: REIE
      bit_offset: 12
      bit_width: 1
      description: Receive Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
    - !Field
      name: DMIE
      bit_offset: 13
      bit_width: 1
      description: Data Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMIE_0
        1: DMIE_1
  - !Register
    name: DER
    addr: 0x1c
    size_bits: 32
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
  - !Register
    name: CFGR0
    addr: 0x20
    size_bits: 32
    description: Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HREN
      bit_offset: 0
      bit_width: 1
      description: Host Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HREN_0
        1: HREN_1
    - !Field
      name: HRPOL
      bit_offset: 1
      bit_width: 1
      description: Host Request Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRPOL_0
        1: HRPOL_1
    - !Field
      name: HRSEL
      bit_offset: 2
      bit_width: 1
      description: Host Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRSEL_0
        1: HRSEL_1
    - !Field
      name: CIRFIFO
      bit_offset: 8
      bit_width: 1
      description: Circular FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CIRFIFO_0
        1: CIRFIFO_1
    - !Field
      name: RDMO
      bit_offset: 9
      bit_width: 1
      description: Receive Data Match Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMO_0
        1: RDMO_1
  - !Register
    name: CFGR1
    addr: 0x24
    size_bits: 32
    description: Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASTER
      bit_offset: 0
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASTER_0
        1: MASTER_1
    - !Field
      name: SAMPLE
      bit_offset: 1
      bit_width: 1
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAMPLE_0
        1: SAMPLE_1
    - !Field
      name: AUTOPCS
      bit_offset: 2
      bit_width: 1
      description: Automatic PCS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUTOPCS_0
        1: AUTOPCS_1
    - !Field
      name: NOSTALL
      bit_offset: 3
      bit_width: 1
      description: No Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOSTALL_0
        1: NOSTALL_1
    - !Field
      name: PCSPOL
      bit_offset: 8
      bit_width: 4
      description: Peripheral Chip Select Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCSPOL_0
        1: PCSPOL_1
    - !Field
      name: MATCFG
      bit_offset: 16
      bit_width: 3
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        2: MATCFG_2
        3: MATCFG_3
        4: MATCFG_4
        5: MATCFG_5
        6: MATCFG_6
        7: MATCFG_7
    - !Field
      name: PINCFG
      bit_offset: 24
      bit_width: 2
      description: Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: OUTCFG
      bit_offset: 26
      bit_width: 1
      description: Output Config
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTCFG_0
        1: OUTCFG_1
    - !Field
      name: PCSCFG
      bit_offset: 27
      bit_width: 1
      description: Peripheral Chip Select Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCSCFG_0
        1: PCSCFG_1
  - !Register
    name: DMR0
    addr: 0x30
    size_bits: 32
    description: Data Match Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH0
      bit_offset: 0
      bit_width: 32
      description: Match 0 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMR1
    addr: 0x34
    size_bits: 32
    description: Data Match Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH1
      bit_offset: 0
      bit_width: 32
      description: Match 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCR
    addr: 0x40
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCKDIV
      bit_offset: 0
      bit_width: 8
      description: SCK Divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBT
      bit_offset: 8
      bit_width: 8
      description: Delay Between Transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCSSCK
      bit_offset: 16
      bit_width: 8
      description: PCS-to-SCK Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKPCS
      bit_offset: 24
      bit_width: 8
      description: SCK-to-PCS Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCR
    addr: 0x58
    size_bits: 32
    description: FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 4
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 4
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSR
    addr: 0x5c
    size_bits: 32
    description: FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 5
      description: Transmit FIFO Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 5
      description: Receive FIFO Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCR
    addr: 0x60
    size_bits: 32
    description: Transmit Command Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: FRAMESZ
      bit_offset: 0
      bit_width: 12
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIDTH
      bit_offset: 16
      bit_width: 2
      description: Transfer Width
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIDTH_0
        1: WIDTH_1
        2: WIDTH_2
    - !Field
      name: TXMSK
      bit_offset: 18
      bit_width: 1
      description: Transmit Data Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXMSK_0
        1: TXMSK_1
    - !Field
      name: RXMSK
      bit_offset: 19
      bit_width: 1
      description: Receive Data Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXMSK_0
        1: RXMSK_1
    - !Field
      name: CONTC
      bit_offset: 20
      bit_width: 1
      description: Continuing Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CONTC_0
        1: CONTC_1
    - !Field
      name: CONT
      bit_offset: 21
      bit_width: 1
      description: Continuous Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CONT_0
        1: CONT_1
    - !Field
      name: BYSW
      bit_offset: 22
      bit_width: 1
      description: Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BYSW_0
        1: BYSW_1
    - !Field
      name: LSBF
      bit_offset: 23
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LSBF_0
        1: LSBF_1
    - !Field
      name: PCS
      bit_offset: 24
      bit_width: 2
      description: Peripheral Chip Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCS_0
        1: PCS_1
        2: PCS_2
        3: PCS_3
    - !Field
      name: PRESCALE
      bit_offset: 27
      bit_width: 3
      description: Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALE_0
        1: PRESCALE_1
        2: PRESCALE_2
        3: PRESCALE_3
        4: PRESCALE_4
        5: PRESCALE_5
        6: PRESCALE_6
        7: PRESCALE_7
    - !Field
      name: CPHA
      bit_offset: 30
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CPHA_0
        1: CPHA_1
    - !Field
      name: CPOL
      bit_offset: 31
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CPOL_0
        1: CPOL_1
  - !Register
    name: TDR
    addr: 0x64
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Transmit Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: RSR
    addr: 0x70
    size_bits: 32
    description: Receive Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: SOF
      bit_offset: 0
      bit_width: 1
      description: Start Of Frame
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOF_0
        1: SOF_1
    - !Field
      name: RXEMPTY
      bit_offset: 1
      bit_width: 1
      description: RX FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
  - !Register
    name: RDR
    addr: 0x74
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: LPSPI2
  description: LPSPI
  base_addr: 0x40198000
  size: 0x78
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1020004
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Module Identification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        4: FEATURE_4
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x40404
    fields:
    - !Field
      name: TXFIFO
      bit_offset: 0
      bit_width: 8
      description: Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO
      bit_offset: 8
      bit_width: 8
      description: Receive FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: PCSNUM
      bit_offset: 16
      bit_width: 8
      description: PCS Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEN
      bit_offset: 0
      bit_width: 1
      description: Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEN_0
        1: MEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: DOZEN
      bit_offset: 2
      bit_width: 1
      description: Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEN_0
        1: DOZEN_1
    - !Field
      name: DBGEN
      bit_offset: 3
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: WCF
      bit_offset: 8
      bit_width: 1
      description: Word Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WCF_0
        1: WCF_1
    - !Field
      name: FCF
      bit_offset: 9
      bit_width: 1
      description: Frame Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCF_0
        1: FCF_1
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCF_0
        1: TCF_1
    - !Field
      name: TEF
      bit_offset: 11
      bit_width: 1
      description: Transmit Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEF_0
        1: TEF_1
    - !Field
      name: REF
      bit_offset: 12
      bit_width: 1
      description: Receive Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: DMF
      bit_offset: 13
      bit_width: 1
      description: Data Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMF_0
        1: DMF_1
    - !Field
      name: MBF
      bit_offset: 24
      bit_width: 1
      description: Module Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MBF_0
        1: MBF_1
  - !Register
    name: IER
    addr: 0x18
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: WCIE
      bit_offset: 8
      bit_width: 1
      description: Word Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WCIE_0
        1: WCIE_1
    - !Field
      name: FCIE
      bit_offset: 9
      bit_width: 1
      description: Frame Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCIE_0
        1: FCIE_1
    - !Field
      name: TCIE
      bit_offset: 10
      bit_width: 1
      description: Transfer Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TCIE_0
        1: TCIE_1
    - !Field
      name: TEIE
      bit_offset: 11
      bit_width: 1
      description: Transmit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TEIE_0
        1: TEIE_1
    - !Field
      name: REIE
      bit_offset: 12
      bit_width: 1
      description: Receive Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
    - !Field
      name: DMIE
      bit_offset: 13
      bit_width: 1
      description: Data Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMIE_0
        1: DMIE_1
  - !Register
    name: DER
    addr: 0x1c
    size_bits: 32
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
  - !Register
    name: CFGR0
    addr: 0x20
    size_bits: 32
    description: Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HREN
      bit_offset: 0
      bit_width: 1
      description: Host Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HREN_0
        1: HREN_1
    - !Field
      name: HRPOL
      bit_offset: 1
      bit_width: 1
      description: Host Request Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRPOL_0
        1: HRPOL_1
    - !Field
      name: HRSEL
      bit_offset: 2
      bit_width: 1
      description: Host Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRSEL_0
        1: HRSEL_1
    - !Field
      name: CIRFIFO
      bit_offset: 8
      bit_width: 1
      description: Circular FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CIRFIFO_0
        1: CIRFIFO_1
    - !Field
      name: RDMO
      bit_offset: 9
      bit_width: 1
      description: Receive Data Match Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMO_0
        1: RDMO_1
  - !Register
    name: CFGR1
    addr: 0x24
    size_bits: 32
    description: Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASTER
      bit_offset: 0
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASTER_0
        1: MASTER_1
    - !Field
      name: SAMPLE
      bit_offset: 1
      bit_width: 1
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAMPLE_0
        1: SAMPLE_1
    - !Field
      name: AUTOPCS
      bit_offset: 2
      bit_width: 1
      description: Automatic PCS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUTOPCS_0
        1: AUTOPCS_1
    - !Field
      name: NOSTALL
      bit_offset: 3
      bit_width: 1
      description: No Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOSTALL_0
        1: NOSTALL_1
    - !Field
      name: PCSPOL
      bit_offset: 8
      bit_width: 4
      description: Peripheral Chip Select Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCSPOL_0
        1: PCSPOL_1
    - !Field
      name: MATCFG
      bit_offset: 16
      bit_width: 3
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        2: MATCFG_2
        3: MATCFG_3
        4: MATCFG_4
        5: MATCFG_5
        6: MATCFG_6
        7: MATCFG_7
    - !Field
      name: PINCFG
      bit_offset: 24
      bit_width: 2
      description: Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: OUTCFG
      bit_offset: 26
      bit_width: 1
      description: Output Config
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUTCFG_0
        1: OUTCFG_1
    - !Field
      name: PCSCFG
      bit_offset: 27
      bit_width: 1
      description: Peripheral Chip Select Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCSCFG_0
        1: PCSCFG_1
  - !Register
    name: DMR0
    addr: 0x30
    size_bits: 32
    description: Data Match Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH0
      bit_offset: 0
      bit_width: 32
      description: Match 0 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMR1
    addr: 0x34
    size_bits: 32
    description: Data Match Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH1
      bit_offset: 0
      bit_width: 32
      description: Match 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCR
    addr: 0x40
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCKDIV
      bit_offset: 0
      bit_width: 8
      description: SCK Divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBT
      bit_offset: 8
      bit_width: 8
      description: Delay Between Transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCSSCK
      bit_offset: 16
      bit_width: 8
      description: PCS-to-SCK Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCKPCS
      bit_offset: 24
      bit_width: 8
      description: SCK-to-PCS Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCR
    addr: 0x58
    size_bits: 32
    description: FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 4
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 4
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSR
    addr: 0x5c
    size_bits: 32
    description: FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 5
      description: Transmit FIFO Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 5
      description: Receive FIFO Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCR
    addr: 0x60
    size_bits: 32
    description: Transmit Command Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: FRAMESZ
      bit_offset: 0
      bit_width: 12
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIDTH
      bit_offset: 16
      bit_width: 2
      description: Transfer Width
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WIDTH_0
        1: WIDTH_1
        2: WIDTH_2
    - !Field
      name: TXMSK
      bit_offset: 18
      bit_width: 1
      description: Transmit Data Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXMSK_0
        1: TXMSK_1
    - !Field
      name: RXMSK
      bit_offset: 19
      bit_width: 1
      description: Receive Data Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXMSK_0
        1: RXMSK_1
    - !Field
      name: CONTC
      bit_offset: 20
      bit_width: 1
      description: Continuing Command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CONTC_0
        1: CONTC_1
    - !Field
      name: CONT
      bit_offset: 21
      bit_width: 1
      description: Continuous Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CONT_0
        1: CONT_1
    - !Field
      name: BYSW
      bit_offset: 22
      bit_width: 1
      description: Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BYSW_0
        1: BYSW_1
    - !Field
      name: LSBF
      bit_offset: 23
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LSBF_0
        1: LSBF_1
    - !Field
      name: PCS
      bit_offset: 24
      bit_width: 2
      description: Peripheral Chip Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PCS_0
        1: PCS_1
        2: PCS_2
        3: PCS_3
    - !Field
      name: PRESCALE
      bit_offset: 27
      bit_width: 3
      description: Prescaler Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALE_0
        1: PRESCALE_1
        2: PRESCALE_2
        3: PRESCALE_3
        4: PRESCALE_4
        5: PRESCALE_5
        6: PRESCALE_6
        7: PRESCALE_7
    - !Field
      name: CPHA
      bit_offset: 30
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CPHA_0
        1: CPHA_1
    - !Field
      name: CPOL
      bit_offset: 31
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CPOL_0
        1: CPOL_1
  - !Register
    name: TDR
    addr: 0x64
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Transmit Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: RSR
    addr: 0x70
    size_bits: 32
    description: Receive Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: SOF
      bit_offset: 0
      bit_width: 1
      description: Start Of Frame
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOF_0
        1: SOF_1
    - !Field
      name: RXEMPTY
      bit_offset: 1
      bit_width: 1
      description: RX FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
  - !Register
    name: RDR
    addr: 0x74
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: LPI2C1
  description: LPI2C
  base_addr: 0x401a4000
  size: 0x174
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1000003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        2: FEATURE_2
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: MTXFIFO
      bit_offset: 0
      bit_width: 4
      description: Master Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: MRXFIFO
      bit_offset: 8
      bit_width: 4
      description: Master Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: MCR
    addr: 0x10
    size_bits: 32
    description: Master Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEN
      bit_offset: 0
      bit_width: 1
      description: Master Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEN_0
        1: MEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: DOZEN
      bit_offset: 2
      bit_width: 1
      description: Doze mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEN_0
        1: DOZEN_1
    - !Field
      name: DBGEN
      bit_offset: 3
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: MSR
    addr: 0x14
    size_bits: 32
    description: Master Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: EPF
      bit_offset: 8
      bit_width: 1
      description: End Packet Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EPF_0
        1: EPF_1
    - !Field
      name: SDF
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDF_0
        1: SDF_1
    - !Field
      name: NDF
      bit_offset: 10
      bit_width: 1
      description: NACK Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NDF_0
        1: NDF_1
    - !Field
      name: ALF
      bit_offset: 11
      bit_width: 1
      description: Arbitration Lost Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALF_0
        1: ALF_1
    - !Field
      name: FEF
      bit_offset: 12
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: PLTF
      bit_offset: 13
      bit_width: 1
      description: Pin Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLTF_0
        1: PLTF_1
    - !Field
      name: DMF
      bit_offset: 14
      bit_width: 1
      description: Data Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMF_0
        1: DMF_1
    - !Field
      name: MBF
      bit_offset: 24
      bit_width: 1
      description: Master Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MBF_0
        1: MBF_1
    - !Field
      name: BBF
      bit_offset: 25
      bit_width: 1
      description: Bus Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BBF_0
        1: BBF_1
  - !Register
    name: MIER
    addr: 0x18
    size_bits: 32
    description: Master Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: EPIE
      bit_offset: 8
      bit_width: 1
      description: End Packet Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EPIE_0
        1: EPIE_1
    - !Field
      name: SDIE
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDIE_0
        1: SDIE_1
    - !Field
      name: NDIE
      bit_offset: 10
      bit_width: 1
      description: NACK Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NDIE_0
        1: NDIE_1
    - !Field
      name: ALIE
      bit_offset: 11
      bit_width: 1
      description: Arbitration Lost Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALIE_0
        1: ALIE_1
    - !Field
      name: FEIE
      bit_offset: 12
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: PLTIE
      bit_offset: 13
      bit_width: 1
      description: Pin Low Timeout Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLTIE_0
        1: PLTIE_1
    - !Field
      name: DMIE
      bit_offset: 14
      bit_width: 1
      description: Data Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMIE_0
        1: DMIE_1
  - !Register
    name: MDER
    addr: 0x1c
    size_bits: 32
    description: Master DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
  - !Register
    name: MCFGR0
    addr: 0x20
    size_bits: 32
    description: Master Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HREN
      bit_offset: 0
      bit_width: 1
      description: Host Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HREN_0
        1: HREN_1
    - !Field
      name: HRPOL
      bit_offset: 1
      bit_width: 1
      description: Host Request Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRPOL_0
        1: HRPOL_1
    - !Field
      name: HRSEL
      bit_offset: 2
      bit_width: 1
      description: Host Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRSEL_0
        1: HRSEL_1
    - !Field
      name: CIRFIFO
      bit_offset: 8
      bit_width: 1
      description: Circular FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CIRFIFO_0
        1: CIRFIFO_1
    - !Field
      name: RDMO
      bit_offset: 9
      bit_width: 1
      description: Receive Data Match Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMO_0
        1: RDMO_1
  - !Register
    name: MCFGR1
    addr: 0x24
    size_bits: 32
    description: Master Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALE
      bit_offset: 0
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALE_0
        1: PRESCALE_1
        2: PRESCALE_2
        3: PRESCALE_3
        4: PRESCALE_4
        5: PRESCALE_5
        6: PRESCALE_6
        7: PRESCALE_7
    - !Field
      name: AUTOSTOP
      bit_offset: 8
      bit_width: 1
      description: Automatic STOP Generation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUTOSTOP_0
        1: AUTOSTOP_1
    - !Field
      name: IGNACK
      bit_offset: 9
      bit_width: 1
      description: IGNACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IGNACK_0
        1: IGNACK_1
    - !Field
      name: TIMECFG
      bit_offset: 10
      bit_width: 1
      description: Timeout Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMECFG_0
        1: TIMECFG_1
    - !Field
      name: MATCFG
      bit_offset: 16
      bit_width: 3
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        2: MATCFG_2
        3: MATCFG_3
        4: MATCFG_4
        5: MATCFG_5
        6: MATCFG_6
        7: MATCFG_7
    - !Field
      name: PINCFG
      bit_offset: 24
      bit_width: 3
      description: Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
        4: PINCFG_4
        5: PINCFG_5
        6: PINCFG_6
        7: PINCFG_7
  - !Register
    name: MCFGR2
    addr: 0x28
    size_bits: 32
    description: Master Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUSIDLE
      bit_offset: 0
      bit_width: 12
      description: Bus Idle Timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSCL
      bit_offset: 16
      bit_width: 4
      description: Glitch Filter SCL
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSDA
      bit_offset: 24
      bit_width: 4
      description: Glitch Filter SDA
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCFGR3
    addr: 0x2c
    size_bits: 32
    description: Master Configuration Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PINLOW
      bit_offset: 8
      bit_width: 12
      description: Pin Low Timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: MDMR
    addr: 0x40
    size_bits: 32
    description: Master Data Match Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH0
      bit_offset: 0
      bit_width: 8
      description: Match 0 Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: MATCH1
      bit_offset: 16
      bit_width: 8
      description: Match 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCCR0
    addr: 0x48
    size_bits: 32
    description: Master Clock Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKLO
      bit_offset: 0
      bit_width: 6
      description: Clock Low Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKHI
      bit_offset: 8
      bit_width: 6
      description: Clock High Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: SETHOLD
      bit_offset: 16
      bit_width: 6
      description: Setup Hold Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 24
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCCR1
    addr: 0x50
    size_bits: 32
    description: Master Clock Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKLO
      bit_offset: 0
      bit_width: 6
      description: Clock Low Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKHI
      bit_offset: 8
      bit_width: 6
      description: Clock High Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: SETHOLD
      bit_offset: 16
      bit_width: 6
      description: Setup Hold Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 24
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: MFCR
    addr: 0x58
    size_bits: 32
    description: Master FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: MFSR
    addr: 0x5c
    size_bits: 32
    description: Master FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 3
      description: Transmit FIFO Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 3
      description: Receive FIFO Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: MTDR
    addr: 0x60
    size_bits: 32
    description: Master Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Transmit Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMD
      bit_offset: 8
      bit_width: 3
      description: Command Data
      read_allowed: false
      write_allowed: true
      enum_values:
        0: CMD_0
        1: CMD_1
        2: CMD_2
        3: CMD_3
        4: CMD_4
        5: CMD_5
        6: CMD_6
        7: CMD_7
  - !Register
    name: MRDR
    addr: 0x70
    size_bits: 32
    description: Master Receive Data Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Receive Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXEMPTY
      bit_offset: 14
      bit_width: 1
      description: RX Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
  - !Register
    name: SCR
    addr: 0x110
    size_bits: 32
    description: Slave Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEN
      bit_offset: 0
      bit_width: 1
      description: Slave Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEN_0
        1: SEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: FILTEN
      bit_offset: 4
      bit_width: 1
      description: Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FILTEN_0
        1: FILTEN_1
    - !Field
      name: FILTDZ
      bit_offset: 5
      bit_width: 1
      description: Filter Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FILTDZ_0
        1: FILTDZ_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: SSR
    addr: 0x114
    size_bits: 32
    description: Slave Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: AVF
      bit_offset: 2
      bit_width: 1
      description: Address Valid Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AVF_0
        1: AVF_1
    - !Field
      name: TAF
      bit_offset: 3
      bit_width: 1
      description: Transmit ACK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TAF_0
        1: TAF_1
    - !Field
      name: RSF
      bit_offset: 8
      bit_width: 1
      description: Repeated Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSF_0
        1: RSF_1
    - !Field
      name: SDF
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDF_0
        1: SDF_1
    - !Field
      name: BEF
      bit_offset: 10
      bit_width: 1
      description: Bit Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BEF_0
        1: BEF_1
    - !Field
      name: FEF
      bit_offset: 11
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: AM0F
      bit_offset: 12
      bit_width: 1
      description: Address Match 0 Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AM0F_0
        1: AM0F_1
    - !Field
      name: AM1F
      bit_offset: 13
      bit_width: 1
      description: Address Match 1 Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AM1F_0
        1: AM1F_1
    - !Field
      name: GCF
      bit_offset: 14
      bit_width: 1
      description: General Call Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: GCF_0
        1: GCF_1
    - !Field
      name: SARF
      bit_offset: 15
      bit_width: 1
      description: SMBus Alert Response Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SARF_0
        1: SARF_1
    - !Field
      name: SBF
      bit_offset: 24
      bit_width: 1
      description: Slave Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SBF_0
        1: SBF_1
    - !Field
      name: BBF
      bit_offset: 25
      bit_width: 1
      description: Bus Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BBF_0
        1: BBF_1
  - !Register
    name: SIER
    addr: 0x118
    size_bits: 32
    description: Slave Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: AVIE
      bit_offset: 2
      bit_width: 1
      description: Address Valid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVIE_0
        1: AVIE_1
    - !Field
      name: TAIE
      bit_offset: 3
      bit_width: 1
      description: Transmit ACK Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TAIE_0
        1: TAIE_1
    - !Field
      name: RSIE
      bit_offset: 8
      bit_width: 1
      description: Repeated Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSIE_0
        1: RSIE_1
    - !Field
      name: SDIE
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDIE_0
        1: SDIE_1
    - !Field
      name: BEIE
      bit_offset: 10
      bit_width: 1
      description: Bit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BEIE_0
        1: BEIE_1
    - !Field
      name: FEIE
      bit_offset: 11
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: AM0IE
      bit_offset: 12
      bit_width: 1
      description: Address Match 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AM0IE_0
        1: AM0IE_1
    - !Field
      name: AM1F
      bit_offset: 13
      bit_width: 1
      description: Address Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AM1F_0
        1: AM1F_1
    - !Field
      name: GCIE
      bit_offset: 14
      bit_width: 1
      description: General Call Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GCIE_0
        1: GCIE_1
    - !Field
      name: SARIE
      bit_offset: 15
      bit_width: 1
      description: SMBus Alert Response Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SARIE_0
        1: SARIE_1
  - !Register
    name: SDER
    addr: 0x11c
    size_bits: 32
    description: Slave DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
    - !Field
      name: AVDE
      bit_offset: 2
      bit_width: 1
      description: Address Valid DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVDE_0
        1: AVDE_1
  - !Register
    name: SCFGR1
    addr: 0x124
    size_bits: 32
    description: Slave Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADRSTALL
      bit_offset: 0
      bit_width: 1
      description: Address SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADRSTALL_0
        1: ADRSTALL_1
    - !Field
      name: RXSTALL
      bit_offset: 1
      bit_width: 1
      description: RX SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXSTALL_0
        1: RXSTALL_1
    - !Field
      name: TXDSTALL
      bit_offset: 2
      bit_width: 1
      description: TX Data SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDSTALL_0
        1: TXDSTALL_1
    - !Field
      name: ACKSTALL
      bit_offset: 3
      bit_width: 1
      description: ACK SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ACKSTALL_0
        1: ACKSTALL_1
    - !Field
      name: GCEN
      bit_offset: 8
      bit_width: 1
      description: General Call Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GCEN_0
        1: GCEN_1
    - !Field
      name: SAEN
      bit_offset: 9
      bit_width: 1
      description: SMBus Alert Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAEN_0
        1: SAEN_1
    - !Field
      name: TXCFG
      bit_offset: 10
      bit_width: 1
      description: Transmit Flag Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCFG_0
        1: TXCFG_1
    - !Field
      name: RXCFG
      bit_offset: 11
      bit_width: 1
      description: Receive Data Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXCFG_0
        1: RXCFG_1
    - !Field
      name: IGNACK
      bit_offset: 12
      bit_width: 1
      description: Ignore NACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IGNACK_0
        1: IGNACK_1
    - !Field
      name: HSMEN
      bit_offset: 13
      bit_width: 1
      description: High Speed Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HSMEN_0
        1: HSMEN_1
    - !Field
      name: ADDRCFG
      bit_offset: 16
      bit_width: 3
      description: Address Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADDRCFG_0
        1: ADDRCFG_1
        2: ADDRCFG_2
        3: ADDRCFG_3
        4: ADDRCFG_4
        5: ADDRCFG_5
        6: ADDRCFG_6
        7: ADDRCFG_7
  - !Register
    name: SCFGR2
    addr: 0x128
    size_bits: 32
    description: Slave Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKHOLD
      bit_offset: 0
      bit_width: 4
      description: Clock Hold Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 8
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSCL
      bit_offset: 16
      bit_width: 4
      description: Glitch Filter SCL
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSDA
      bit_offset: 24
      bit_width: 4
      description: Glitch Filter SDA
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAMR
    addr: 0x140
    size_bits: 32
    description: Slave Address Match Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR0
      bit_offset: 1
      bit_width: 10
      description: Address 0 Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR1
      bit_offset: 17
      bit_width: 10
      description: Address 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SASR
    addr: 0x150
    size_bits: 32
    description: Slave Address Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: RADDR
      bit_offset: 0
      bit_width: 11
      description: Received Address
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANV
      bit_offset: 14
      bit_width: 1
      description: Address Not Valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ANV_0
        1: ANV_1
  - !Register
    name: STAR
    addr: 0x154
    size_bits: 32
    description: Slave Transmit ACK Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXNACK
      bit_offset: 0
      bit_width: 1
      description: Transmit NACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXNACK_0
        1: TXNACK_1
  - !Register
    name: STDR
    addr: 0x160
    size_bits: 32
    description: Slave Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Transmit Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: SRDR
    addr: 0x170
    size_bits: 32
    description: Slave Receive Data Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Receive Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXEMPTY
      bit_offset: 14
      bit_width: 1
      description: RX Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
    - !Field
      name: SOF
      bit_offset: 15
      bit_width: 1
      description: Start Of Frame
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOF_0
        1: SOF_1
- !Module
  name: LPI2C2
  description: LPI2C
  base_addr: 0x401a8000
  size: 0x174
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1000003
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        2: FEATURE_2
        3: FEATURE_3
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x202
    fields:
    - !Field
      name: MTXFIFO
      bit_offset: 0
      bit_width: 4
      description: Master Transmit FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: MRXFIFO
      bit_offset: 8
      bit_width: 4
      description: Master Receive FIFO Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: MCR
    addr: 0x10
    size_bits: 32
    description: Master Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEN
      bit_offset: 0
      bit_width: 1
      description: Master Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEN_0
        1: MEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: DOZEN
      bit_offset: 2
      bit_width: 1
      description: Doze mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEN_0
        1: DOZEN_1
    - !Field
      name: DBGEN
      bit_offset: 3
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: MSR
    addr: 0x14
    size_bits: 32
    description: Master Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: EPF
      bit_offset: 8
      bit_width: 1
      description: End Packet Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EPF_0
        1: EPF_1
    - !Field
      name: SDF
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDF_0
        1: SDF_1
    - !Field
      name: NDF
      bit_offset: 10
      bit_width: 1
      description: NACK Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NDF_0
        1: NDF_1
    - !Field
      name: ALF
      bit_offset: 11
      bit_width: 1
      description: Arbitration Lost Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALF_0
        1: ALF_1
    - !Field
      name: FEF
      bit_offset: 12
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: PLTF
      bit_offset: 13
      bit_width: 1
      description: Pin Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLTF_0
        1: PLTF_1
    - !Field
      name: DMF
      bit_offset: 14
      bit_width: 1
      description: Data Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMF_0
        1: DMF_1
    - !Field
      name: MBF
      bit_offset: 24
      bit_width: 1
      description: Master Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MBF_0
        1: MBF_1
    - !Field
      name: BBF
      bit_offset: 25
      bit_width: 1
      description: Bus Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BBF_0
        1: BBF_1
  - !Register
    name: MIER
    addr: 0x18
    size_bits: 32
    description: Master Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: EPIE
      bit_offset: 8
      bit_width: 1
      description: End Packet Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EPIE_0
        1: EPIE_1
    - !Field
      name: SDIE
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDIE_0
        1: SDIE_1
    - !Field
      name: NDIE
      bit_offset: 10
      bit_width: 1
      description: NACK Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NDIE_0
        1: NDIE_1
    - !Field
      name: ALIE
      bit_offset: 11
      bit_width: 1
      description: Arbitration Lost Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALIE_0
        1: ALIE_1
    - !Field
      name: FEIE
      bit_offset: 12
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: PLTIE
      bit_offset: 13
      bit_width: 1
      description: Pin Low Timeout Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PLTIE_0
        1: PLTIE_1
    - !Field
      name: DMIE
      bit_offset: 14
      bit_width: 1
      description: Data Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DMIE_0
        1: DMIE_1
  - !Register
    name: MDER
    addr: 0x1c
    size_bits: 32
    description: Master DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
  - !Register
    name: MCFGR0
    addr: 0x20
    size_bits: 32
    description: Master Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HREN
      bit_offset: 0
      bit_width: 1
      description: Host Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HREN_0
        1: HREN_1
    - !Field
      name: HRPOL
      bit_offset: 1
      bit_width: 1
      description: Host Request Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRPOL_0
        1: HRPOL_1
    - !Field
      name: HRSEL
      bit_offset: 2
      bit_width: 1
      description: Host Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HRSEL_0
        1: HRSEL_1
    - !Field
      name: CIRFIFO
      bit_offset: 8
      bit_width: 1
      description: Circular FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CIRFIFO_0
        1: CIRFIFO_1
    - !Field
      name: RDMO
      bit_offset: 9
      bit_width: 1
      description: Receive Data Match Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDMO_0
        1: RDMO_1
  - !Register
    name: MCFGR1
    addr: 0x24
    size_bits: 32
    description: Master Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALE
      bit_offset: 0
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALE_0
        1: PRESCALE_1
        2: PRESCALE_2
        3: PRESCALE_3
        4: PRESCALE_4
        5: PRESCALE_5
        6: PRESCALE_6
        7: PRESCALE_7
    - !Field
      name: AUTOSTOP
      bit_offset: 8
      bit_width: 1
      description: Automatic STOP Generation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AUTOSTOP_0
        1: AUTOSTOP_1
    - !Field
      name: IGNACK
      bit_offset: 9
      bit_width: 1
      description: IGNACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IGNACK_0
        1: IGNACK_1
    - !Field
      name: TIMECFG
      bit_offset: 10
      bit_width: 1
      description: Timeout Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMECFG_0
        1: TIMECFG_1
    - !Field
      name: MATCFG
      bit_offset: 16
      bit_width: 3
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MATCFG_0
        2: MATCFG_2
        3: MATCFG_3
        4: MATCFG_4
        5: MATCFG_5
        6: MATCFG_6
        7: MATCFG_7
    - !Field
      name: PINCFG
      bit_offset: 24
      bit_width: 3
      description: Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
        4: PINCFG_4
        5: PINCFG_5
        6: PINCFG_6
        7: PINCFG_7
  - !Register
    name: MCFGR2
    addr: 0x28
    size_bits: 32
    description: Master Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BUSIDLE
      bit_offset: 0
      bit_width: 12
      description: Bus Idle Timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSCL
      bit_offset: 16
      bit_width: 4
      description: Glitch Filter SCL
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSDA
      bit_offset: 24
      bit_width: 4
      description: Glitch Filter SDA
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCFGR3
    addr: 0x2c
    size_bits: 32
    description: Master Configuration Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PINLOW
      bit_offset: 8
      bit_width: 12
      description: Pin Low Timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: MDMR
    addr: 0x40
    size_bits: 32
    description: Master Data Match Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH0
      bit_offset: 0
      bit_width: 8
      description: Match 0 Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: MATCH1
      bit_offset: 16
      bit_width: 8
      description: Match 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCCR0
    addr: 0x48
    size_bits: 32
    description: Master Clock Configuration Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKLO
      bit_offset: 0
      bit_width: 6
      description: Clock Low Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKHI
      bit_offset: 8
      bit_width: 6
      description: Clock High Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: SETHOLD
      bit_offset: 16
      bit_width: 6
      description: Setup Hold Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 24
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: MCCR1
    addr: 0x50
    size_bits: 32
    description: Master Clock Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKLO
      bit_offset: 0
      bit_width: 6
      description: Clock Low Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKHI
      bit_offset: 8
      bit_width: 6
      description: Clock High Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: SETHOLD
      bit_offset: 16
      bit_width: 6
      description: Setup Hold Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 24
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: MFCR
    addr: 0x58
    size_bits: 32
    description: Master FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 2
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXWATER
      bit_offset: 16
      bit_width: 2
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: MFSR
    addr: 0x5c
    size_bits: 32
    description: Master FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 3
      description: Transmit FIFO Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCOUNT
      bit_offset: 16
      bit_width: 3
      description: Receive FIFO Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: MTDR
    addr: 0x60
    size_bits: 32
    description: Master Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Transmit Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: CMD
      bit_offset: 8
      bit_width: 3
      description: Command Data
      read_allowed: false
      write_allowed: true
      enum_values:
        0: CMD_0
        1: CMD_1
        2: CMD_2
        3: CMD_3
        4: CMD_4
        5: CMD_5
        6: CMD_6
        7: CMD_7
  - !Register
    name: MRDR
    addr: 0x70
    size_bits: 32
    description: Master Receive Data Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Receive Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXEMPTY
      bit_offset: 14
      bit_width: 1
      description: RX Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
  - !Register
    name: SCR
    addr: 0x110
    size_bits: 32
    description: Slave Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEN
      bit_offset: 0
      bit_width: 1
      description: Slave Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEN_0
        1: SEN_1
    - !Field
      name: RST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RST_0
        1: RST_1
    - !Field
      name: FILTEN
      bit_offset: 4
      bit_width: 1
      description: Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FILTEN_0
        1: FILTEN_1
    - !Field
      name: FILTDZ
      bit_offset: 5
      bit_width: 1
      description: Filter Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FILTDZ_0
        1: FILTDZ_1
    - !Field
      name: RTF
      bit_offset: 8
      bit_width: 1
      description: Reset Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RTF_0
        1: RTF_1
    - !Field
      name: RRF
      bit_offset: 9
      bit_width: 1
      description: Reset Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RRF_0
        1: RRF_1
  - !Register
    name: SSR
    addr: 0x114
    size_bits: 32
    description: Slave Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDF
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TDF_0
        1: TDF_1
    - !Field
      name: RDF
      bit_offset: 1
      bit_width: 1
      description: Receive Data Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RDF_0
        1: RDF_1
    - !Field
      name: AVF
      bit_offset: 2
      bit_width: 1
      description: Address Valid Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AVF_0
        1: AVF_1
    - !Field
      name: TAF
      bit_offset: 3
      bit_width: 1
      description: Transmit ACK Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TAF_0
        1: TAF_1
    - !Field
      name: RSF
      bit_offset: 8
      bit_width: 1
      description: Repeated Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSF_0
        1: RSF_1
    - !Field
      name: SDF
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDF_0
        1: SDF_1
    - !Field
      name: BEF
      bit_offset: 10
      bit_width: 1
      description: Bit Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BEF_0
        1: BEF_1
    - !Field
      name: FEF
      bit_offset: 11
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: AM0F
      bit_offset: 12
      bit_width: 1
      description: Address Match 0 Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AM0F_0
        1: AM0F_1
    - !Field
      name: AM1F
      bit_offset: 13
      bit_width: 1
      description: Address Match 1 Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AM1F_0
        1: AM1F_1
    - !Field
      name: GCF
      bit_offset: 14
      bit_width: 1
      description: General Call Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: GCF_0
        1: GCF_1
    - !Field
      name: SARF
      bit_offset: 15
      bit_width: 1
      description: SMBus Alert Response Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SARF_0
        1: SARF_1
    - !Field
      name: SBF
      bit_offset: 24
      bit_width: 1
      description: Slave Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SBF_0
        1: SBF_1
    - !Field
      name: BBF
      bit_offset: 25
      bit_width: 1
      description: Bus Busy Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BBF_0
        1: BBF_1
  - !Register
    name: SIER
    addr: 0x118
    size_bits: 32
    description: Slave Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDIE_0
        1: TDIE_1
    - !Field
      name: RDIE
      bit_offset: 1
      bit_width: 1
      description: Receive Data Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDIE_0
        1: RDIE_1
    - !Field
      name: AVIE
      bit_offset: 2
      bit_width: 1
      description: Address Valid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVIE_0
        1: AVIE_1
    - !Field
      name: TAIE
      bit_offset: 3
      bit_width: 1
      description: Transmit ACK Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TAIE_0
        1: TAIE_1
    - !Field
      name: RSIE
      bit_offset: 8
      bit_width: 1
      description: Repeated Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RSIE_0
        1: RSIE_1
    - !Field
      name: SDIE
      bit_offset: 9
      bit_width: 1
      description: STOP Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SDIE_0
        1: SDIE_1
    - !Field
      name: BEIE
      bit_offset: 10
      bit_width: 1
      description: Bit Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BEIE_0
        1: BEIE_1
    - !Field
      name: FEIE
      bit_offset: 11
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: AM0IE
      bit_offset: 12
      bit_width: 1
      description: Address Match 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AM0IE_0
        1: AM0IE_1
    - !Field
      name: AM1F
      bit_offset: 13
      bit_width: 1
      description: Address Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AM1F_0
        1: AM1F_1
    - !Field
      name: GCIE
      bit_offset: 14
      bit_width: 1
      description: General Call Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GCIE_0
        1: GCIE_1
    - !Field
      name: SARIE
      bit_offset: 15
      bit_width: 1
      description: SMBus Alert Response Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SARIE_0
        1: SARIE_1
  - !Register
    name: SDER
    addr: 0x11c
    size_bits: 32
    description: Slave DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDDE
      bit_offset: 0
      bit_width: 1
      description: Transmit Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TDDE_0
        1: TDDE_1
    - !Field
      name: RDDE
      bit_offset: 1
      bit_width: 1
      description: Receive Data DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RDDE_0
        1: RDDE_1
    - !Field
      name: AVDE
      bit_offset: 2
      bit_width: 1
      description: Address Valid DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AVDE_0
        1: AVDE_1
  - !Register
    name: SCFGR1
    addr: 0x124
    size_bits: 32
    description: Slave Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADRSTALL
      bit_offset: 0
      bit_width: 1
      description: Address SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADRSTALL_0
        1: ADRSTALL_1
    - !Field
      name: RXSTALL
      bit_offset: 1
      bit_width: 1
      description: RX SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXSTALL_0
        1: RXSTALL_1
    - !Field
      name: TXDSTALL
      bit_offset: 2
      bit_width: 1
      description: TX Data SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXDSTALL_0
        1: TXDSTALL_1
    - !Field
      name: ACKSTALL
      bit_offset: 3
      bit_width: 1
      description: ACK SCL Stall
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ACKSTALL_0
        1: ACKSTALL_1
    - !Field
      name: GCEN
      bit_offset: 8
      bit_width: 1
      description: General Call Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GCEN_0
        1: GCEN_1
    - !Field
      name: SAEN
      bit_offset: 9
      bit_width: 1
      description: SMBus Alert Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SAEN_0
        1: SAEN_1
    - !Field
      name: TXCFG
      bit_offset: 10
      bit_width: 1
      description: Transmit Flag Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXCFG_0
        1: TXCFG_1
    - !Field
      name: RXCFG
      bit_offset: 11
      bit_width: 1
      description: Receive Data Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RXCFG_0
        1: RXCFG_1
    - !Field
      name: IGNACK
      bit_offset: 12
      bit_width: 1
      description: Ignore NACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IGNACK_0
        1: IGNACK_1
    - !Field
      name: HSMEN
      bit_offset: 13
      bit_width: 1
      description: High Speed Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HSMEN_0
        1: HSMEN_1
    - !Field
      name: ADDRCFG
      bit_offset: 16
      bit_width: 3
      description: Address Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ADDRCFG_0
        1: ADDRCFG_1
        2: ADDRCFG_2
        3: ADDRCFG_3
        4: ADDRCFG_4
        5: ADDRCFG_5
        6: ADDRCFG_6
        7: ADDRCFG_7
  - !Register
    name: SCFGR2
    addr: 0x128
    size_bits: 32
    description: Slave Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKHOLD
      bit_offset: 0
      bit_width: 4
      description: Clock Hold Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAVD
      bit_offset: 8
      bit_width: 6
      description: Data Valid Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSCL
      bit_offset: 16
      bit_width: 4
      description: Glitch Filter SCL
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTSDA
      bit_offset: 24
      bit_width: 4
      description: Glitch Filter SDA
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAMR
    addr: 0x140
    size_bits: 32
    description: Slave Address Match Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR0
      bit_offset: 1
      bit_width: 10
      description: Address 0 Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR1
      bit_offset: 17
      bit_width: 10
      description: Address 1 Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SASR
    addr: 0x150
    size_bits: 32
    description: Slave Address Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: RADDR
      bit_offset: 0
      bit_width: 11
      description: Received Address
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANV
      bit_offset: 14
      bit_width: 1
      description: Address Not Valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ANV_0
        1: ANV_1
  - !Register
    name: STAR
    addr: 0x154
    size_bits: 32
    description: Slave Transmit ACK Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXNACK
      bit_offset: 0
      bit_width: 1
      description: Transmit NACK
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TXNACK_0
        1: TXNACK_1
  - !Register
    name: STDR
    addr: 0x160
    size_bits: 32
    description: Slave Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Transmit Data
      read_allowed: false
      write_allowed: true
  - !Register
    name: SRDR
    addr: 0x170
    size_bits: 32
    description: Slave Receive Data Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Receive Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXEMPTY
      bit_offset: 14
      bit_width: 1
      description: RX Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RXEMPTY_0
        1: RXEMPTY_1
    - !Field
      name: SOF
      bit_offset: 15
      bit_width: 1
      description: Start Of Frame
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SOF_0
        1: SOF_1
- !Module
  name: FLEXIO1
  description: FLEXIO
  base_addr: 0x401ac000
  size: 0x7a0
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1010001
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FEATURE_0
        1: FEATURE_1
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2200808
    fields:
    - !Field
      name: SHIFTER
      bit_offset: 0
      bit_width: 8
      description: Shifter Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER
      bit_offset: 8
      bit_width: 8
      description: Timer Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN
      bit_offset: 16
      bit_width: 8
      description: Pin Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRIGGER
      bit_offset: 24
      bit_width: 8
      description: Trigger Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: FlexIO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLEXEN
      bit_offset: 0
      bit_width: 1
      description: FlexIO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLEXEN_0
        1: FLEXEN_1
    - !Field
      name: SWRST
      bit_offset: 1
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SWRST_0
        1: SWRST_1
    - !Field
      name: FASTACC
      bit_offset: 2
      bit_width: 1
      description: Fast Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FASTACC_0
        1: FASTACC_1
    - !Field
      name: DBGE
      bit_offset: 30
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGE_0
        1: DBGE_1
    - !Field
      name: DOZEN
      bit_offset: 31
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEN_0
        1: DOZEN_1
  - !Register
    name: PIN
    addr: 0xc
    size_bits: 32
    description: Pin State Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Pin Data Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHIFTSTAT
    addr: 0x10
    size_bits: 32
    description: Shifter Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSF
      bit_offset: 0
      bit_width: 8
      description: Shifter Status Flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTERR
    addr: 0x14
    size_bits: 32
    description: Shifter Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEF
      bit_offset: 0
      bit_width: 8
      description: Shifter Error Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMSTAT
    addr: 0x18
    size_bits: 32
    description: Timer Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSF
      bit_offset: 0
      bit_width: 8
      description: Timer Status Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTSIEN
    addr: 0x20
    size_bits: 32
    description: Shifter Status Interrupt Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSIE
      bit_offset: 0
      bit_width: 8
      description: Shifter Status Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTEIEN
    addr: 0x24
    size_bits: 32
    description: Shifter Error Interrupt Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEIE
      bit_offset: 0
      bit_width: 8
      description: Shifter Error Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMIEN
    addr: 0x28
    size_bits: 32
    description: Timer Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEIE
      bit_offset: 0
      bit_width: 8
      description: Timer Status Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTSDEN
    addr: 0x30
    size_bits: 32
    description: Shifter Status DMA Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSDE
      bit_offset: 0
      bit_width: 8
      description: Shifter Status DMA Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTSTATE
    addr: 0x40
    size_bits: 32
    description: Shifter State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 3
      description: Current State Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[0]
    addr: 0x80
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[1]
    addr: 0x84
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[2]
    addr: 0x88
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[3]
    addr: 0x8c
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[4]
    addr: 0x90
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[5]
    addr: 0x94
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[6]
    addr: 0x98
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCTL[7]
    addr: 0x9c
    size_bits: 32
    description: Shifter Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMOD
      bit_offset: 0
      bit_width: 3
      description: Shifter Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SMOD_0
        1: SMOD_1
        2: SMOD_2
        4: SMOD_4
        5: SMOD_5
        6: SMOD_6
        7: SMOD_7
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Shifter Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Shifter Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Shifter Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TIMPOL
      bit_offset: 23
      bit_width: 1
      description: Timer Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMPOL_0
        1: TIMPOL_1
    - !Field
      name: TIMSEL
      bit_offset: 24
      bit_width: 3
      description: Timer Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[0]
    addr: 0x100
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[1]
    addr: 0x104
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[2]
    addr: 0x108
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[3]
    addr: 0x10c
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[4]
    addr: 0x110
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[5]
    addr: 0x114
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[6]
    addr: 0x118
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTCFG[7]
    addr: 0x11c
    size_bits: 32
    description: Shifter Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSTART
      bit_offset: 0
      bit_width: 2
      description: Shifter Start bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTART_0
        1: SSTART_1
        2: SSTART_2
        3: SSTART_3
    - !Field
      name: SSTOP
      bit_offset: 4
      bit_width: 2
      description: Shifter Stop bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SSTOP_0
        2: SSTOP_2
        3: SSTOP_3
    - !Field
      name: INSRC
      bit_offset: 8
      bit_width: 1
      description: Input Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INSRC_0
        1: INSRC_1
    - !Field
      name: PWIDTH
      bit_offset: 16
      bit_width: 5
      description: Parallel Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[0]
    addr: 0x200
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[1]
    addr: 0x204
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[2]
    addr: 0x208
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[3]
    addr: 0x20c
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[4]
    addr: 0x210
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[5]
    addr: 0x214
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[6]
    addr: 0x218
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUF[7]
    addr: 0x21c
    size_bits: 32
    description: Shifter Buffer N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUF
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[0]
    addr: 0x280
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[1]
    addr: 0x284
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[2]
    addr: 0x288
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[3]
    addr: 0x28c
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[4]
    addr: 0x290
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[5]
    addr: 0x294
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[6]
    addr: 0x298
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBIS[7]
    addr: 0x29c
    size_bits: 32
    description: Shifter Buffer N Bit Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[0]
    addr: 0x300
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[1]
    addr: 0x304
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[2]
    addr: 0x308
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[3]
    addr: 0x30c
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[4]
    addr: 0x310
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[5]
    addr: 0x314
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[6]
    addr: 0x318
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBYS[7]
    addr: 0x31c
    size_bits: 32
    description: Shifter Buffer N Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBYS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[0]
    addr: 0x380
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[1]
    addr: 0x384
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[2]
    addr: 0x388
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[3]
    addr: 0x38c
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[4]
    addr: 0x390
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[5]
    addr: 0x394
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[6]
    addr: 0x398
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFBBS[7]
    addr: 0x39c
    size_bits: 32
    description: Shifter Buffer N Bit Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFBBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[0]
    addr: 0x400
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[1]
    addr: 0x404
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[2]
    addr: 0x408
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[3]
    addr: 0x40c
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[4]
    addr: 0x410
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[5]
    addr: 0x414
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[6]
    addr: 0x418
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCTL[7]
    addr: 0x41c
    size_bits: 32
    description: Timer Control N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMOD
      bit_offset: 0
      bit_width: 2
      description: Timer Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOD_0
        1: TIMOD_1
        2: TIMOD_2
        3: TIMOD_3
    - !Field
      name: PINPOL
      bit_offset: 7
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINPOL_0
        1: PINPOL_1
    - !Field
      name: PINSEL
      bit_offset: 8
      bit_width: 5
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: PINCFG
      bit_offset: 16
      bit_width: 2
      description: Timer Pin Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PINCFG_0
        1: PINCFG_1
        2: PINCFG_2
        3: PINCFG_3
    - !Field
      name: TRGSRC
      bit_offset: 22
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGSRC_0
        1: TRGSRC_1
    - !Field
      name: TRGPOL
      bit_offset: 23
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGPOL_0
        1: TRGPOL_1
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 6
      description: Trigger Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCFG[0]
    addr: 0x480
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[1]
    addr: 0x484
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[2]
    addr: 0x488
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[3]
    addr: 0x48c
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[4]
    addr: 0x490
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[5]
    addr: 0x494
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[6]
    addr: 0x498
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCFG[7]
    addr: 0x49c
    size_bits: 32
    description: Timer Configuration N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTART
      bit_offset: 1
      bit_width: 1
      description: Timer Start Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTART_0
        1: TSTART_1
    - !Field
      name: TSTOP
      bit_offset: 4
      bit_width: 2
      description: Timer Stop Bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TSTOP_0
        1: TSTOP_1
        2: TSTOP_2
        3: TSTOP_3
    - !Field
      name: TIMENA
      bit_offset: 8
      bit_width: 3
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMENA_0
        1: TIMENA_1
        2: TIMENA_2
        3: TIMENA_3
        4: TIMENA_4
        5: TIMENA_5
        6: TIMENA_6
        7: TIMENA_7
    - !Field
      name: TIMDIS
      bit_offset: 12
      bit_width: 3
      description: Timer Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDIS_0
        1: TIMDIS_1
        2: TIMDIS_2
        3: TIMDIS_3
        4: TIMDIS_4
        5: TIMDIS_5
        6: TIMDIS_6
    - !Field
      name: TIMRST
      bit_offset: 16
      bit_width: 3
      description: Timer Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMRST_0
        2: TIMRST_2
        3: TIMRST_3
        4: TIMRST_4
        6: TIMRST_6
        7: TIMRST_7
    - !Field
      name: TIMDEC
      bit_offset: 20
      bit_width: 2
      description: Timer Decrement
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMDEC_0
        1: TIMDEC_1
        2: TIMDEC_2
        3: TIMDEC_3
    - !Field
      name: TIMOUT
      bit_offset: 24
      bit_width: 2
      description: Timer Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TIMOUT_0
        1: TIMOUT_1
        2: TIMOUT_2
        3: TIMOUT_3
  - !Register
    name: TIMCMP[0]
    addr: 0x500
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[1]
    addr: 0x504
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[2]
    addr: 0x508
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[3]
    addr: 0x50c
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[4]
    addr: 0x510
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[5]
    addr: 0x514
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[6]
    addr: 0x518
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMCMP[7]
    addr: 0x51c
    size_bits: 32
    description: Timer Compare N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Timer Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[0]
    addr: 0x680
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[1]
    addr: 0x684
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[2]
    addr: 0x688
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[3]
    addr: 0x68c
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[4]
    addr: 0x690
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[5]
    addr: 0x694
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[6]
    addr: 0x698
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNBS[7]
    addr: 0x69c
    size_bits: 32
    description: Shifter Buffer N Nibble Byte Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNBS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[0]
    addr: 0x700
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[1]
    addr: 0x704
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[2]
    addr: 0x708
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[3]
    addr: 0x70c
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[4]
    addr: 0x710
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[5]
    addr: 0x714
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[6]
    addr: 0x718
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFHWS[7]
    addr: 0x71c
    size_bits: 32
    description: Shifter Buffer N Half Word Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFHWS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[0]
    addr: 0x780
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[1]
    addr: 0x784
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[2]
    addr: 0x788
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[3]
    addr: 0x78c
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[4]
    addr: 0x790
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[5]
    addr: 0x794
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[6]
    addr: 0x798
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHIFTBUFNIS[7]
    addr: 0x79c
    size_bits: 32
    description: Shifter Buffer N Nibble Swapped Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFTBUFNIS
      bit_offset: 0
      bit_width: 32
      description: Shift Buffer
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO1
  description: GPIO
  base_addr: 0x401b8000
  size: 0x90
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: GPIO data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 32
      description: DR
      read_allowed: true
      write_allowed: true
  - !Register
    name: GDIR
    addr: 0x4
    size_bits: 32
    description: GPIO direction register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GDIR
      bit_offset: 0
      bit_width: 32
      description: GDIR
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSR
    addr: 0x8
    size_bits: 32
    description: GPIO pad status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSR
      bit_offset: 0
      bit_width: 32
      description: PSR
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR1
    addr: 0xc
    size_bits: 32
    description: GPIO interrupt configuration register1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR0
      bit_offset: 0
      bit_width: 2
      description: ICR0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR1
      bit_offset: 2
      bit_width: 2
      description: ICR1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR2
      bit_offset: 4
      bit_width: 2
      description: ICR2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR3
      bit_offset: 6
      bit_width: 2
      description: ICR3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR4
      bit_offset: 8
      bit_width: 2
      description: ICR4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR5
      bit_offset: 10
      bit_width: 2
      description: ICR5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR6
      bit_offset: 12
      bit_width: 2
      description: ICR6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR7
      bit_offset: 14
      bit_width: 2
      description: ICR7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR8
      bit_offset: 16
      bit_width: 2
      description: ICR8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR9
      bit_offset: 18
      bit_width: 2
      description: ICR9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR10
      bit_offset: 20
      bit_width: 2
      description: ICR10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR11
      bit_offset: 22
      bit_width: 2
      description: ICR11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR12
      bit_offset: 24
      bit_width: 2
      description: ICR12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR13
      bit_offset: 26
      bit_width: 2
      description: ICR13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR14
      bit_offset: 28
      bit_width: 2
      description: ICR14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR15
      bit_offset: 30
      bit_width: 2
      description: ICR15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: ICR2
    addr: 0x10
    size_bits: 32
    description: GPIO interrupt configuration register2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR16
      bit_offset: 0
      bit_width: 2
      description: ICR16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR17
      bit_offset: 2
      bit_width: 2
      description: ICR17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR18
      bit_offset: 4
      bit_width: 2
      description: ICR18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR19
      bit_offset: 6
      bit_width: 2
      description: ICR19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR20
      bit_offset: 8
      bit_width: 2
      description: ICR20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR21
      bit_offset: 10
      bit_width: 2
      description: ICR21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR22
      bit_offset: 12
      bit_width: 2
      description: ICR22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR23
      bit_offset: 14
      bit_width: 2
      description: ICR23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR24
      bit_offset: 16
      bit_width: 2
      description: ICR24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR25
      bit_offset: 18
      bit_width: 2
      description: ICR25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR26
      bit_offset: 20
      bit_width: 2
      description: ICR26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR27
      bit_offset: 22
      bit_width: 2
      description: ICR27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR28
      bit_offset: 24
      bit_width: 2
      description: ICR28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR29
      bit_offset: 26
      bit_width: 2
      description: ICR29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR30
      bit_offset: 28
      bit_width: 2
      description: ICR30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR31
      bit_offset: 30
      bit_width: 2
      description: ICR31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: IMR
    addr: 0x14
    size_bits: 32
    description: GPIO interrupt mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR
      bit_offset: 0
      bit_width: 32
      description: IMR
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: GPIO interrupt status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISR
      bit_offset: 0
      bit_width: 32
      description: ISR
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDGE_SEL
    addr: 0x1c
    size_bits: 32
    description: GPIO edge select register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIO_EDGE_SEL
      bit_offset: 0
      bit_width: 32
      description: GPIO_EDGE_SEL
      read_allowed: true
      write_allowed: true
  - !Register
    name: DR_SET
    addr: 0x84
    size_bits: 32
    description: GPIO data register SET
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_SET
      bit_offset: 0
      bit_width: 32
      description: DR_SET
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_CLEAR
    addr: 0x88
    size_bits: 32
    description: GPIO data register CLEAR
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_CLEAR
      bit_offset: 0
      bit_width: 32
      description: DR_CLEAR
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_TOGGLE
    addr: 0x8c
    size_bits: 32
    description: GPIO data register TOGGLE
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_TOGGLE
      bit_offset: 0
      bit_width: 32
      description: DR_TOGGLE
      read_allowed: false
      write_allowed: true
- !Module
  name: GPIO5
  description: GPIO
  base_addr: 0x400c0000
  size: 0x90
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: GPIO data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 32
      description: DR
      read_allowed: true
      write_allowed: true
  - !Register
    name: GDIR
    addr: 0x4
    size_bits: 32
    description: GPIO direction register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GDIR
      bit_offset: 0
      bit_width: 32
      description: GDIR
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSR
    addr: 0x8
    size_bits: 32
    description: GPIO pad status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSR
      bit_offset: 0
      bit_width: 32
      description: PSR
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR1
    addr: 0xc
    size_bits: 32
    description: GPIO interrupt configuration register1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR0
      bit_offset: 0
      bit_width: 2
      description: ICR0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR1
      bit_offset: 2
      bit_width: 2
      description: ICR1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR2
      bit_offset: 4
      bit_width: 2
      description: ICR2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR3
      bit_offset: 6
      bit_width: 2
      description: ICR3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR4
      bit_offset: 8
      bit_width: 2
      description: ICR4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR5
      bit_offset: 10
      bit_width: 2
      description: ICR5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR6
      bit_offset: 12
      bit_width: 2
      description: ICR6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR7
      bit_offset: 14
      bit_width: 2
      description: ICR7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR8
      bit_offset: 16
      bit_width: 2
      description: ICR8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR9
      bit_offset: 18
      bit_width: 2
      description: ICR9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR10
      bit_offset: 20
      bit_width: 2
      description: ICR10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR11
      bit_offset: 22
      bit_width: 2
      description: ICR11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR12
      bit_offset: 24
      bit_width: 2
      description: ICR12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR13
      bit_offset: 26
      bit_width: 2
      description: ICR13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR14
      bit_offset: 28
      bit_width: 2
      description: ICR14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR15
      bit_offset: 30
      bit_width: 2
      description: ICR15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: ICR2
    addr: 0x10
    size_bits: 32
    description: GPIO interrupt configuration register2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR16
      bit_offset: 0
      bit_width: 2
      description: ICR16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR17
      bit_offset: 2
      bit_width: 2
      description: ICR17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR18
      bit_offset: 4
      bit_width: 2
      description: ICR18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR19
      bit_offset: 6
      bit_width: 2
      description: ICR19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR20
      bit_offset: 8
      bit_width: 2
      description: ICR20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR21
      bit_offset: 10
      bit_width: 2
      description: ICR21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR22
      bit_offset: 12
      bit_width: 2
      description: ICR22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR23
      bit_offset: 14
      bit_width: 2
      description: ICR23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR24
      bit_offset: 16
      bit_width: 2
      description: ICR24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR25
      bit_offset: 18
      bit_width: 2
      description: ICR25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR26
      bit_offset: 20
      bit_width: 2
      description: ICR26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR27
      bit_offset: 22
      bit_width: 2
      description: ICR27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR28
      bit_offset: 24
      bit_width: 2
      description: ICR28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR29
      bit_offset: 26
      bit_width: 2
      description: ICR29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR30
      bit_offset: 28
      bit_width: 2
      description: ICR30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR31
      bit_offset: 30
      bit_width: 2
      description: ICR31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: IMR
    addr: 0x14
    size_bits: 32
    description: GPIO interrupt mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR
      bit_offset: 0
      bit_width: 32
      description: IMR
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: GPIO interrupt status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISR
      bit_offset: 0
      bit_width: 32
      description: ISR
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDGE_SEL
    addr: 0x1c
    size_bits: 32
    description: GPIO edge select register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIO_EDGE_SEL
      bit_offset: 0
      bit_width: 32
      description: GPIO_EDGE_SEL
      read_allowed: true
      write_allowed: true
  - !Register
    name: DR_SET
    addr: 0x84
    size_bits: 32
    description: GPIO data register SET
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_SET
      bit_offset: 0
      bit_width: 32
      description: DR_SET
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_CLEAR
    addr: 0x88
    size_bits: 32
    description: GPIO data register CLEAR
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_CLEAR
      bit_offset: 0
      bit_width: 32
      description: DR_CLEAR
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_TOGGLE
    addr: 0x8c
    size_bits: 32
    description: GPIO data register TOGGLE
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_TOGGLE
      bit_offset: 0
      bit_width: 32
      description: DR_TOGGLE
      read_allowed: false
      write_allowed: true
- !Module
  name: GPIO2
  description: GPIO
  base_addr: 0x42000000
  size: 0x90
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: GPIO data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 32
      description: DR
      read_allowed: true
      write_allowed: true
  - !Register
    name: GDIR
    addr: 0x4
    size_bits: 32
    description: GPIO direction register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GDIR
      bit_offset: 0
      bit_width: 32
      description: GDIR
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSR
    addr: 0x8
    size_bits: 32
    description: GPIO pad status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSR
      bit_offset: 0
      bit_width: 32
      description: PSR
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR1
    addr: 0xc
    size_bits: 32
    description: GPIO interrupt configuration register1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR0
      bit_offset: 0
      bit_width: 2
      description: ICR0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR1
      bit_offset: 2
      bit_width: 2
      description: ICR1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR2
      bit_offset: 4
      bit_width: 2
      description: ICR2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR3
      bit_offset: 6
      bit_width: 2
      description: ICR3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR4
      bit_offset: 8
      bit_width: 2
      description: ICR4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR5
      bit_offset: 10
      bit_width: 2
      description: ICR5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR6
      bit_offset: 12
      bit_width: 2
      description: ICR6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR7
      bit_offset: 14
      bit_width: 2
      description: ICR7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR8
      bit_offset: 16
      bit_width: 2
      description: ICR8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR9
      bit_offset: 18
      bit_width: 2
      description: ICR9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR10
      bit_offset: 20
      bit_width: 2
      description: ICR10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR11
      bit_offset: 22
      bit_width: 2
      description: ICR11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR12
      bit_offset: 24
      bit_width: 2
      description: ICR12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR13
      bit_offset: 26
      bit_width: 2
      description: ICR13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR14
      bit_offset: 28
      bit_width: 2
      description: ICR14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR15
      bit_offset: 30
      bit_width: 2
      description: ICR15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: ICR2
    addr: 0x10
    size_bits: 32
    description: GPIO interrupt configuration register2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR16
      bit_offset: 0
      bit_width: 2
      description: ICR16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR17
      bit_offset: 2
      bit_width: 2
      description: ICR17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR18
      bit_offset: 4
      bit_width: 2
      description: ICR18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR19
      bit_offset: 6
      bit_width: 2
      description: ICR19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR20
      bit_offset: 8
      bit_width: 2
      description: ICR20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR21
      bit_offset: 10
      bit_width: 2
      description: ICR21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR22
      bit_offset: 12
      bit_width: 2
      description: ICR22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR23
      bit_offset: 14
      bit_width: 2
      description: ICR23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR24
      bit_offset: 16
      bit_width: 2
      description: ICR24
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR25
      bit_offset: 18
      bit_width: 2
      description: ICR25
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR26
      bit_offset: 20
      bit_width: 2
      description: ICR26
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR27
      bit_offset: 22
      bit_width: 2
      description: ICR27
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR28
      bit_offset: 24
      bit_width: 2
      description: ICR28
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR29
      bit_offset: 26
      bit_width: 2
      description: ICR29
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR30
      bit_offset: 28
      bit_width: 2
      description: ICR30
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
    - !Field
      name: ICR31
      bit_offset: 30
      bit_width: 2
      description: ICR31
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LOW_LEVEL
        1: HIGH_LEVEL
        2: RISING_EDGE
        3: FALLING_EDGE
  - !Register
    name: IMR
    addr: 0x14
    size_bits: 32
    description: GPIO interrupt mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMR
      bit_offset: 0
      bit_width: 32
      description: IMR
      read_allowed: true
      write_allowed: true
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: GPIO interrupt status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISR
      bit_offset: 0
      bit_width: 32
      description: ISR
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDGE_SEL
    addr: 0x1c
    size_bits: 32
    description: GPIO edge select register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIO_EDGE_SEL
      bit_offset: 0
      bit_width: 32
      description: GPIO_EDGE_SEL
      read_allowed: true
      write_allowed: true
  - !Register
    name: DR_SET
    addr: 0x84
    size_bits: 32
    description: GPIO data register SET
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_SET
      bit_offset: 0
      bit_width: 32
      description: DR_SET
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_CLEAR
    addr: 0x88
    size_bits: 32
    description: GPIO data register CLEAR
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_CLEAR
      bit_offset: 0
      bit_width: 32
      description: DR_CLEAR
      read_allowed: false
      write_allowed: true
  - !Register
    name: DR_TOGGLE
    addr: 0x8c
    size_bits: 32
    description: GPIO data register TOGGLE
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DR_TOGGLE
      bit_offset: 0
      bit_width: 32
      description: DR_TOGGLE
      read_allowed: false
      write_allowed: true
- !Module
  name: PWM1
  description: PWM
  base_addr: 0x401cc000
  size: 0x196
  registers:
  - !Register
    name: SM0CNT
    addr: 0x0
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0INIT
    addr: 0x2
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL2
    addr: 0x4
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_SEL_0
        1: CLK_SEL_1
        2: CLK_SEL_2
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RELOAD_SEL_0
        1: RELOAD_SEL_1
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCE_SEL_0
        1: FORCE_SEL_1
        2: FORCE_SEL_2
        3: FORCE_SEL_3
        4: FORCE_SEL_4
        5: FORCE_SEL_5
        6: FORCE_SEL_6
        7: FORCE_SEL_7
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: FRCEN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRCEN_0
        1: FRCEN_1
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_SEL_0
        1: INIT_SEL_1
        2: INIT_SEL_2
        3: INIT_SEL_3
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INDEP_0
        1: INDEP_1
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CTRL
    addr: 0x6
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLEN_0
        1: DBLEN_1
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLX_0
        1: DBLX_1
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDMOD_0
        1: LDMOD_1
    - !Field
      name: SPLIT
      bit_offset: 3
      bit_width: 1
      description: Split the DBLPWM signal to PWMA and PWMB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPLIT_0
        1: SPLIT_1
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRSC_0
        1: PRSC_1
        2: PRSC_2
        3: PRSC_3
        4: PRSC_4
        5: PRSC_5
        6: PRSC_6
        7: PRSC_7
    - !Field
      name: COMPMODE
      bit_offset: 7
      bit_width: 1
      description: Compare Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COMPMODE_0
        1: COMPMODE_1
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FULL_0
        1: FULL_1
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALF_0
        1: HALF_1
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDFQ_0
        1: LDFQ_1
        2: LDFQ_2
        3: LDFQ_3
        4: LDFQ_4
        5: LDFQ_5
        6: LDFQ_6
        7: LDFQ_7
        8: LDFQ_8
        9: LDFQ_9
        10: LDFQ_10
        11: LDFQ_11
        12: LDFQ_12
        13: LDFQ_13
        14: LDFQ_14
        15: LDFQ_15
  - !Register
    name: SM0VAL0
    addr: 0xa
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL1
    addr: 0xc
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL1
    addr: 0xe
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL2
    addr: 0x10
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL2
    addr: 0x12
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL3
    addr: 0x14
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL3
    addr: 0x16
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL4
    addr: 0x18
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL4
    addr: 0x1a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRACVAL5
    addr: 0x1c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0VAL5
    addr: 0x1e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0FRCTRL
    addr: 0x20
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC1_EN_0
        1: FRAC1_EN_1
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC23_EN_0
        1: FRAC23_EN_1
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC45_EN_0
        1: FRAC45_EN_1
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC_PU_0
        1: FRAC_PU_1
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0OCTRL
    addr: 0x22
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMXFS_0
        1: PWMXFS_1
        2: PWMXFS_2
        3: PWMXFS_3
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMBFS_0
        1: PWMBFS_1
        2: PWMBFS_2
        3: PWMBFS_3
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMAFS_0
        1: PWMAFS_1
        2: PWMAFS_2
        3: PWMAFS_3
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLX_0
        1: POLX_1
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLB_0
        1: POLB_1
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLA_0
        1: POLA_1
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0STS
    addr: 0x24
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPF_0
        1: CMPF_1
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RF_0
        1: RF_1
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RUF_0
        1: RUF_1
  - !Register
    name: SM0INTEN
    addr: 0x26
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPIE_0
        1: CMPIE_1
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX0IE_0
        1: CX0IE_1
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX1IE_0
        1: CX1IE_1
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB0IE_0
        1: CB0IE_1
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB1IE_0
        1: CB1IE_1
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA0IE_0
        1: CA0IE_1
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA1IE_0
        1: CA1IE_1
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
  - !Register
    name: SM0DMAEN
    addr: 0x28
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAPTDE_0
        1: CAPTDE_1
        2: CAPTDE_2
        3: CAPTDE_3
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FAND_0
        1: FAND_1
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VALDE_0
        1: VALDE_1
  - !Register
    name: SM0TCTRL
    addr: 0x2a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUT_TRIG_EN_0
        1: OUT_TRIG_EN_1
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGFRQ_0
        1: TRGFRQ_1
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWBOT1_0
        1: PWBOT1_1
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWAOT0_0
        1: PWAOT0_1
  - !Register
    name: SM0DISMAP0
    addr: 0x2c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DISMAP1
    addr: 0x2e
    size_bits: 16
    description: Fault Disable Mapping Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS1A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT0
    addr: 0x30
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: DTCNT0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0DTCNT1
    addr: 0x32
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: DTCNT1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM0CAPTCTRLA
    addr: 0x34
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMA_0
        1: ARMA_1
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTA_0
        1: ONESHOTA_1
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA0_0
        1: EDGA0_1
        2: EDGA0_2
        3: EDGA0_3
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA1_0
        1: EDGA1_1
        2: EDGA1_2
        3: EDGA1_3
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELA_0
        1: INP_SELA_1
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTA_EN_0
        1: EDGCNTA_EN_1
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPA
    addr: 0x36
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLB
    addr: 0x38
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMB_0
        1: ARMB_1
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTB_0
        1: ONESHOTB_1
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB0_0
        1: EDGB0_1
        2: EDGB0_2
        3: EDGB0_3
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB1_0
        1: EDGB1_1
        2: EDGB1_2
        3: EDGB1_3
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELB_0
        1: INP_SELB_1
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTB_EN_0
        1: EDGCNTB_EN_1
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPB
    addr: 0x3a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCTRLX
    addr: 0x3c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMX_0
        1: ARMX_1
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTX_0
        1: ONESHOTX_1
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX0_0
        1: EDGX0_1
        2: EDGX0_2
        3: EDGX0_3
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX1_0
        1: EDGX1_1
        2: EDGX1_2
        3: EDGX1_3
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELX_0
        1: INP_SELX_1
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTX_EN_0
        1: EDGCNTX_EN_1
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CAPTCOMPX
    addr: 0x3e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0
    addr: 0x40
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL0CYC
    addr: 0x42
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL0CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1
    addr: 0x44
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL1CYC
    addr: 0x46
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL1CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2
    addr: 0x48
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL2CYC
    addr: 0x4a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL2CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3
    addr: 0x4c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL3CYC
    addr: 0x4e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL3CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4
    addr: 0x50
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL4CYC
    addr: 0x52
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL4CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5
    addr: 0x54
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0CVAL5CYC
    addr: 0x56
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL5CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM0PHASEDLY
    addr: 0x58
    size_bits: 16
    description: Phase Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PHASEDLY
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CNT
    addr: 0x60
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1INIT
    addr: 0x62
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CTRL2
    addr: 0x64
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_SEL_0
        1: CLK_SEL_1
        2: CLK_SEL_2
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RELOAD_SEL_0
        1: RELOAD_SEL_1
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCE_SEL_0
        1: FORCE_SEL_1
        2: FORCE_SEL_2
        3: FORCE_SEL_3
        4: FORCE_SEL_4
        5: FORCE_SEL_5
        6: FORCE_SEL_6
        7: FORCE_SEL_7
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: FRCEN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRCEN_0
        1: FRCEN_1
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_SEL_0
        1: INIT_SEL_1
        2: INIT_SEL_2
        3: INIT_SEL_3
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INDEP_0
        1: INDEP_1
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CTRL
    addr: 0x66
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLEN_0
        1: DBLEN_1
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLX_0
        1: DBLX_1
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDMOD_0
        1: LDMOD_1
    - !Field
      name: SPLIT
      bit_offset: 3
      bit_width: 1
      description: Split the DBLPWM signal to PWMA and PWMB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPLIT_0
        1: SPLIT_1
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRSC_0
        1: PRSC_1
        2: PRSC_2
        3: PRSC_3
        4: PRSC_4
        5: PRSC_5
        6: PRSC_6
        7: PRSC_7
    - !Field
      name: COMPMODE
      bit_offset: 7
      bit_width: 1
      description: Compare Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COMPMODE_0
        1: COMPMODE_1
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FULL_0
        1: FULL_1
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALF_0
        1: HALF_1
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDFQ_0
        1: LDFQ_1
        2: LDFQ_2
        3: LDFQ_3
        4: LDFQ_4
        5: LDFQ_5
        6: LDFQ_6
        7: LDFQ_7
        8: LDFQ_8
        9: LDFQ_9
        10: LDFQ_10
        11: LDFQ_11
        12: LDFQ_12
        13: LDFQ_13
        14: LDFQ_14
        15: LDFQ_15
  - !Register
    name: SM1VAL0
    addr: 0x6a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL1
    addr: 0x6c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL1
    addr: 0x6e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL2
    addr: 0x70
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL2
    addr: 0x72
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL3
    addr: 0x74
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL3
    addr: 0x76
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL4
    addr: 0x78
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL4
    addr: 0x7a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRACVAL5
    addr: 0x7c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1VAL5
    addr: 0x7e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1FRCTRL
    addr: 0x80
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC1_EN_0
        1: FRAC1_EN_1
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC23_EN_0
        1: FRAC23_EN_1
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC45_EN_0
        1: FRAC45_EN_1
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC_PU_0
        1: FRAC_PU_1
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1OCTRL
    addr: 0x82
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMXFS_0
        1: PWMXFS_1
        2: PWMXFS_2
        3: PWMXFS_3
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMBFS_0
        1: PWMBFS_1
        2: PWMBFS_2
        3: PWMBFS_3
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMAFS_0
        1: PWMAFS_1
        2: PWMAFS_2
        3: PWMAFS_3
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLX_0
        1: POLX_1
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLB_0
        1: POLB_1
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLA_0
        1: POLA_1
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1STS
    addr: 0x84
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPF_0
        1: CMPF_1
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RF_0
        1: RF_1
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RUF_0
        1: RUF_1
  - !Register
    name: SM1INTEN
    addr: 0x86
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPIE_0
        1: CMPIE_1
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX0IE_0
        1: CX0IE_1
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX1IE_0
        1: CX1IE_1
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB0IE_0
        1: CB0IE_1
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB1IE_0
        1: CB1IE_1
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA0IE_0
        1: CA0IE_1
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA1IE_0
        1: CA1IE_1
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
  - !Register
    name: SM1DMAEN
    addr: 0x88
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAPTDE_0
        1: CAPTDE_1
        2: CAPTDE_2
        3: CAPTDE_3
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FAND_0
        1: FAND_1
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VALDE_0
        1: VALDE_1
  - !Register
    name: SM1TCTRL
    addr: 0x8a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUT_TRIG_EN_0
        1: OUT_TRIG_EN_1
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGFRQ_0
        1: TRGFRQ_1
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWBOT1_0
        1: PWBOT1_1
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWAOT0_0
        1: PWAOT0_1
  - !Register
    name: SM1DISMAP0
    addr: 0x8c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DISMAP1
    addr: 0x8e
    size_bits: 16
    description: Fault Disable Mapping Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS1A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT0
    addr: 0x90
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: DTCNT0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1DTCNT1
    addr: 0x92
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: DTCNT1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM1CAPTCTRLA
    addr: 0x94
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMA_0
        1: ARMA_1
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTA_0
        1: ONESHOTA_1
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA0_0
        1: EDGA0_1
        2: EDGA0_2
        3: EDGA0_3
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA1_0
        1: EDGA1_1
        2: EDGA1_2
        3: EDGA1_3
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELA_0
        1: INP_SELA_1
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTA_EN_0
        1: EDGCNTA_EN_1
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPA
    addr: 0x96
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLB
    addr: 0x98
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMB_0
        1: ARMB_1
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTB_0
        1: ONESHOTB_1
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB0_0
        1: EDGB0_1
        2: EDGB0_2
        3: EDGB0_3
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB1_0
        1: EDGB1_1
        2: EDGB1_2
        3: EDGB1_3
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELB_0
        1: INP_SELB_1
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTB_EN_0
        1: EDGCNTB_EN_1
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPB
    addr: 0x9a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCTRLX
    addr: 0x9c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMX_0
        1: ARMX_1
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTX_0
        1: ONESHOTX_1
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX0_0
        1: EDGX0_1
        2: EDGX0_2
        3: EDGX0_3
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX1_0
        1: EDGX1_1
        2: EDGX1_2
        3: EDGX1_3
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELX_0
        1: INP_SELX_1
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTX_EN_0
        1: EDGCNTX_EN_1
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CAPTCOMPX
    addr: 0x9e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0
    addr: 0xa0
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL0CYC
    addr: 0xa2
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL0CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1
    addr: 0xa4
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL1CYC
    addr: 0xa6
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL1CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2
    addr: 0xa8
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL2CYC
    addr: 0xaa
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL2CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3
    addr: 0xac
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL3CYC
    addr: 0xae
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL3CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4
    addr: 0xb0
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL4CYC
    addr: 0xb2
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL4CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5
    addr: 0xb4
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1CVAL5CYC
    addr: 0xb6
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL5CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM1PHASEDLY
    addr: 0xb8
    size_bits: 16
    description: Phase Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PHASEDLY
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CNT
    addr: 0xc0
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2INIT
    addr: 0xc2
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CTRL2
    addr: 0xc4
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_SEL_0
        1: CLK_SEL_1
        2: CLK_SEL_2
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RELOAD_SEL_0
        1: RELOAD_SEL_1
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCE_SEL_0
        1: FORCE_SEL_1
        2: FORCE_SEL_2
        3: FORCE_SEL_3
        4: FORCE_SEL_4
        5: FORCE_SEL_5
        6: FORCE_SEL_6
        7: FORCE_SEL_7
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: FRCEN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRCEN_0
        1: FRCEN_1
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_SEL_0
        1: INIT_SEL_1
        2: INIT_SEL_2
        3: INIT_SEL_3
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INDEP_0
        1: INDEP_1
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CTRL
    addr: 0xc6
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLEN_0
        1: DBLEN_1
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLX_0
        1: DBLX_1
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDMOD_0
        1: LDMOD_1
    - !Field
      name: SPLIT
      bit_offset: 3
      bit_width: 1
      description: Split the DBLPWM signal to PWMA and PWMB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPLIT_0
        1: SPLIT_1
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRSC_0
        1: PRSC_1
        2: PRSC_2
        3: PRSC_3
        4: PRSC_4
        5: PRSC_5
        6: PRSC_6
        7: PRSC_7
    - !Field
      name: COMPMODE
      bit_offset: 7
      bit_width: 1
      description: Compare Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COMPMODE_0
        1: COMPMODE_1
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FULL_0
        1: FULL_1
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALF_0
        1: HALF_1
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDFQ_0
        1: LDFQ_1
        2: LDFQ_2
        3: LDFQ_3
        4: LDFQ_4
        5: LDFQ_5
        6: LDFQ_6
        7: LDFQ_7
        8: LDFQ_8
        9: LDFQ_9
        10: LDFQ_10
        11: LDFQ_11
        12: LDFQ_12
        13: LDFQ_13
        14: LDFQ_14
        15: LDFQ_15
  - !Register
    name: SM2VAL0
    addr: 0xca
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL1
    addr: 0xcc
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL1
    addr: 0xce
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL2
    addr: 0xd0
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL2
    addr: 0xd2
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL3
    addr: 0xd4
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL3
    addr: 0xd6
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL4
    addr: 0xd8
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL4
    addr: 0xda
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRACVAL5
    addr: 0xdc
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2VAL5
    addr: 0xde
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2FRCTRL
    addr: 0xe0
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC1_EN_0
        1: FRAC1_EN_1
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC23_EN_0
        1: FRAC23_EN_1
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC45_EN_0
        1: FRAC45_EN_1
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC_PU_0
        1: FRAC_PU_1
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2OCTRL
    addr: 0xe2
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMXFS_0
        1: PWMXFS_1
        2: PWMXFS_2
        3: PWMXFS_3
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMBFS_0
        1: PWMBFS_1
        2: PWMBFS_2
        3: PWMBFS_3
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMAFS_0
        1: PWMAFS_1
        2: PWMAFS_2
        3: PWMAFS_3
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLX_0
        1: POLX_1
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLB_0
        1: POLB_1
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLA_0
        1: POLA_1
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2STS
    addr: 0xe4
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPF_0
        1: CMPF_1
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RF_0
        1: RF_1
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RUF_0
        1: RUF_1
  - !Register
    name: SM2INTEN
    addr: 0xe6
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPIE_0
        1: CMPIE_1
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX0IE_0
        1: CX0IE_1
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX1IE_0
        1: CX1IE_1
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB0IE_0
        1: CB0IE_1
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB1IE_0
        1: CB1IE_1
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA0IE_0
        1: CA0IE_1
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA1IE_0
        1: CA1IE_1
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
  - !Register
    name: SM2DMAEN
    addr: 0xe8
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAPTDE_0
        1: CAPTDE_1
        2: CAPTDE_2
        3: CAPTDE_3
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FAND_0
        1: FAND_1
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VALDE_0
        1: VALDE_1
  - !Register
    name: SM2TCTRL
    addr: 0xea
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUT_TRIG_EN_0
        1: OUT_TRIG_EN_1
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGFRQ_0
        1: TRGFRQ_1
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWBOT1_0
        1: PWBOT1_1
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWAOT0_0
        1: PWAOT0_1
  - !Register
    name: SM2DISMAP0
    addr: 0xec
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DISMAP1
    addr: 0xee
    size_bits: 16
    description: Fault Disable Mapping Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS1A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT0
    addr: 0xf0
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: DTCNT0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2DTCNT1
    addr: 0xf2
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: DTCNT1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM2CAPTCTRLA
    addr: 0xf4
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMA_0
        1: ARMA_1
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTA_0
        1: ONESHOTA_1
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA0_0
        1: EDGA0_1
        2: EDGA0_2
        3: EDGA0_3
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA1_0
        1: EDGA1_1
        2: EDGA1_2
        3: EDGA1_3
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELA_0
        1: INP_SELA_1
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTA_EN_0
        1: EDGCNTA_EN_1
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPA
    addr: 0xf6
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLB
    addr: 0xf8
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMB_0
        1: ARMB_1
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTB_0
        1: ONESHOTB_1
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB0_0
        1: EDGB0_1
        2: EDGB0_2
        3: EDGB0_3
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB1_0
        1: EDGB1_1
        2: EDGB1_2
        3: EDGB1_3
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELB_0
        1: INP_SELB_1
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTB_EN_0
        1: EDGCNTB_EN_1
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPB
    addr: 0xfa
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCTRLX
    addr: 0xfc
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMX_0
        1: ARMX_1
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTX_0
        1: ONESHOTX_1
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX0_0
        1: EDGX0_1
        2: EDGX0_2
        3: EDGX0_3
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX1_0
        1: EDGX1_1
        2: EDGX1_2
        3: EDGX1_3
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELX_0
        1: INP_SELX_1
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTX_EN_0
        1: EDGCNTX_EN_1
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CAPTCOMPX
    addr: 0xfe
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0
    addr: 0x100
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL0CYC
    addr: 0x102
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL0CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1
    addr: 0x104
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL1CYC
    addr: 0x106
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL1CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2
    addr: 0x108
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL2CYC
    addr: 0x10a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL2CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3
    addr: 0x10c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL3CYC
    addr: 0x10e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL3CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4
    addr: 0x110
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL4CYC
    addr: 0x112
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL4CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5
    addr: 0x114
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2CVAL5CYC
    addr: 0x116
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL5CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM2PHASEDLY
    addr: 0x118
    size_bits: 16
    description: Phase Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PHASEDLY
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CNT
    addr: 0x120
    size_bits: 16
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter Register Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3INIT
    addr: 0x122
    size_bits: 16
    description: Initial Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CTRL2
    addr: 0x124
    size_bits: 16
    description: Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLK_SEL_0
        1: CLK_SEL_1
        2: CLK_SEL_2
    - !Field
      name: RELOAD_SEL
      bit_offset: 2
      bit_width: 1
      description: Reload Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RELOAD_SEL_0
        1: RELOAD_SEL_1
    - !Field
      name: FORCE_SEL
      bit_offset: 3
      bit_width: 3
      description: This read/write bit determines the source of the FORCE OUTPUT signal
        for this submodule.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCE_SEL_0
        1: FORCE_SEL_1
        2: FORCE_SEL_2
        3: FORCE_SEL_3
        4: FORCE_SEL_4
        5: FORCE_SEL_5
        6: FORCE_SEL_6
        7: FORCE_SEL_7
    - !Field
      name: FORCE
      bit_offset: 6
      bit_width: 1
      description: Force Initialization
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRCEN
      bit_offset: 7
      bit_width: 1
      description: FRCEN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRCEN_0
        1: FRCEN_1
    - !Field
      name: INIT_SEL
      bit_offset: 8
      bit_width: 2
      description: Initialization Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INIT_SEL_0
        1: INIT_SEL_1
        2: INIT_SEL_2
        3: INIT_SEL_3
    - !Field
      name: PWMX_INIT
      bit_offset: 10
      bit_width: 1
      description: PWM_X Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM45_INIT
      bit_offset: 11
      bit_width: 1
      description: PWM45 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM23_INIT
      bit_offset: 12
      bit_width: 1
      description: PWM23 Initial Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDEP
      bit_offset: 13
      bit_width: 1
      description: Independent or Complementary Pair Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INDEP_0
        1: INDEP_1
    - !Field
      name: WAITEN
      bit_offset: 14
      bit_width: 1
      description: WAIT Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBGEN
      bit_offset: 15
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CTRL
    addr: 0x126
    size_bits: 16
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: DBLEN
      bit_offset: 0
      bit_width: 1
      description: Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLEN_0
        1: DBLEN_1
    - !Field
      name: DBLX
      bit_offset: 1
      bit_width: 1
      description: PWMX Double Switching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBLX_0
        1: DBLX_1
    - !Field
      name: LDMOD
      bit_offset: 2
      bit_width: 1
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDMOD_0
        1: LDMOD_1
    - !Field
      name: SPLIT
      bit_offset: 3
      bit_width: 1
      description: Split the DBLPWM signal to PWMA and PWMB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPLIT_0
        1: SPLIT_1
    - !Field
      name: PRSC
      bit_offset: 4
      bit_width: 3
      description: Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRSC_0
        1: PRSC_1
        2: PRSC_2
        3: PRSC_3
        4: PRSC_4
        5: PRSC_5
        6: PRSC_6
        7: PRSC_7
    - !Field
      name: COMPMODE
      bit_offset: 7
      bit_width: 1
      description: Compare Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: COMPMODE_0
        1: COMPMODE_1
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 2
      description: Deadtime
      read_allowed: true
      write_allowed: false
    - !Field
      name: FULL
      bit_offset: 10
      bit_width: 1
      description: Full Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FULL_0
        1: FULL_1
    - !Field
      name: HALF
      bit_offset: 11
      bit_width: 1
      description: Half Cycle Reload
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALF_0
        1: HALF_1
    - !Field
      name: LDFQ
      bit_offset: 12
      bit_width: 4
      description: Load Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDFQ_0
        1: LDFQ_1
        2: LDFQ_2
        3: LDFQ_3
        4: LDFQ_4
        5: LDFQ_5
        6: LDFQ_6
        7: LDFQ_7
        8: LDFQ_8
        9: LDFQ_9
        10: LDFQ_10
        11: LDFQ_11
        12: LDFQ_12
        13: LDFQ_13
        14: LDFQ_14
        15: LDFQ_15
  - !Register
    name: SM3VAL0
    addr: 0x12a
    size_bits: 16
    description: Value Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL0
      bit_offset: 0
      bit_width: 16
      description: Value Register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL1
    addr: 0x12c
    size_bits: 16
    description: Fractional Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL1
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 1 Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL1
    addr: 0x12e
    size_bits: 16
    description: Value Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL1
      bit_offset: 0
      bit_width: 16
      description: Value Register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL2
    addr: 0x130
    size_bits: 16
    description: Fractional Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL2
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL2
    addr: 0x132
    size_bits: 16
    description: Value Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL2
      bit_offset: 0
      bit_width: 16
      description: Value Register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL3
    addr: 0x134
    size_bits: 16
    description: Fractional Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL3
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL3
    addr: 0x136
    size_bits: 16
    description: Value Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL3
      bit_offset: 0
      bit_width: 16
      description: Value Register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL4
    addr: 0x138
    size_bits: 16
    description: Fractional Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL4
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL4
    addr: 0x13a
    size_bits: 16
    description: Value Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL4
      bit_offset: 0
      bit_width: 16
      description: Value Register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRACVAL5
    addr: 0x13c
    size_bits: 16
    description: Fractional Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACVAL5
      bit_offset: 11
      bit_width: 5
      description: Fractional Value 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3VAL5
    addr: 0x13e
    size_bits: 16
    description: Value Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL5
      bit_offset: 0
      bit_width: 16
      description: Value Register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3FRCTRL
    addr: 0x140
    size_bits: 16
    description: Fractional Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRAC1_EN
      bit_offset: 1
      bit_width: 1
      description: Fractional Cycle PWM Period Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC1_EN_0
        1: FRAC1_EN_1
    - !Field
      name: FRAC23_EN
      bit_offset: 2
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC23_EN_0
        1: FRAC23_EN_1
    - !Field
      name: FRAC45_EN
      bit_offset: 4
      bit_width: 1
      description: Fractional Cycle Placement Enable for PWM_B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC45_EN_0
        1: FRAC45_EN_1
    - !Field
      name: FRAC_PU
      bit_offset: 8
      bit_width: 1
      description: Fractional Delay Circuit Power Up
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRAC_PU_0
        1: FRAC_PU_1
    - !Field
      name: TEST
      bit_offset: 15
      bit_width: 1
      description: Test Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3OCTRL
    addr: 0x142
    size_bits: 16
    description: Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMXFS
      bit_offset: 0
      bit_width: 2
      description: PWM_X Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMXFS_0
        1: PWMXFS_1
        2: PWMXFS_2
        3: PWMXFS_3
    - !Field
      name: PWMBFS
      bit_offset: 2
      bit_width: 2
      description: PWM_B Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMBFS_0
        1: PWMBFS_1
        2: PWMBFS_2
        3: PWMBFS_3
    - !Field
      name: PWMAFS
      bit_offset: 4
      bit_width: 2
      description: PWM_A Fault State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMAFS_0
        1: PWMAFS_1
        2: PWMAFS_2
        3: PWMAFS_3
    - !Field
      name: POLX
      bit_offset: 8
      bit_width: 1
      description: PWM_X Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLX_0
        1: POLX_1
    - !Field
      name: POLB
      bit_offset: 9
      bit_width: 1
      description: PWM_B Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLB_0
        1: POLB_1
    - !Field
      name: POLA
      bit_offset: 10
      bit_width: 1
      description: PWM_A Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: POLA_0
        1: POLA_1
    - !Field
      name: PWMX_IN
      bit_offset: 13
      bit_width: 1
      description: PWM_X Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMB_IN
      bit_offset: 14
      bit_width: 1
      description: PWM_B Input
      read_allowed: true
      write_allowed: false
    - !Field
      name: PWMA_IN
      bit_offset: 15
      bit_width: 1
      description: PWM_A Input
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3STS
    addr: 0x144
    size_bits: 16
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPF
      bit_offset: 0
      bit_width: 6
      description: Compare Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPF_0
        1: CMPF_1
    - !Field
      name: CFX0
      bit_offset: 6
      bit_width: 1
      description: Capture Flag X0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFX1
      bit_offset: 7
      bit_width: 1
      description: Capture Flag X1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB0
      bit_offset: 8
      bit_width: 1
      description: Capture Flag B0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFB1
      bit_offset: 9
      bit_width: 1
      description: Capture Flag B1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA0
      bit_offset: 10
      bit_width: 1
      description: Capture Flag A0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFA1
      bit_offset: 11
      bit_width: 1
      description: Capture Flag A1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF
      bit_offset: 12
      bit_width: 1
      description: Reload Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RF_0
        1: RF_1
    - !Field
      name: REF
      bit_offset: 13
      bit_width: 1
      description: Reload Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REF_0
        1: REF_1
    - !Field
      name: RUF
      bit_offset: 14
      bit_width: 1
      description: Registers Updated Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RUF_0
        1: RUF_1
  - !Register
    name: SM3INTEN
    addr: 0x146
    size_bits: 16
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMPIE
      bit_offset: 0
      bit_width: 6
      description: Compare Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CMPIE_0
        1: CMPIE_1
    - !Field
      name: CX0IE
      bit_offset: 6
      bit_width: 1
      description: Capture X 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX0IE_0
        1: CX0IE_1
    - !Field
      name: CX1IE
      bit_offset: 7
      bit_width: 1
      description: Capture X 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CX1IE_0
        1: CX1IE_1
    - !Field
      name: CB0IE
      bit_offset: 8
      bit_width: 1
      description: Capture B 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB0IE_0
        1: CB0IE_1
    - !Field
      name: CB1IE
      bit_offset: 9
      bit_width: 1
      description: Capture B 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CB1IE_0
        1: CB1IE_1
    - !Field
      name: CA0IE
      bit_offset: 10
      bit_width: 1
      description: Capture A 0 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA0IE_0
        1: CA0IE_1
    - !Field
      name: CA1IE
      bit_offset: 11
      bit_width: 1
      description: Capture A 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CA1IE_0
        1: CA1IE_1
    - !Field
      name: RIE
      bit_offset: 12
      bit_width: 1
      description: Reload Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RIE_0
        1: RIE_1
    - !Field
      name: REIE
      bit_offset: 13
      bit_width: 1
      description: Reload Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: REIE_0
        1: REIE_1
  - !Register
    name: SM3DMAEN
    addr: 0x148
    size_bits: 16
    description: DMA Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CX0DE
      bit_offset: 0
      bit_width: 1
      description: Capture X0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX1DE
      bit_offset: 1
      bit_width: 1
      description: Capture X1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0DE
      bit_offset: 2
      bit_width: 1
      description: Capture B0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB1DE
      bit_offset: 3
      bit_width: 1
      description: Capture B1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0DE
      bit_offset: 4
      bit_width: 1
      description: Capture A0 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA1DE
      bit_offset: 5
      bit_width: 1
      description: Capture A1 FIFO DMA Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTDE
      bit_offset: 6
      bit_width: 2
      description: Capture DMA Enable Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CAPTDE_0
        1: CAPTDE_1
        2: CAPTDE_2
        3: CAPTDE_3
    - !Field
      name: FAND
      bit_offset: 8
      bit_width: 1
      description: FIFO Watermark AND Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FAND_0
        1: FAND_1
    - !Field
      name: VALDE
      bit_offset: 9
      bit_width: 1
      description: Value Registers DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VALDE_0
        1: VALDE_1
  - !Register
    name: SM3TCTRL
    addr: 0x14a
    size_bits: 16
    description: Output Trigger Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_TRIG_EN
      bit_offset: 0
      bit_width: 6
      description: Output Trigger Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OUT_TRIG_EN_0
        1: OUT_TRIG_EN_1
    - !Field
      name: TRGFRQ
      bit_offset: 12
      bit_width: 1
      description: Trigger frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TRGFRQ_0
        1: TRGFRQ_1
    - !Field
      name: PWBOT1
      bit_offset: 14
      bit_width: 1
      description: Output Trigger 1 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWBOT1_0
        1: PWBOT1_1
    - !Field
      name: PWAOT0
      bit_offset: 15
      bit_width: 1
      description: Output Trigger 0 Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWAOT0_0
        1: PWAOT0_1
  - !Register
    name: SM3DISMAP0
    addr: 0x14c
    size_bits: 16
    description: Fault Disable Mapping Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS0A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS0X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DISMAP1
    addr: 0x14e
    size_bits: 16
    description: Fault Disable Mapping Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DIS1A
      bit_offset: 0
      bit_width: 4
      description: PWM_A Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1B
      bit_offset: 4
      bit_width: 4
      description: PWM_B Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS1X
      bit_offset: 8
      bit_width: 4
      description: PWM_X Fault Disable Mask 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT0
    addr: 0x150
    size_bits: 16
    description: Deadtime Count Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT0
      bit_offset: 0
      bit_width: 16
      description: DTCNT0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3DTCNT1
    addr: 0x152
    size_bits: 16
    description: Deadtime Count Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7ff
    fields:
    - !Field
      name: DTCNT1
      bit_offset: 0
      bit_width: 16
      description: DTCNT1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SM3CAPTCTRLA
    addr: 0x154
    size_bits: 16
    description: Capture Control A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMA
      bit_offset: 0
      bit_width: 1
      description: Arm A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMA_0
        1: ARMA_1
    - !Field
      name: ONESHOTA
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTA_0
        1: ONESHOTA_1
    - !Field
      name: EDGA0
      bit_offset: 2
      bit_width: 2
      description: Edge A 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA0_0
        1: EDGA0_1
        2: EDGA0_2
        3: EDGA0_3
    - !Field
      name: EDGA1
      bit_offset: 4
      bit_width: 2
      description: Edge A 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGA1_0
        1: EDGA1_1
        2: EDGA1_2
        3: EDGA1_3
    - !Field
      name: INP_SELA
      bit_offset: 6
      bit_width: 1
      description: Input Select A
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELA_0
        1: INP_SELA_1
    - !Field
      name: EDGCNTA_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter A Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTA_EN_0
        1: EDGCNTA_EN_1
    - !Field
      name: CFAWM
      bit_offset: 8
      bit_width: 2
      description: Capture A FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CA0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture A0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CA1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture A1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPA
    addr: 0x156
    size_bits: 16
    description: Capture Compare A Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPA
      bit_offset: 0
      bit_width: 8
      description: Edge Compare A
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTA
      bit_offset: 8
      bit_width: 8
      description: Edge Counter A
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLB
    addr: 0x158
    size_bits: 16
    description: Capture Control B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMB
      bit_offset: 0
      bit_width: 1
      description: Arm B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMB_0
        1: ARMB_1
    - !Field
      name: ONESHOTB
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTB_0
        1: ONESHOTB_1
    - !Field
      name: EDGB0
      bit_offset: 2
      bit_width: 2
      description: Edge B 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB0_0
        1: EDGB0_1
        2: EDGB0_2
        3: EDGB0_3
    - !Field
      name: EDGB1
      bit_offset: 4
      bit_width: 2
      description: Edge B 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGB1_0
        1: EDGB1_1
        2: EDGB1_2
        3: EDGB1_3
    - !Field
      name: INP_SELB
      bit_offset: 6
      bit_width: 1
      description: Input Select B
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELB_0
        1: INP_SELB_1
    - !Field
      name: EDGCNTB_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter B Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTB_EN_0
        1: EDGCNTB_EN_1
    - !Field
      name: CFBWM
      bit_offset: 8
      bit_width: 2
      description: Capture B FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CB0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture B0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CB1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture B1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPB
    addr: 0x15a
    size_bits: 16
    description: Capture Compare B Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPB
      bit_offset: 0
      bit_width: 8
      description: Edge Compare B
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTB
      bit_offset: 8
      bit_width: 8
      description: Edge Counter B
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCTRLX
    addr: 0x15c
    size_bits: 16
    description: Capture Control X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARMX
      bit_offset: 0
      bit_width: 1
      description: Arm X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ARMX_0
        1: ARMX_1
    - !Field
      name: ONESHOTX
      bit_offset: 1
      bit_width: 1
      description: One Shot Mode Aux
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONESHOTX_0
        1: ONESHOTX_1
    - !Field
      name: EDGX0
      bit_offset: 2
      bit_width: 2
      description: Edge X 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX0_0
        1: EDGX0_1
        2: EDGX0_2
        3: EDGX0_3
    - !Field
      name: EDGX1
      bit_offset: 4
      bit_width: 2
      description: Edge X 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGX1_0
        1: EDGX1_1
        2: EDGX1_2
        3: EDGX1_3
    - !Field
      name: INP_SELX
      bit_offset: 6
      bit_width: 1
      description: Input Select X
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INP_SELX_0
        1: INP_SELX_1
    - !Field
      name: EDGCNTX_EN
      bit_offset: 7
      bit_width: 1
      description: Edge Counter X Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EDGCNTX_EN_0
        1: EDGCNTX_EN_1
    - !Field
      name: CFXWM
      bit_offset: 8
      bit_width: 2
      description: Capture X FIFOs Water Mark
      read_allowed: true
      write_allowed: true
    - !Field
      name: CX0CNT
      bit_offset: 10
      bit_width: 3
      description: Capture X0 FIFO Word Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CX1CNT
      bit_offset: 13
      bit_width: 3
      description: Capture X1 FIFO Word Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CAPTCOMPX
    addr: 0x15e
    size_bits: 16
    description: Capture Compare X Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDGCMPX
      bit_offset: 0
      bit_width: 8
      description: Edge Compare X
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDGCNTX
      bit_offset: 8
      bit_width: 8
      description: Edge Counter X
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0
    addr: 0x160
    size_bits: 16
    description: Capture Value 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL0
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL0
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL0CYC
    addr: 0x162
    size_bits: 16
    description: Capture Value 0 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL0CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL0CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1
    addr: 0x164
    size_bits: 16
    description: Capture Value 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL1
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL1
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL1CYC
    addr: 0x166
    size_bits: 16
    description: Capture Value 1 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL1CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL1CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2
    addr: 0x168
    size_bits: 16
    description: Capture Value 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL2
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL2
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL2CYC
    addr: 0x16a
    size_bits: 16
    description: Capture Value 2 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL2CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL2CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3
    addr: 0x16c
    size_bits: 16
    description: Capture Value 3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL3
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL3CYC
    addr: 0x16e
    size_bits: 16
    description: Capture Value 3 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL3CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL3CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4
    addr: 0x170
    size_bits: 16
    description: Capture Value 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL4
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL4
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL4CYC
    addr: 0x172
    size_bits: 16
    description: Capture Value 4 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL4CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL4CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5
    addr: 0x174
    size_bits: 16
    description: Capture Value 5 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPTVAL5
      bit_offset: 0
      bit_width: 16
      description: CAPTVAL5
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3CVAL5CYC
    addr: 0x176
    size_bits: 16
    description: Capture Value 5 Cycle Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CVAL5CYC
      bit_offset: 0
      bit_width: 4
      description: CVAL5CYC
      read_allowed: true
      write_allowed: false
  - !Register
    name: SM3PHASEDLY
    addr: 0x178
    size_bits: 16
    description: Phase Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PHASEDLY
      bit_offset: 0
      bit_width: 16
      description: Initial Count Register Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTEN
    addr: 0x180
    size_bits: 16
    description: Output Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWMX_EN
      bit_offset: 0
      bit_width: 4
      description: PWM_X Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMX_EN_0
        1: PWMX_EN_1
    - !Field
      name: PWMB_EN
      bit_offset: 4
      bit_width: 4
      description: PWM_B Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMB_EN_0
        1: PWMB_EN_1
    - !Field
      name: PWMA_EN
      bit_offset: 8
      bit_width: 4
      description: PWM_A Output Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PWMA_EN_0
        1: PWMA_EN_1
  - !Register
    name: MASK
    addr: 0x182
    size_bits: 16
    description: Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKX
      bit_offset: 0
      bit_width: 4
      description: PWM_X Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASKX_0
        1: MASKX_1
    - !Field
      name: MASKB
      bit_offset: 4
      bit_width: 4
      description: PWM_B Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASKB_0
        1: MASKB_1
    - !Field
      name: MASKA
      bit_offset: 8
      bit_width: 4
      description: PWM_A Masks
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MASKA_0
        1: MASKA_1
    - !Field
      name: UPDATE_MASK
      bit_offset: 12
      bit_width: 4
      description: Update Mask Bits Immediately
      read_allowed: false
      write_allowed: true
      enum_values:
        0: UPDATE_MASK_0
        1: UPDATE_MASK_1
  - !Register
    name: SWCOUT
    addr: 0x184
    size_bits: 16
    description: Software Controlled Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0OUT45
      bit_offset: 0
      bit_width: 1
      description: Submodule 0 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM0OUT45_0
        1: SM0OUT45_1
    - !Field
      name: SM0OUT23
      bit_offset: 1
      bit_width: 1
      description: Submodule 0 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM0OUT23_0
        1: SM0OUT23_1
    - !Field
      name: SM1OUT45
      bit_offset: 2
      bit_width: 1
      description: Submodule 1 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM1OUT45_0
        1: SM1OUT45_1
    - !Field
      name: SM1OUT23
      bit_offset: 3
      bit_width: 1
      description: Submodule 1 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM1OUT23_0
        1: SM1OUT23_1
    - !Field
      name: SM2OUT45
      bit_offset: 4
      bit_width: 1
      description: Submodule 2 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM2OUT45_0
        1: SM2OUT45_1
    - !Field
      name: SM2OUT23
      bit_offset: 5
      bit_width: 1
      description: Submodule 2 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM2OUT23_0
        1: SM2OUT23_1
    - !Field
      name: SM3OUT45
      bit_offset: 6
      bit_width: 1
      description: Submodule 3 Software Controlled Output 45
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM3OUT45_0
        1: SM3OUT45_1
    - !Field
      name: SM3OUT23
      bit_offset: 7
      bit_width: 1
      description: Submodule 3 Software Controlled Output 23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM3OUT23_0
        1: SM3OUT23_1
  - !Register
    name: DTSRCSEL
    addr: 0x186
    size_bits: 16
    description: PWM Source Select Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SM0SEL45
      bit_offset: 0
      bit_width: 2
      description: Submodule 0 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM0SEL45_0
        1: SM0SEL45_1
        2: SM0SEL45_2
        3: SM0SEL45_3
    - !Field
      name: SM0SEL23
      bit_offset: 2
      bit_width: 2
      description: Submodule 0 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM0SEL23_0
        1: SM0SEL23_1
        2: SM0SEL23_2
        3: SM0SEL23_3
    - !Field
      name: SM1SEL45
      bit_offset: 4
      bit_width: 2
      description: Submodule 1 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM1SEL45_0
        1: SM1SEL45_1
        2: SM1SEL45_2
        3: SM1SEL45_3
    - !Field
      name: SM1SEL23
      bit_offset: 6
      bit_width: 2
      description: Submodule 1 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM1SEL23_0
        1: SM1SEL23_1
        2: SM1SEL23_2
        3: SM1SEL23_3
    - !Field
      name: SM2SEL45
      bit_offset: 8
      bit_width: 2
      description: Submodule 2 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM2SEL45_0
        1: SM2SEL45_1
        2: SM2SEL45_2
        3: SM2SEL45_3
    - !Field
      name: SM2SEL23
      bit_offset: 10
      bit_width: 2
      description: Submodule 2 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM2SEL23_0
        1: SM2SEL23_1
        2: SM2SEL23_2
        3: SM2SEL23_3
    - !Field
      name: SM3SEL45
      bit_offset: 12
      bit_width: 2
      description: Submodule 3 PWM45 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM3SEL45_0
        1: SM3SEL45_1
        2: SM3SEL45_2
        3: SM3SEL45_3
    - !Field
      name: SM3SEL23
      bit_offset: 14
      bit_width: 2
      description: Submodule 3 PWM23 Control Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SM3SEL23_0
        1: SM3SEL23_1
        2: SM3SEL23_2
        3: SM3SEL23_3
  - !Register
    name: MCTRL
    addr: 0x188
    size_bits: 16
    description: Master Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 4
      description: Load Okay
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LDOK_0
        1: LDOK_1
    - !Field
      name: CLDOK
      bit_offset: 4
      bit_width: 4
      description: Clear Load Okay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN
      bit_offset: 8
      bit_width: 4
      description: Run
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RUN_0
        1: RUN_1
    - !Field
      name: IPOL
      bit_offset: 12
      bit_width: 4
      description: Current Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IPOL_0
        1: IPOL_1
  - !Register
    name: MCTRL2
    addr: 0x18a
    size_bits: 16
    description: Master Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MONPLL
      bit_offset: 0
      bit_width: 2
      description: Monitor PLL State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MONPLL_0
        1: MONPLL_1
        2: MONPLL_2
        3: MONPLL_3
  - !Register
    name: FCTRL0
    addr: 0x18c
    size_bits: 16
    description: Fault Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIE
      bit_offset: 0
      bit_width: 4
      description: Fault Interrupt Enables
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FIE_0
        1: FIE_1
    - !Field
      name: FSAFE
      bit_offset: 4
      bit_width: 4
      description: Fault Safety Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSAFE_0
        1: FSAFE_1
    - !Field
      name: FAUTO
      bit_offset: 8
      bit_width: 4
      description: Automatic Fault Clearing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FAUTO_0
        1: FAUTO_1
    - !Field
      name: FLVL
      bit_offset: 12
      bit_width: 4
      description: Fault Level
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FLVL_0
        1: FLVL_1
  - !Register
    name: FSTS0
    addr: 0x18e
    size_bits: 16
    description: Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FFLAG
      bit_offset: 0
      bit_width: 4
      description: Fault Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FFLAG_0
        1: FFLAG_1
    - !Field
      name: FFULL
      bit_offset: 4
      bit_width: 4
      description: Full Cycle
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FFULL_0
        1: FFULL_1
    - !Field
      name: FFPIN
      bit_offset: 8
      bit_width: 4
      description: Filtered Fault Pins
      read_allowed: true
      write_allowed: false
    - !Field
      name: FHALF
      bit_offset: 12
      bit_width: 4
      description: Half Cycle Fault Recovery
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FHALF_0
        1: FHALF_1
  - !Register
    name: FFILT0
    addr: 0x190
    size_bits: 16
    description: Fault Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Fault Filter Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Fault Filter Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: GSTR
      bit_offset: 15
      bit_width: 1
      description: Fault Glitch Stretch Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GSTR_0
        1: GSTR_1
  - !Register
    name: FTST0
    addr: 0x192
    size_bits: 16
    description: Fault Test Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FTEST
      bit_offset: 0
      bit_width: 1
      description: Fault Test
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FTEST_0
        1: FTEST_1
  - !Register
    name: FCTRL20
    addr: 0x194
    size_bits: 16
    description: Fault Control 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NOCOMB
      bit_offset: 0
      bit_width: 4
      description: No Combinational Path From Fault Input To PWM Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOCOMB_0
        1: NOCOMB_1
- !Module
  name: SPDIF
  description: SPDIF
  base_addr: 0x401dc000
  size: 0x54
  registers:
  - !Register
    name: SCR
    addr: 0x0
    size_bits: 32
    description: SPDIF Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: USrc_Sel
      bit_offset: 0
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USrc_Sel_0
        1: USrc_Sel_1
        3: USrc_Sel_3
    - !Field
      name: TxSel
      bit_offset: 2
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxSel_0
        1: TxSel_1
        5: TxSel_5
    - !Field
      name: ValCtrl
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ValCtrl_0
        1: ValCtrl_1
    - !Field
      name: DMA_TX_En
      bit_offset: 8
      bit_width: 1
      description: DMA Transmit Request Enable (Tx FIFO empty)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_Rx_En
      bit_offset: 9
      bit_width: 1
      description: DMA Receive Request Enable (RX FIFO full)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TxFIFO_Ctrl
      bit_offset: 10
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxFIFO_Ctrl_0
        1: TxFIFO_Ctrl_1
        2: TxFIFO_Ctrl_2
    - !Field
      name: soft_reset
      bit_offset: 12
      bit_width: 1
      description: When write 1 to this bit, it will cause SPDIF software reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOW_POWER
      bit_offset: 13
      bit_width: 1
      description: When write 1 to this bit, it will cause SPDIF enter low-power mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TxFIFOEmpty_Sel
      bit_offset: 15
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxFIFOEmpty_Sel_0
        1: TxFIFOEmpty_Sel_1
        2: TxFIFOEmpty_Sel_2
        3: TxFIFOEmpty_Sel_3
    - !Field
      name: TxAutoSync
      bit_offset: 17
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxAutoSync_0
        1: TxAutoSync_1
    - !Field
      name: RxAutoSync
      bit_offset: 18
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RxAutoSync_0
        1: RxAutoSync_1
    - !Field
      name: RxFIFOFull_Sel
      bit_offset: 19
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RxFIFOFull_Sel_0
        1: RxFIFOFull_Sel_1
        2: RxFIFOFull_Sel_2
        3: RxFIFOFull_Sel_3
    - !Field
      name: RxFIFO_Rst
      bit_offset: 21
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RxFIFO_Rst_0
        1: RxFIFO_Rst_1
    - !Field
      name: RxFIFO_Off_On
      bit_offset: 22
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RxFIFO_Off_On_0
        1: RxFIFO_Off_On_1
    - !Field
      name: RxFIFO_Ctrl
      bit_offset: 23
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RxFIFO_Ctrl_0
        1: RxFIFO_Ctrl_1
  - !Register
    name: SRCD
    addr: 0x4
    size_bits: 32
    description: CDText Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USyncMode
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USyncMode_0
        1: USyncMode_1
  - !Register
    name: SRPC
    addr: 0x8
    size_bits: 32
    description: PhaseConfig Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GainSel
      bit_offset: 3
      bit_width: 3
      description: 'Gain selection:'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GainSel_0
        1: GainSel_1
        2: GainSel_2
        3: GainSel_3
        4: GainSel_4
        5: GainSel_5
        6: GainSel_6
    - !Field
      name: LOCK
      bit_offset: 6
      bit_width: 1
      description: LOCK bit to show that the internal DPLL is locked, read only
      read_allowed: true
      write_allowed: false
    - !Field
      name: ClkSrc_Sel
      bit_offset: 7
      bit_width: 4
      description: 'Clock source selection, all other settings not shown are reserved:'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ClkSrc_Sel_0
        1: ClkSrc_Sel_1
        3: ClkSrc_Sel_3
        5: ClkSrc_Sel_5
        6: ClkSrc_Sel_6
        8: ClkSrc_Sel_8
  - !Register
    name: SIE
    addr: 0xc
    size_bits: 32
    description: InterruptEn Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RxFIFOFul
      bit_offset: 0
      bit_width: 1
      description: SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear
        it, read from Rx FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TxEm
      bit_offset: 1
      bit_width: 1
      description: SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear
        it, write toTx FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LockLoss
      bit_offset: 2
      bit_width: 1
      description: SPDIF receiver loss of lock
      read_allowed: true
      write_allowed: true
    - !Field
      name: RxFIFOResyn
      bit_offset: 3
      bit_width: 1
      description: Rx FIFO resync
      read_allowed: true
      write_allowed: true
    - !Field
      name: RxFIFOUnOv
      bit_offset: 4
      bit_width: 1
      description: Rx FIFO underrun/overrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: UQErr
      bit_offset: 5
      bit_width: 1
      description: U/Q Channel framing error
      read_allowed: true
      write_allowed: true
    - !Field
      name: UQSync
      bit_offset: 6
      bit_width: 1
      description: U/Q Channel sync found
      read_allowed: true
      write_allowed: true
    - !Field
      name: QRxOv
      bit_offset: 7
      bit_width: 1
      description: Q Channel receive register overrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: QRxFul
      bit_offset: 8
      bit_width: 1
      description: Q Channel receive register full, can't be cleared with reg
      read_allowed: true
      write_allowed: true
    - !Field
      name: URxOv
      bit_offset: 9
      bit_width: 1
      description: U Channel receive register overrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: URxFul
      bit_offset: 10
      bit_width: 1
      description: U Channel receive register full, can't be cleared with reg
      read_allowed: true
      write_allowed: true
    - !Field
      name: BitErr
      bit_offset: 14
      bit_width: 1
      description: SPDIF receiver found parity bit error
      read_allowed: true
      write_allowed: true
    - !Field
      name: SymErr
      bit_offset: 15
      bit_width: 1
      description: SPDIF receiver found illegal symbol
      read_allowed: true
      write_allowed: true
    - !Field
      name: ValNoGood
      bit_offset: 16
      bit_width: 1
      description: SPDIF validity flag no good
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNew
      bit_offset: 17
      bit_width: 1
      description: SPDIF receive change in value of control channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: TxResyn
      bit_offset: 18
      bit_width: 1
      description: SPDIF Tx FIFO resync
      read_allowed: true
      write_allowed: true
    - !Field
      name: TxUnOv
      bit_offset: 19
      bit_width: 1
      description: SPDIF Tx FIFO under/overrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: Lock
      bit_offset: 20
      bit_width: 1
      description: SPDIF receiver's DPLL is locked
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIC
    addr: 0x10
    size_bits: 32
    description: InterruptClear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LockLoss
      bit_offset: 2
      bit_width: 1
      description: SPDIF receiver loss of lock
      read_allowed: false
      write_allowed: true
    - !Field
      name: RxFIFOResyn
      bit_offset: 3
      bit_width: 1
      description: Rx FIFO resync
      read_allowed: false
      write_allowed: true
    - !Field
      name: RxFIFOUnOv
      bit_offset: 4
      bit_width: 1
      description: Rx FIFO underrun/overrun
      read_allowed: false
      write_allowed: true
    - !Field
      name: UQErr
      bit_offset: 5
      bit_width: 1
      description: U/Q Channel framing error
      read_allowed: false
      write_allowed: true
    - !Field
      name: UQSync
      bit_offset: 6
      bit_width: 1
      description: U/Q Channel sync found
      read_allowed: false
      write_allowed: true
    - !Field
      name: QRxOv
      bit_offset: 7
      bit_width: 1
      description: Q Channel receive register overrun
      read_allowed: false
      write_allowed: true
    - !Field
      name: URxOv
      bit_offset: 9
      bit_width: 1
      description: U Channel receive register overrun
      read_allowed: false
      write_allowed: true
    - !Field
      name: BitErr
      bit_offset: 14
      bit_width: 1
      description: SPDIF receiver found parity bit error
      read_allowed: false
      write_allowed: true
    - !Field
      name: SymErr
      bit_offset: 15
      bit_width: 1
      description: SPDIF receiver found illegal symbol
      read_allowed: false
      write_allowed: true
    - !Field
      name: ValNoGood
      bit_offset: 16
      bit_width: 1
      description: SPDIF validity flag no good
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNew
      bit_offset: 17
      bit_width: 1
      description: SPDIF receive change in value of control channel
      read_allowed: false
      write_allowed: true
    - !Field
      name: TxResyn
      bit_offset: 18
      bit_width: 1
      description: SPDIF Tx FIFO resync
      read_allowed: false
      write_allowed: true
    - !Field
      name: TxUnOv
      bit_offset: 19
      bit_width: 1
      description: SPDIF Tx FIFO under/overrun
      read_allowed: false
      write_allowed: true
    - !Field
      name: Lock
      bit_offset: 20
      bit_width: 1
      description: SPDIF receiver's DPLL is locked
      read_allowed: false
      write_allowed: true
  - !Register
    name: SIS
    addr: 0x10
    size_bits: 32
    description: InterruptStat Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: RxFIFOFul
      bit_offset: 0
      bit_width: 1
      description: SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear
        it, read from Rx FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TxEm
      bit_offset: 1
      bit_width: 1
      description: SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear
        it, write toTx FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LockLoss
      bit_offset: 2
      bit_width: 1
      description: SPDIF receiver loss of lock
      read_allowed: true
      write_allowed: false
    - !Field
      name: RxFIFOResyn
      bit_offset: 3
      bit_width: 1
      description: Rx FIFO resync
      read_allowed: true
      write_allowed: false
    - !Field
      name: RxFIFOUnOv
      bit_offset: 4
      bit_width: 1
      description: Rx FIFO underrun/overrun
      read_allowed: true
      write_allowed: false
    - !Field
      name: UQErr
      bit_offset: 5
      bit_width: 1
      description: U/Q Channel framing error
      read_allowed: true
      write_allowed: false
    - !Field
      name: UQSync
      bit_offset: 6
      bit_width: 1
      description: U/Q Channel sync found
      read_allowed: true
      write_allowed: false
    - !Field
      name: QRxOv
      bit_offset: 7
      bit_width: 1
      description: Q Channel receive register overrun
      read_allowed: true
      write_allowed: false
    - !Field
      name: QRxFul
      bit_offset: 8
      bit_width: 1
      description: Q Channel receive register full, can't be cleared with reg
      read_allowed: true
      write_allowed: false
    - !Field
      name: URxOv
      bit_offset: 9
      bit_width: 1
      description: U Channel receive register overrun
      read_allowed: true
      write_allowed: false
    - !Field
      name: URxFul
      bit_offset: 10
      bit_width: 1
      description: U Channel receive register full, can't be cleared with reg
      read_allowed: true
      write_allowed: false
    - !Field
      name: BitErr
      bit_offset: 14
      bit_width: 1
      description: SPDIF receiver found parity bit error
      read_allowed: true
      write_allowed: false
    - !Field
      name: SymErr
      bit_offset: 15
      bit_width: 1
      description: SPDIF receiver found illegal symbol
      read_allowed: true
      write_allowed: false
    - !Field
      name: ValNoGood
      bit_offset: 16
      bit_width: 1
      description: SPDIF validity flag no good
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNew
      bit_offset: 17
      bit_width: 1
      description: SPDIF receive change in value of control channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: TxResyn
      bit_offset: 18
      bit_width: 1
      description: SPDIF Tx FIFO resync
      read_allowed: true
      write_allowed: false
    - !Field
      name: TxUnOv
      bit_offset: 19
      bit_width: 1
      description: SPDIF Tx FIFO under/overrun
      read_allowed: true
      write_allowed: false
    - !Field
      name: Lock
      bit_offset: 20
      bit_width: 1
      description: SPDIF receiver's DPLL is locked
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRL
    addr: 0x14
    size_bits: 32
    description: SPDIFRxLeft Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxDataLeft
      bit_offset: 0
      bit_width: 24
      description: Processor receive SPDIF data left
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRR
    addr: 0x18
    size_bits: 32
    description: SPDIFRxRight Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxDataRight
      bit_offset: 0
      bit_width: 24
      description: Processor receive SPDIF data right
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRCSH
    addr: 0x1c
    size_bits: 32
    description: SPDIFRxCChannel_h Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCChannel_h
      bit_offset: 0
      bit_width: 24
      description: SPDIF receive C channel register, contains first 24 bits of C channel
        without interpretation
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRCSL
    addr: 0x20
    size_bits: 32
    description: SPDIFRxCChannel_l Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCChannel_l
      bit_offset: 0
      bit_width: 24
      description: SPDIF receive C channel register, contains next 24 bits of C channel
        without interpretation
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRU
    addr: 0x24
    size_bits: 32
    description: UchannelRx Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxUChannel
      bit_offset: 0
      bit_width: 24
      description: SPDIF receive U channel register, contains next 3 U channel bytes
      read_allowed: true
      write_allowed: false
  - !Register
    name: SRQ
    addr: 0x28
    size_bits: 32
    description: QchannelRx Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxQChannel
      bit_offset: 0
      bit_width: 24
      description: SPDIF receive Q channel register, contains next 3 Q channel bytes
      read_allowed: true
      write_allowed: false
  - !Register
    name: STL
    addr: 0x2c
    size_bits: 32
    description: SPDIFTxLeft Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TxDataLeft
      bit_offset: 0
      bit_width: 24
      description: SPDIF transmit left channel data. It is write-only, and always
        returns zeros when read
      read_allowed: false
      write_allowed: true
  - !Register
    name: STR
    addr: 0x30
    size_bits: 32
    description: SPDIFTxRight Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TxDataRight
      bit_offset: 0
      bit_width: 24
      description: SPDIF transmit right channel data. It is write-only, and always
        returns zeros when read
      read_allowed: false
      write_allowed: true
  - !Register
    name: STCSCH
    addr: 0x34
    size_bits: 32
    description: SPDIFTxCChannelCons_h Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TxCChannelCons_h
      bit_offset: 0
      bit_width: 24
      description: SPDIF transmit Cons
      read_allowed: true
      write_allowed: true
  - !Register
    name: STCSCL
    addr: 0x38
    size_bits: 32
    description: SPDIFTxCChannelCons_l Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TxCChannelCons_l
      bit_offset: 0
      bit_width: 24
      description: SPDIF transmit Cons
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRFM
    addr: 0x44
    size_bits: 32
    description: FreqMeas Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FreqMeas
      bit_offset: 0
      bit_width: 24
      description: Frequency measurement data
      read_allowed: true
      write_allowed: false
  - !Register
    name: STC
    addr: 0x50
    size_bits: 32
    description: SPDIFTxClk Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20f00
    fields:
    - !Field
      name: TxClk_DF
      bit_offset: 0
      bit_width: 7
      description: Divider factor (1-128)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxClk_DF_0
        1: TxClk_DF_1
        127: TxClk_DF_127
    - !Field
      name: tx_all_clk_en
      bit_offset: 7
      bit_width: 1
      description: Spdif transfer clock enable. When data is going to be transfered,
        this bit should be set to1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: tx_all_clk_en_0
        1: tx_all_clk_en_1
    - !Field
      name: TxClk_Source
      bit_offset: 8
      bit_width: 3
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TxClk_Source_0
        1: TxClk_Source_1
        2: TxClk_Source_2
        3: TxClk_Source_3
        4: TxClk_Source_4
        5: TxClk_Source_5
        6: TxClk_Source_6
    - !Field
      name: SYSCLK_DF
      bit_offset: 11
      bit_width: 9
      description: system clock divider factor, 2~512.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYSCLK_DF_0
        1: SYSCLK_DF_1
        511: SYSCLK_DF_511
- !Module
  name: SAI1
  description: I2S
  base_addr: 0x401e0000
  size: 0xe4
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x3000000
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FEATURE_0
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x50502
    fields:
    - !Field
      name: DATALINE
      bit_offset: 0
      bit_width: 4
      description: Number of Datalines
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO
      bit_offset: 8
      bit_width: 4
      description: FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRAME
      bit_offset: 16
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCSR
    addr: 0x8
    size_bits: 32
    description: SAI Transmit Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRDE_0
        1: FRDE_1
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWDE_0
        1: FWDE_1
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRIE_0
        1: FRIE_1
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWIE_0
        1: FWIE_1
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEIE_0
        1: SEIE_1
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSIE_0
        1: WSIE_1
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FRF_0
        1: FRF_1
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FWF_0
        1: FWF_1
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEF_0
        1: SEF_1
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSF_0
        1: WSF_1
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SR_0
        1: SR_1
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FR_0
        1: FR_1
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCE_0
        1: BCE_1
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGE_0
        1: DBGE_1
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPE_0
        1: STOPE_1
    - !Field
      name: TE
      bit_offset: 31
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
  - !Register
    name: TCR1
    addr: 0xc
    size_bits: 32
    description: SAI Transmit Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TFW
      bit_offset: 0
      bit_width: 5
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR2
    addr: 0x10
    size_bits: 32
    description: SAI Transmit Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCD_0
        1: BCD_1
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCP_0
        1: BCP_1
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSEL_0
        1: MSEL_1
        2: MSEL_2
        3: MSEL_3
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCI_0
        1: BCI_1
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCS_0
        1: BCS_1
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYNC_0
        1: SYNC_1
  - !Register
    name: TCR3
    addr: 0x14
    size_bits: 32
    description: SAI Transmit Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCE
      bit_offset: 16
      bit_width: 2
      description: Transmit Channel Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR4
    addr: 0x18
    size_bits: 32
    description: SAI Transmit Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSD_0
        1: FSD_1
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSP_0
        1: FSP_1
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONDEM_0
        1: ONDEM_1
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSE_0
        1: FSE_1
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MF_0
        1: MF_1
    - !Field
      name: CHMOD
      bit_offset: 5
      bit_width: 1
      description: Channel Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHMOD_0
        1: CHMOD_1
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPACK_0
        2: FPACK_2
        3: FPACK_3
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCOMB_0
        1: FCOMB_1
        2: FCOMB_2
        3: FCOMB_3
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCONT_0
        1: FCONT_1
  - !Register
    name: TCR5
    addr: 0x1c
    size_bits: 32
    description: SAI Transmit Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMR
    addr: 0x60
    size_bits: 32
    description: SAI Transmit Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TWM
      bit_offset: 0
      bit_width: 32
      description: Transmit Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TWM_0
        1: TWM_1
  - !Register
    name: RCSR
    addr: 0x88
    size_bits: 32
    description: SAI Receive Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRDE_0
        1: FRDE_1
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWDE_0
        1: FWDE_1
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRIE_0
        1: FRIE_1
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWIE_0
        1: FWIE_1
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEIE_0
        1: SEIE_1
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSIE_0
        1: WSIE_1
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FRF_0
        1: FRF_1
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FWF_0
        1: FWF_1
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEF_0
        1: SEF_1
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSF_0
        1: WSF_1
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SR_0
        1: SR_1
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FR_0
        1: FR_1
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCE_0
        1: BCE_1
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGE_0
        1: DBGE_1
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPE_0
        1: STOPE_1
    - !Field
      name: RE
      bit_offset: 31
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
  - !Register
    name: RCR1
    addr: 0x8c
    size_bits: 32
    description: SAI Receive Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFW
      bit_offset: 0
      bit_width: 5
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCR2
    addr: 0x90
    size_bits: 32
    description: SAI Receive Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCD_0
        1: BCD_1
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCP_0
        1: BCP_1
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSEL_0
        1: MSEL_1
        2: MSEL_2
        3: MSEL_3
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCI_0
        1: BCI_1
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCS_0
        1: BCS_1
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYNC_0
        1: SYNC_1
  - !Register
    name: RCR3
    addr: 0x94
    size_bits: 32
    description: SAI Receive Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCE
      bit_offset: 16
      bit_width: 2
      description: Receive Channel Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCR4
    addr: 0x98
    size_bits: 32
    description: SAI Receive Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSD_0
        1: FSD_1
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSP_0
        1: FSP_1
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONDEM_0
        1: ONDEM_1
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSE_0
        1: FSE_1
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MF_0
        1: MF_1
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPACK_0
        2: FPACK_2
        3: FPACK_3
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCOMB_0
        1: FCOMB_1
        2: FCOMB_2
        3: FCOMB_3
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCONT_0
        1: FCONT_1
  - !Register
    name: RCR5
    addr: 0x9c
    size_bits: 32
    description: SAI Receive Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMR
    addr: 0xe0
    size_bits: 32
    description: SAI Receive Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RWM
      bit_offset: 0
      bit_width: 32
      description: Receive Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWM_0
        1: RWM_1
  - !Register
    name: TDR[0]
    addr: 0x20
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDR[1]
    addr: 0x24
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TFR[0]
    addr: 0x40
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WCP_0
        1: WCP_1
  - !Register
    name: TFR[1]
    addr: 0x44
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WCP_0
        1: WCP_1
  - !Register
    name: RDR[0]
    addr: 0xa0
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RDR[1]
    addr: 0xa4
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR[0]
    addr: 0xc0
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RCP_0
        1: RCP_1
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR[1]
    addr: 0xc4
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RCP_0
        1: RCP_1
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
- !Module
  name: SAI3
  description: I2S
  base_addr: 0x401e8000
  size: 0xe4
  registers:
  - !Register
    name: VERID
    addr: 0x0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x3000000
    fields:
    - !Field
      name: FEATURE
      bit_offset: 0
      bit_width: 16
      description: Feature Specification Number
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FEATURE_0
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Minor Version Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Major Version Number
      read_allowed: true
      write_allowed: false
  - !Register
    name: PARAM
    addr: 0x4
    size_bits: 32
    description: Parameter Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x50502
    fields:
    - !Field
      name: DATALINE
      bit_offset: 0
      bit_width: 4
      description: Number of Datalines
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIFO
      bit_offset: 8
      bit_width: 4
      description: FIFO Size
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRAME
      bit_offset: 16
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCSR
    addr: 0x8
    size_bits: 32
    description: SAI Transmit Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRDE_0
        1: FRDE_1
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWDE_0
        1: FWDE_1
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRIE_0
        1: FRIE_1
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWIE_0
        1: FWIE_1
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEIE_0
        1: SEIE_1
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSIE_0
        1: WSIE_1
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FRF_0
        1: FRF_1
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FWF_0
        1: FWF_1
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEF_0
        1: SEF_1
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSF_0
        1: WSF_1
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SR_0
        1: SR_1
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FR_0
        1: FR_1
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCE_0
        1: BCE_1
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGE_0
        1: DBGE_1
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPE_0
        1: STOPE_1
    - !Field
      name: TE
      bit_offset: 31
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TE_0
        1: TE_1
  - !Register
    name: TCR1
    addr: 0xc
    size_bits: 32
    description: SAI Transmit Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TFW
      bit_offset: 0
      bit_width: 5
      description: Transmit FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR2
    addr: 0x10
    size_bits: 32
    description: SAI Transmit Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCD_0
        1: BCD_1
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCP_0
        1: BCP_1
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSEL_0
        1: MSEL_1
        2: MSEL_2
        3: MSEL_3
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCI_0
        1: BCI_1
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCS_0
        1: BCS_1
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYNC_0
        1: SYNC_1
  - !Register
    name: TCR3
    addr: 0x14
    size_bits: 32
    description: SAI Transmit Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCE
      bit_offset: 16
      bit_width: 2
      description: Transmit Channel Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR4
    addr: 0x18
    size_bits: 32
    description: SAI Transmit Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSD_0
        1: FSD_1
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSP_0
        1: FSP_1
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONDEM_0
        1: ONDEM_1
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSE_0
        1: FSE_1
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MF_0
        1: MF_1
    - !Field
      name: CHMOD
      bit_offset: 5
      bit_width: 1
      description: Channel Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CHMOD_0
        1: CHMOD_1
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPACK_0
        2: FPACK_2
        3: FPACK_3
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCOMB_0
        1: FCOMB_1
        2: FCOMB_2
        3: FCOMB_3
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCONT_0
        1: FCONT_1
  - !Register
    name: TCR5
    addr: 0x1c
    size_bits: 32
    description: SAI Transmit Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMR
    addr: 0x60
    size_bits: 32
    description: SAI Transmit Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TWM
      bit_offset: 0
      bit_width: 32
      description: Transmit Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TWM_0
        1: TWM_1
  - !Register
    name: RCSR
    addr: 0x88
    size_bits: 32
    description: SAI Receive Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRDE
      bit_offset: 0
      bit_width: 1
      description: FIFO Request DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRDE_0
        1: FRDE_1
    - !Field
      name: FWDE
      bit_offset: 1
      bit_width: 1
      description: FIFO Warning DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWDE_0
        1: FWDE_1
    - !Field
      name: FRIE
      bit_offset: 8
      bit_width: 1
      description: FIFO Request Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRIE_0
        1: FRIE_1
    - !Field
      name: FWIE
      bit_offset: 9
      bit_width: 1
      description: FIFO Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FWIE_0
        1: FWIE_1
    - !Field
      name: FEIE
      bit_offset: 10
      bit_width: 1
      description: FIFO Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEIE_0
        1: FEIE_1
    - !Field
      name: SEIE
      bit_offset: 11
      bit_width: 1
      description: Sync Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEIE_0
        1: SEIE_1
    - !Field
      name: WSIE
      bit_offset: 12
      bit_width: 1
      description: Word Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSIE_0
        1: WSIE_1
    - !Field
      name: FRF
      bit_offset: 16
      bit_width: 1
      description: FIFO Request Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FRF_0
        1: FRF_1
    - !Field
      name: FWF
      bit_offset: 17
      bit_width: 1
      description: FIFO Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: FWF_0
        1: FWF_1
    - !Field
      name: FEF
      bit_offset: 18
      bit_width: 1
      description: FIFO Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FEF_0
        1: FEF_1
    - !Field
      name: SEF
      bit_offset: 19
      bit_width: 1
      description: Sync Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEF_0
        1: SEF_1
    - !Field
      name: WSF
      bit_offset: 20
      bit_width: 1
      description: Word Start Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WSF_0
        1: WSF_1
    - !Field
      name: SR
      bit_offset: 24
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SR_0
        1: SR_1
    - !Field
      name: FR
      bit_offset: 25
      bit_width: 1
      description: FIFO Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FR_0
        1: FR_1
    - !Field
      name: BCE
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCE_0
        1: BCE_1
    - !Field
      name: DBGE
      bit_offset: 29
      bit_width: 1
      description: Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGE_0
        1: DBGE_1
    - !Field
      name: STOPE
      bit_offset: 30
      bit_width: 1
      description: Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPE_0
        1: STOPE_1
    - !Field
      name: RE
      bit_offset: 31
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RE_0
        1: RE_1
  - !Register
    name: RCR1
    addr: 0x8c
    size_bits: 32
    description: SAI Receive Configuration 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFW
      bit_offset: 0
      bit_width: 5
      description: Receive FIFO Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCR2
    addr: 0x90
    size_bits: 32
    description: SAI Receive Configuration 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV
      bit_offset: 0
      bit_width: 8
      description: Bit Clock Divide
      read_allowed: true
      write_allowed: true
    - !Field
      name: BCD
      bit_offset: 24
      bit_width: 1
      description: Bit Clock Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCD_0
        1: BCD_1
    - !Field
      name: BCP
      bit_offset: 25
      bit_width: 1
      description: Bit Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCP_0
        1: BCP_1
    - !Field
      name: MSEL
      bit_offset: 26
      bit_width: 2
      description: MCLK Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSEL_0
        1: MSEL_1
        2: MSEL_2
        3: MSEL_3
    - !Field
      name: BCI
      bit_offset: 28
      bit_width: 1
      description: Bit Clock Input
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCI_0
        1: BCI_1
    - !Field
      name: BCS
      bit_offset: 29
      bit_width: 1
      description: Bit Clock Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BCS_0
        1: BCS_1
    - !Field
      name: SYNC
      bit_offset: 30
      bit_width: 2
      description: Synchronous Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYNC_0
        1: SYNC_1
  - !Register
    name: RCR3
    addr: 0x94
    size_bits: 32
    description: SAI Receive Configuration 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDFL
      bit_offset: 0
      bit_width: 5
      description: Word Flag Configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCE
      bit_offset: 16
      bit_width: 2
      description: Receive Channel Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CFR
      bit_offset: 24
      bit_width: 2
      description: Channel FIFO Reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCR4
    addr: 0x98
    size_bits: 32
    description: SAI Receive Configuration 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSD
      bit_offset: 0
      bit_width: 1
      description: Frame Sync Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSD_0
        1: FSD_1
    - !Field
      name: FSP
      bit_offset: 1
      bit_width: 1
      description: Frame Sync Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSP_0
        1: FSP_1
    - !Field
      name: ONDEM
      bit_offset: 2
      bit_width: 1
      description: On Demand Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ONDEM_0
        1: ONDEM_1
    - !Field
      name: FSE
      bit_offset: 3
      bit_width: 1
      description: Frame Sync Early
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FSE_0
        1: FSE_1
    - !Field
      name: MF
      bit_offset: 4
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MF_0
        1: MF_1
    - !Field
      name: SYWD
      bit_offset: 8
      bit_width: 5
      description: Sync Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRSZ
      bit_offset: 16
      bit_width: 5
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: FPACK
      bit_offset: 24
      bit_width: 2
      description: FIFO Packing Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPACK_0
        2: FPACK_2
        3: FPACK_3
    - !Field
      name: FCOMB
      bit_offset: 26
      bit_width: 2
      description: FIFO Combine Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCOMB_0
        1: FCOMB_1
        2: FCOMB_2
        3: FCOMB_3
    - !Field
      name: FCONT
      bit_offset: 28
      bit_width: 1
      description: FIFO Continue on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FCONT_0
        1: FCONT_1
  - !Register
    name: RCR5
    addr: 0x9c
    size_bits: 32
    description: SAI Receive Configuration 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBT
      bit_offset: 8
      bit_width: 5
      description: First Bit Shifted
      read_allowed: true
      write_allowed: true
    - !Field
      name: W0W
      bit_offset: 16
      bit_width: 5
      description: Word 0 Width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WNW
      bit_offset: 24
      bit_width: 5
      description: Word N Width
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMR
    addr: 0xe0
    size_bits: 32
    description: SAI Receive Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RWM
      bit_offset: 0
      bit_width: 32
      description: Receive Word Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RWM_0
        1: RWM_1
  - !Register
    name: TDR[0]
    addr: 0x20
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDR[1]
    addr: 0x24
    size_bits: 32
    description: SAI Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 32
      description: Transmit Data Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TFR[0]
    addr: 0x40
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WCP_0
        1: WCP_1
  - !Register
    name: TFR[1]
    addr: 0x44
    size_bits: 32
    description: SAI Transmit FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: WCP
      bit_offset: 31
      bit_width: 1
      description: Write Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WCP_0
        1: WCP_1
  - !Register
    name: RDR[0]
    addr: 0xa0
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RDR[1]
    addr: 0xa4
    size_bits: 32
    description: SAI Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 32
      description: Receive Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR[0]
    addr: 0xc0
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RCP_0
        1: RCP_1
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
  - !Register
    name: RFR[1]
    addr: 0xc4
    size_bits: 32
    description: SAI Receive FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFP
      bit_offset: 0
      bit_width: 6
      description: Read FIFO Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RCP
      bit_offset: 15
      bit_width: 1
      description: Receive Channel Pointer
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RCP_0
        1: RCP_1
    - !Field
      name: WFP
      bit_offset: 16
      bit_width: 6
      description: Write FIFO Pointer
      read_allowed: true
      write_allowed: false
- !Module
  name: GPT1
  description: GPT
  base_addr: 0x401ec000
  size: 0x28
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: GPT Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: GPT Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: ENMOD
      bit_offset: 1
      bit_width: 1
      description: GPT Enable mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENMOD_0
        1: ENMOD_1
    - !Field
      name: DBGEN
      bit_offset: 2
      bit_width: 1
      description: GPT debug mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: WAITEN
      bit_offset: 3
      bit_width: 1
      description: GPT Wait Mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAITEN_0
        1: WAITEN_1
    - !Field
      name: DOZEEN
      bit_offset: 4
      bit_width: 1
      description: GPT Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: STOPEN
      bit_offset: 5
      bit_width: 1
      description: GPT Stop Mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPEN_0
        1: STOPEN_1
    - !Field
      name: CLKSRC
      bit_offset: 6
      bit_width: 3
      description: Clock Source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKSRC_0
        1: CLKSRC_1
        2: CLKSRC_2
        3: CLKSRC_3
        4: CLKSRC_4
        5: CLKSRC_5
    - !Field
      name: FRR
      bit_offset: 9
      bit_width: 1
      description: Free-Run or Restart mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRR_0
        1: FRR_1
    - !Field
      name: EN_24M
      bit_offset: 10
      bit_width: 1
      description: Enable 24 MHz clock input from crystal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_24M_0
        1: EN_24M_1
    - !Field
      name: SWR
      bit_offset: 15
      bit_width: 1
      description: Software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SWR_0
        1: SWR_1
    - !Field
      name: IM1
      bit_offset: 16
      bit_width: 2
      description: See IM2
      read_allowed: true
      write_allowed: true
    - !Field
      name: IM2
      bit_offset: 18
      bit_width: 2
      description: IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits
        17-16, Input Capture Channel 1 operating mode) The IMn bit field determines
        the transition on the input pin (for Input capture channel n), which will
        trigger a capture event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IM2_0
        1: IM2_1
        2: IM2_2
        3: IM2_3
    - !Field
      name: OM1
      bit_offset: 20
      bit_width: 3
      description: See OM3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OM2
      bit_offset: 23
      bit_width: 3
      description: See OM3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OM3
      bit_offset: 26
      bit_width: 3
      description: OM3 (bits 28-26) controls the Output Compare Channel 3 operating
        mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OM3_0
        1: OM3_1
        2: OM3_2
        3: OM3_3
        4: OM3_4
    - !Field
      name: FO1
      bit_offset: 29
      bit_width: 1
      description: See F03
      read_allowed: true
      write_allowed: true
    - !Field
      name: FO2
      bit_offset: 30
      bit_width: 1
      description: See F03
      read_allowed: true
      write_allowed: true
    - !Field
      name: FO3
      bit_offset: 31
      bit_width: 1
      description: FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel
        2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed
        for the timer Output Compare n pin (according to the OMn bits in this register)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FO3_0
        1: FO3_1
  - !Register
    name: PR
    addr: 0x4
    size_bits: 32
    description: GPT Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: Prescaler bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALER_0
        1: PRESCALER_1
        4095: PRESCALER_4095
    - !Field
      name: PRESCALER24M
      bit_offset: 12
      bit_width: 4
      description: Prescaler bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALER24M_0
        1: PRESCALER24M_1
        15: PRESCALER24M_15
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: GPT Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OF1
      bit_offset: 0
      bit_width: 1
      description: See OF3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF2
      bit_offset: 1
      bit_width: 1
      description: See OF3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF3
      bit_offset: 2
      bit_width: 1
      description: OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output
        Compare 1 Flag The OFn bit indicates that a compare event has occurred on
        Output Compare channel n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OF3_0
        1: OF3_1
    - !Field
      name: IF1
      bit_offset: 3
      bit_width: 1
      description: See IF2
      read_allowed: true
      write_allowed: true
    - !Field
      name: IF2
      bit_offset: 4
      bit_width: 1
      description: IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates
        that a capture event has occurred on Input Capture channel n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IF2_0
        1: IF2_1
    - !Field
      name: ROV
      bit_offset: 5
      bit_width: 1
      description: Rollover Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ROV_0
        1: ROV_1
  - !Register
    name: IR
    addr: 0xc
    size_bits: 32
    description: GPT Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OF1IE
      bit_offset: 0
      bit_width: 1
      description: See OF3IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF2IE
      bit_offset: 1
      bit_width: 1
      description: See OF3IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF3IE
      bit_offset: 2
      bit_width: 1
      description: OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2
        Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls
        the Output Compare Channel n interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OF3IE_0
        1: OF3IE_1
    - !Field
      name: IF1IE
      bit_offset: 3
      bit_width: 1
      description: See IF2IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IF2IE
      bit_offset: 4
      bit_width: 1
      description: IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt
        Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IF2IE_0
        1: IF2IE_1
    - !Field
      name: ROVIE
      bit_offset: 5
      bit_width: 1
      description: Rollover Interrupt Enable. The ROVIE bit controls the Rollover
        interrupt.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ROVIE_0
        1: ROVIE_1
  - !Register
    name: OCR1
    addr: 0x10
    size_bits: 32
    description: GPT Output Compare Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCR2
    addr: 0x14
    size_bits: 32
    description: GPT Output Compare Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCR3
    addr: 0x18
    size_bits: 32
    description: GPT Output Compare Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR1
    addr: 0x1c
    size_bits: 32
    description: GPT Input Capture Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT
      bit_offset: 0
      bit_width: 32
      description: Capture Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR2
    addr: 0x20
    size_bits: 32
    description: GPT Input Capture Register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT
      bit_offset: 0
      bit_width: 32
      description: Capture Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: GPT Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Counter Value. The COUNT bits show the current count value of the
        GPT counter.
      read_allowed: true
      write_allowed: false
- !Module
  name: GPT2
  description: GPT
  base_addr: 0x401f0000
  size: 0x28
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: GPT Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: GPT Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: ENMOD
      bit_offset: 1
      bit_width: 1
      description: GPT Enable mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ENMOD_0
        1: ENMOD_1
    - !Field
      name: DBGEN
      bit_offset: 2
      bit_width: 1
      description: GPT debug mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DBGEN_0
        1: DBGEN_1
    - !Field
      name: WAITEN
      bit_offset: 3
      bit_width: 1
      description: GPT Wait Mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: WAITEN_0
        1: WAITEN_1
    - !Field
      name: DOZEEN
      bit_offset: 4
      bit_width: 1
      description: GPT Doze Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DOZEEN_0
        1: DOZEEN_1
    - !Field
      name: STOPEN
      bit_offset: 5
      bit_width: 1
      description: GPT Stop Mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STOPEN_0
        1: STOPEN_1
    - !Field
      name: CLKSRC
      bit_offset: 6
      bit_width: 3
      description: Clock Source select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CLKSRC_0
        1: CLKSRC_1
        2: CLKSRC_2
        3: CLKSRC_3
        4: CLKSRC_4
        5: CLKSRC_5
    - !Field
      name: FRR
      bit_offset: 9
      bit_width: 1
      description: Free-Run or Restart mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FRR_0
        1: FRR_1
    - !Field
      name: EN_24M
      bit_offset: 10
      bit_width: 1
      description: Enable 24 MHz clock input from crystal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_24M_0
        1: EN_24M_1
    - !Field
      name: SWR
      bit_offset: 15
      bit_width: 1
      description: Software reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SWR_0
        1: SWR_1
    - !Field
      name: IM1
      bit_offset: 16
      bit_width: 2
      description: See IM2
      read_allowed: true
      write_allowed: true
    - !Field
      name: IM2
      bit_offset: 18
      bit_width: 2
      description: IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits
        17-16, Input Capture Channel 1 operating mode) The IMn bit field determines
        the transition on the input pin (for Input capture channel n), which will
        trigger a capture event
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IM2_0
        1: IM2_1
        2: IM2_2
        3: IM2_3
    - !Field
      name: OM1
      bit_offset: 20
      bit_width: 3
      description: See OM3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OM2
      bit_offset: 23
      bit_width: 3
      description: See OM3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OM3
      bit_offset: 26
      bit_width: 3
      description: OM3 (bits 28-26) controls the Output Compare Channel 3 operating
        mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OM3_0
        1: OM3_1
        2: OM3_2
        3: OM3_3
        4: OM3_4
    - !Field
      name: FO1
      bit_offset: 29
      bit_width: 1
      description: See F03
      read_allowed: true
      write_allowed: true
    - !Field
      name: FO2
      bit_offset: 30
      bit_width: 1
      description: See F03
      read_allowed: true
      write_allowed: true
    - !Field
      name: FO3
      bit_offset: 31
      bit_width: 1
      description: FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel
        2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed
        for the timer Output Compare n pin (according to the OMn bits in this register)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FO3_0
        1: FO3_1
  - !Register
    name: PR
    addr: 0x4
    size_bits: 32
    description: GPT Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: Prescaler bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALER_0
        1: PRESCALER_1
        4095: PRESCALER_4095
    - !Field
      name: PRESCALER24M
      bit_offset: 12
      bit_width: 4
      description: Prescaler bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRESCALER24M_0
        1: PRESCALER24M_1
        15: PRESCALER24M_15
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: GPT Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OF1
      bit_offset: 0
      bit_width: 1
      description: See OF3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF2
      bit_offset: 1
      bit_width: 1
      description: See OF3
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF3
      bit_offset: 2
      bit_width: 1
      description: OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output
        Compare 1 Flag The OFn bit indicates that a compare event has occurred on
        Output Compare channel n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OF3_0
        1: OF3_1
    - !Field
      name: IF1
      bit_offset: 3
      bit_width: 1
      description: See IF2
      read_allowed: true
      write_allowed: true
    - !Field
      name: IF2
      bit_offset: 4
      bit_width: 1
      description: IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates
        that a capture event has occurred on Input Capture channel n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IF2_0
        1: IF2_1
    - !Field
      name: ROV
      bit_offset: 5
      bit_width: 1
      description: Rollover Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ROV_0
        1: ROV_1
  - !Register
    name: IR
    addr: 0xc
    size_bits: 32
    description: GPT Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OF1IE
      bit_offset: 0
      bit_width: 1
      description: See OF3IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF2IE
      bit_offset: 1
      bit_width: 1
      description: See OF3IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: OF3IE
      bit_offset: 2
      bit_width: 1
      description: OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2
        Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls
        the Output Compare Channel n interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: OF3IE_0
        1: OF3IE_1
    - !Field
      name: IF1IE
      bit_offset: 3
      bit_width: 1
      description: See IF2IE
      read_allowed: true
      write_allowed: true
    - !Field
      name: IF2IE
      bit_offset: 4
      bit_width: 1
      description: IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt
        Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IF2IE_0
        1: IF2IE_1
    - !Field
      name: ROVIE
      bit_offset: 5
      bit_width: 1
      description: Rollover Interrupt Enable. The ROVIE bit controls the Rollover
        interrupt.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ROVIE_0
        1: ROVIE_1
  - !Register
    name: OCR1
    addr: 0x10
    size_bits: 32
    description: GPT Output Compare Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCR2
    addr: 0x14
    size_bits: 32
    description: GPT Output Compare Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCR3
    addr: 0x18
    size_bits: 32
    description: GPT Output Compare Register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR1
    addr: 0x1c
    size_bits: 32
    description: GPT Input Capture Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT
      bit_offset: 0
      bit_width: 32
      description: Capture Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR2
    addr: 0x20
    size_bits: 32
    description: GPT Input Capture Register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT
      bit_offset: 0
      bit_width: 32
      description: Capture Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: GPT Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 32
      description: Counter Value. The COUNT bits show the current count value of the
        GPT counter.
      read_allowed: true
      write_allowed: false
- !Module
  name: OCOTP
  description: no description available
  base_addr: 0x401f4000
  size: 0x6f4
  registers:
  - !Register
    name: HW_OCOTP_CTRL
    addr: 0x0
    size_bits: 32
    description: OTP Controller Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 6
      description: OTP write and read access address register
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUSY
      bit_offset: 8
      bit_width: 1
      description: OTP controller status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Set by the controller when an access to a locked region(OTP or
        shadow register) is requested
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELOAD_SHADOWS
      bit_offset: 10
      bit_width: 1
      description: Set to force re-loading the shadow registers (HW/SW capability
        and LOCK)
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_UNLOCK
      bit_offset: 16
      bit_width: 16
      description: Write 0x3E77 to enable OTP write accesses
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CTRL_SET
    addr: 0x4
    size_bits: 32
    description: OTP Controller Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 6
      description: OTP write and read access address register
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUSY
      bit_offset: 8
      bit_width: 1
      description: OTP controller status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Set by the controller when an access to a locked region(OTP or
        shadow register) is requested
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELOAD_SHADOWS
      bit_offset: 10
      bit_width: 1
      description: Set to force re-loading the shadow registers (HW/SW capability
        and LOCK)
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_UNLOCK
      bit_offset: 16
      bit_width: 16
      description: Write 0x3E77 to enable OTP write accesses
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CTRL_CLR
    addr: 0x8
    size_bits: 32
    description: OTP Controller Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 6
      description: OTP write and read access address register
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUSY
      bit_offset: 8
      bit_width: 1
      description: OTP controller status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Set by the controller when an access to a locked region(OTP or
        shadow register) is requested
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELOAD_SHADOWS
      bit_offset: 10
      bit_width: 1
      description: Set to force re-loading the shadow registers (HW/SW capability
        and LOCK)
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_UNLOCK
      bit_offset: 16
      bit_width: 16
      description: Write 0x3E77 to enable OTP write accesses
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CTRL_TOG
    addr: 0xc
    size_bits: 32
    description: OTP Controller Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 6
      description: OTP write and read access address register
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUSY
      bit_offset: 8
      bit_width: 1
      description: OTP controller status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Set by the controller when an access to a locked region(OTP or
        shadow register) is requested
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELOAD_SHADOWS
      bit_offset: 10
      bit_width: 1
      description: Set to force re-loading the shadow registers (HW/SW capability
        and LOCK)
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_UNLOCK
      bit_offset: 16
      bit_width: 16
      description: Write 0x3E77 to enable OTP write accesses
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_TIMING
    addr: 0x10
    size_bits: 32
    description: OTP Controller Timing Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x60d9755
    fields:
    - !Field
      name: STROBE_PROG
      bit_offset: 0
      bit_width: 12
      description: This count value specifies the strobe period in one time write
        OTP
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELAX
      bit_offset: 12
      bit_width: 4
      description: This count value specifies the time to add to all default timing
        parameters other than the Tpgm and Trd
      read_allowed: true
      write_allowed: true
    - !Field
      name: STROBE_READ
      bit_offset: 16
      bit_width: 6
      description: This count value specifies the strobe period in one time read OTP
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT
      bit_offset: 22
      bit_width: 6
      description: This count value specifies time interval between auto read and
        write access in one time program
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_DATA
    addr: 0x20
    size_bits: 32
    description: OTP Controller Write Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Used to initiate a write to OTP
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_READ_CTRL
    addr: 0x30
    size_bits: 32
    description: OTP Controller Write Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READ_FUSE
      bit_offset: 0
      bit_width: 1
      description: Used to initiate a read to OTP
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_READ_FUSE_DATA
    addr: 0x40
    size_bits: 32
    description: OTP Controller Read Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: The data read from OTP
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_STICKY
    addr: 0x50
    size_bits: 32
    description: Sticky bit Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRK_REVOKE_LOCK
      bit_offset: 1
      bit_width: 1
      description: Shadow register write and OTP write lock for SRK_REVOKE region
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIELD_RETURN_LOCK
      bit_offset: 2
      bit_width: 1
      description: Shadow register write and OTP write lock for FIELD_RETURN region
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SCS
    addr: 0x60
    size_bits: 32
    description: Software Controllable Signals Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAB_JDE
      bit_offset: 0
      bit_width: 1
      description: HAB JTAG Debug Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPARE
      bit_offset: 1
      bit_width: 30
      description: Unallocated read/write bits for implementation specific software
        use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: When set, all of the bits in this register are locked and can not
        be changed through SW programming
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SCS_SET
    addr: 0x64
    size_bits: 32
    description: Software Controllable Signals Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAB_JDE
      bit_offset: 0
      bit_width: 1
      description: HAB JTAG Debug Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPARE
      bit_offset: 1
      bit_width: 30
      description: Unallocated read/write bits for implementation specific software
        use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: When set, all of the bits in this register are locked and can not
        be changed through SW programming
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SCS_CLR
    addr: 0x68
    size_bits: 32
    description: Software Controllable Signals Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAB_JDE
      bit_offset: 0
      bit_width: 1
      description: HAB JTAG Debug Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPARE
      bit_offset: 1
      bit_width: 30
      description: Unallocated read/write bits for implementation specific software
        use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: When set, all of the bits in this register are locked and can not
        be changed through SW programming
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SCS_TOG
    addr: 0x6c
    size_bits: 32
    description: Software Controllable Signals Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAB_JDE
      bit_offset: 0
      bit_width: 1
      description: HAB JTAG Debug Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPARE
      bit_offset: 1
      bit_width: 30
      description: Unallocated read/write bits for implementation specific software
        use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: When set, all of the bits in this register are locked and can not
        be changed through SW programming
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_VERSION
    addr: 0x90
    size_bits: 32
    description: OTP Controller Version Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x6000000
    fields:
    - !Field
      name: STEP
      bit_offset: 0
      bit_width: 16
      description: Fixed read-only value reflecting the stepping of the RTL version.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MINOR
      bit_offset: 16
      bit_width: 8
      description: Fixed read-only value reflecting the MINOR field of the RTL version.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJOR
      bit_offset: 24
      bit_width: 8
      description: Fixed read-only value reflecting the MAJOR field of the RTL version.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HW_OCOTP_TIMING2
    addr: 0x100
    size_bits: 32
    description: OTP Controller Timing Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1c30092
    fields:
    - !Field
      name: RELAX_PROG
      bit_offset: 0
      bit_width: 12
      description: This count value specifies the strobe period in one time write
        OTP
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELAX_READ
      bit_offset: 16
      bit_width: 6
      description: This count value specifies the strobe period in one time read OTP
      read_allowed: true
      write_allowed: true
    - !Field
      name: RELAX1
      bit_offset: 22
      bit_width: 8
      description: This count value specifies time interval between auto read and
        write access in one time program
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_LOCK
    addr: 0x400
    size_bits: 32
    description: Value of OTP Bank0 Word0 (Lock controls)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TESTER
      bit_offset: 0
      bit_width: 2
      description: Status of shadow register and OTP write lock for tester region
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOOT_CFG
      bit_offset: 2
      bit_width: 2
      description: Status of shadow register and OTP write lock for boot_cfg region
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_TRIM
      bit_offset: 4
      bit_width: 2
      description: Status of shadow register and OTP write lock for mem_trim region
      read_allowed: true
      write_allowed: false
    - !Field
      name: SJC_RESP
      bit_offset: 6
      bit_width: 1
      description: Status of shadow register read and write, OTP read and write lock
        for sjc_resp region
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAC_ADDR
      bit_offset: 8
      bit_width: 2
      description: Status of shadow register and OTP write lock for mac_addr region
      read_allowed: true
      write_allowed: false
    - !Field
      name: GP1
      bit_offset: 10
      bit_width: 2
      description: Status of shadow register and OTP write lock for gp1 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: GP2
      bit_offset: 12
      bit_width: 2
      description: Status of shadow register and OTP write lock for gp2 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTPMK_MSB
      bit_offset: 15
      bit_width: 1
      description: Status of shadow register read and write, OTP read and write lock
        for otpmk region (MSB)
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_GP1
      bit_offset: 16
      bit_width: 1
      description: Status of shadow register and OTP write lock for sw_gp1 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTPMK_LSB
      bit_offset: 17
      bit_width: 1
      description: Status of shadow register read and write, OTP read and write lock
        for otpmk region (LSB)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANALOG
      bit_offset: 18
      bit_width: 2
      description: Status of shadow register and OTP write lock for analog region
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTPMK_CRC
      bit_offset: 20
      bit_width: 1
      description: Status of shadow register and OTP write lock for otpmk_crc region
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_GP2_LOCK
      bit_offset: 21
      bit_width: 1
      description: Status of shadow register and OTP write lock for sw_gp2 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: MISC_CONF
      bit_offset: 22
      bit_width: 1
      description: Status of shadow register and OTP write lock for misc_conf region
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_GP2_RLOCK
      bit_offset: 23
      bit_width: 1
      description: Status of shadow register and OTP read lock for sw_gp2 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: GP3
      bit_offset: 26
      bit_width: 2
      description: Status of shadow register and OTP write lock for gp3 region
      read_allowed: true
      write_allowed: false
    - !Field
      name: FIELD_RETURN
      bit_offset: 28
      bit_width: 4
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG0
    addr: 0x410
    size_bits: 32
    description: Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: This register contains 32 bits of the Unique ID and SJC_CHALLENGE
        field
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG1
    addr: 0x420
    size_bits: 32
    description: Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: This register contains 32 bits of the Unique ID and SJC_CHALLENGE
        field
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG2
    addr: 0x430
    size_bits: 32
    description: Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 0, word 3 (ADDR = 0x03)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG3
    addr: 0x440
    size_bits: 32
    description: Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 0, word 4 (ADDR = 0x04)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG4
    addr: 0x450
    size_bits: 32
    description: Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 0, word 5 (ADDR = 0x05)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG5
    addr: 0x460
    size_bits: 32
    description: Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 0, word 6 (ADDR = 0x06)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_CFG6
    addr: 0x470
    size_bits: 32
    description: Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 0, word 7 (ADDR = 0x07)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MEM0
    addr: 0x480
    size_bits: 32
    description: Value of OTP Bank1 Word0 (Memory Related Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 0 (ADDR = 0x08)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MEM1
    addr: 0x490
    size_bits: 32
    description: Value of OTP Bank1 Word1 (Memory Related Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 1 (ADDR = 0x09)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MEM2
    addr: 0x4a0
    size_bits: 32
    description: Value of OTP Bank1 Word2 (Memory Related Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 2 (ADDR = 0x0A)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MEM3
    addr: 0x4b0
    size_bits: 32
    description: Value of OTP Bank1 Word3 (Memory Related Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 3 (ADDR = 0x0B)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MEM4
    addr: 0x4c0
    size_bits: 32
    description: Value of OTP Bank1 Word4 (Memory Related Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 4 (ADDR = 0x0C)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_ANA0
    addr: 0x4d0
    size_bits: 32
    description: Value of OTP Bank1 Word5 (Analog Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 5 (ADDR = 0x0D)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_ANA1
    addr: 0x4e0
    size_bits: 32
    description: Value of OTP Bank1 Word6 (Analog Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 6 (ADDR = 0x0E)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_ANA2
    addr: 0x4f0
    size_bits: 32
    description: Value of OTP Bank1 Word7 (Analog Info.)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP bank 1, word 7 (ADDR = 0x0F)
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK0
    addr: 0x580
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word0 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word0 (Copy
        of OTP Bank 3, word 0 (ADDR = 0x1C))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK1
    addr: 0x590
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word1 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word1 (Copy
        of OTP Bank 3, word 1 (ADDR = 0x1D))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK2
    addr: 0x5a0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word2 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word2 (Copy
        of OTP Bank 3, word 2 (ADDR = 0x1E))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK3
    addr: 0x5b0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word3 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word3 (Copy
        of OTP Bank 3, word 3 (ADDR = 0x1F))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK4
    addr: 0x5c0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word4 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word4 (Copy
        of OTP Bank 3, word 4 (ADDR = 0x20))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK5
    addr: 0x5d0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word5 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word5 (Copy
        of OTP Bank 3, word 5 (ADDR = 0x21))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK6
    addr: 0x5e0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word6 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word6 (Copy
        of OTP Bank 3, word 6 (ADDR = 0x22))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK7
    addr: 0x5f0
    size_bits: 32
    description: Shadow Register for OTP Bank3 Word7 (SRK Hash)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the hash of the Super Root Key word7 (Copy
        of OTP Bank 3, word 7 (ADDR = 0x23))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SJC_RESP0
    addr: 0x600
    size_bits: 32
    description: Value of OTP Bank4 Word0 (Secure JTAG Response Field)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the SJC_RESP Key word0 (Copy of OTP Bank 4,
        word 0 (ADDR = 0x20))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SJC_RESP1
    addr: 0x610
    size_bits: 32
    description: Value of OTP Bank4 Word1 (Secure JTAG Response Field)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Shadow register for the SJC_RESP Key word1 (Copy of OTP Bank 4,
        word 1 (ADDR = 0x21))
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MAC0
    addr: 0x620
    size_bits: 32
    description: Value of OTP Bank4 Word2 (MAC Address)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 4, word 2 (ADDR = 0x22).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MAC1
    addr: 0x630
    size_bits: 32
    description: Value of OTP Bank4 Word3 (MAC Address)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 4, word 3 (ADDR = 0x23).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_GP3
    addr: 0x640
    size_bits: 32
    description: Value of OTP Bank4 Word4 (MAC Address)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 4, word 4 (ADDR = 0x24).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_GP1
    addr: 0x660
    size_bits: 32
    description: Value of OTP Bank4 Word6 (General Purpose Customer Defined Info)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 4, word 6 (ADDR = 0x26).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_GP2
    addr: 0x670
    size_bits: 32
    description: Value of OTP Bank4 Word7 (General Purpose Customer Defined Info)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 4, word 7 (ADDR = 0x27).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_GP1
    addr: 0x680
    size_bits: 32
    description: Value of OTP Bank5 Word0 (SW GP1)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 0 (ADDR = 0x28).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_GP20
    addr: 0x690
    size_bits: 32
    description: Value of OTP Bank5 Word1 (SW GP2)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 1 (ADDR = 0x29).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_GP21
    addr: 0x6a0
    size_bits: 32
    description: Value of OTP Bank5 Word2 (SW GP2)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 2 (ADDR = 0x2a).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_GP22
    addr: 0x6b0
    size_bits: 32
    description: Value of OTP Bank5 Word3 (SW GP2)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 3 (ADDR = 0x2b).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SW_GP23
    addr: 0x6c0
    size_bits: 32
    description: Value of OTP Bank5 Word4 (SW GP2)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 4 (ADDR = 0x2c).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MISC_CONF0
    addr: 0x6d0
    size_bits: 32
    description: Value of OTP Bank5 Word5 (Misc Conf)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 5 (ADDR = 0x2d).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_MISC_CONF1
    addr: 0x6e0
    size_bits: 32
    description: Value of OTP Bank5 Word6 (Misc Conf)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 6 (ADDR = 0x2e).
      read_allowed: true
      write_allowed: true
  - !Register
    name: HW_OCOTP_SRK_REVOKE
    addr: 0x6f0
    size_bits: 32
    description: Value of OTP Bank5 Word7 (SRK Revoke)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITS
      bit_offset: 0
      bit_width: 32
      description: Reflects value of OTP Bank 5, word 7 (ADDR = 0x2f).
      read_allowed: true
      write_allowed: true
- !Module
  name: IOMUXC
  description: IOMUXC
  base_addr: 0x401f8000
  size: 0x224
  registers:
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_14
    addr: 0x10
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_13
    addr: 0x14
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_12
    addr: 0x18
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_11
    addr: 0x1c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_10
    addr: 0x20
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_09
    addr: 0x24
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_08
    addr: 0x28
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_07
    addr: 0x2c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_06
    addr: 0x30
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_05
    addr: 0x34
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_04
    addr: 0x38
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_03
    addr: 0x3c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_02
    addr: 0x40
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_01
    addr: 0x44
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_AD_00
    addr: 0x48
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_14
    addr: 0x4c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_14 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 1
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_13
    addr: 0x50
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_13 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_12
    addr: 0x54
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_12 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_11
    addr: 0x58
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_11 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_10
    addr: 0x5c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_10 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_09
    addr: 0x60
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_09 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_08
    addr: 0x64
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_08 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_07
    addr: 0x68
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_07 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_06
    addr: 0x6c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_06 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_05
    addr: 0x70
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_05 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_04
    addr: 0x74
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_04 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_03
    addr: 0x78
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_03 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_02
    addr: 0x7c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_02 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_01
    addr: 0x80
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_01 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_SD_00
    addr: 0x84
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_SD_00 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_13
    addr: 0x88
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_13 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_12
    addr: 0x8c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_11
    addr: 0x90
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_11 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
        7: ALT7
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_10
    addr: 0x94
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_09
    addr: 0x98
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_09 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_08
    addr: 0x9c
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_07
    addr: 0xa0
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_07 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
        6: ALT6
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_06
    addr: 0xa4
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_06 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_05
    addr: 0xa8
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_05 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_04
    addr: 0xac
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_04 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_03
    addr: 0xb0
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_03 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_02
    addr: 0xb4
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_01
    addr: 0xb8
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_01 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_MUX_CTL_PAD_GPIO_00
    addr: 0xbc
    size_bits: 32
    description: SW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: MUX_MODE
      bit_offset: 0
      bit_width: 3
      description: MUX Mode Select Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ALT0
        1: ALT1
        2: ALT2
        3: ALT3
        4: ALT4
        5: ALT5
    - !Field
      name: SION
      bit_offset: 4
      bit_width: 1
      description: Software Input On Field.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISABLED
        1: ENABLED
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_14
    addr: 0xc0
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_13
    addr: 0xc4
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x70a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_12
    addr: 0xc8
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_11
    addr: 0xcc
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_10
    addr: 0xd0
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x70a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_09
    addr: 0xd4
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x90b1
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_08
    addr: 0xd8
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x70a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_07
    addr: 0xdc
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_06
    addr: 0xe0
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_05
    addr: 0xe4
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_04
    addr: 0xe8
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_03
    addr: 0xec
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_02
    addr: 0xf0
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_01
    addr: 0xf4
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_AD_00
    addr: 0xf8
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_14
    addr: 0xfc
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_14 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_13
    addr: 0x100
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_13 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_12
    addr: 0x104
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_12 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_11
    addr: 0x108
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_11 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_10
    addr: 0x10c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_10 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_09
    addr: 0x110
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_09 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_08
    addr: 0x114
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_08 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_07
    addr: 0x118
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_07 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_06
    addr: 0x11c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_06 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_05
    addr: 0x120
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_05 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_04
    addr: 0x124
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_04 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_03
    addr: 0x128
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_03 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x30a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_02
    addr: 0x12c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_02 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_01
    addr: 0x130
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_01 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_SD_00
    addr: 0x134
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_SD_00 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_13
    addr: 0x138
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_13 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_12
    addr: 0x13c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_12 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_11
    addr: 0x140
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_11 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_10
    addr: 0x144
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_10 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_09
    addr: 0x148
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_09 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_08
    addr: 0x14c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_08 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_07
    addr: 0x150
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_07 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_06
    addr: 0x154
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_06 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_05
    addr: 0x158
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_05 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_04
    addr: 0x15c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_04 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_03
    addr: 0x160
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_03 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_02
    addr: 0x164
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_02 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_01
    addr: 0x168
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_01 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: SW_PAD_CTL_PAD_GPIO_00
    addr: 0x16c
    size_bits: 32
    description: SW_PAD_CTL_PAD_GPIO_00 SW PAD Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10a0
    fields:
    - !Field
      name: SRE
      bit_offset: 0
      bit_width: 1
      description: Slew Rate Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SRE_0_Slow_Slew_Rate
        1: SRE_1_Fast_Slew_Rate
    - !Field
      name: DSE
      bit_offset: 3
      bit_width: 3
      description: Drive Strength Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DSE_0_output_driver_disabled_
        1: DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_
        2: DSE_2_R0_2
        3: DSE_3_R0_3
        4: DSE_4_R0_4
        5: DSE_5_R0_5
        6: DSE_6_R0_6
        7: DSE_7_R0_7
    - !Field
      name: SPEED
      bit_offset: 6
      bit_width: 2
      description: Speed Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SPEED_0_low_50MHz
        1: SPEED_1_medium_100MHz
        2: SPEED_2_fast_150MHz
        3: SPEED_3_max_200MHz
    - !Field
      name: ODE
      bit_offset: 11
      bit_width: 1
      description: Open Drain Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ODE_0_Open_Drain_Disabled
        1: ODE_1_Open_Drain_Enabled
    - !Field
      name: PKE
      bit_offset: 12
      bit_width: 1
      description: Pull / Keep Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PKE_0_Pull_Keeper_Disabled
        1: PKE_1_Pull_Keeper_Enabled
    - !Field
      name: PUE
      bit_offset: 13
      bit_width: 1
      description: Pull / Keep Select Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUE_0_Keeper
        1: PUE_1_Pull
    - !Field
      name: PUS
      bit_offset: 14
      bit_width: 2
      description: Pull Up / Down Config. Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PUS_0_100K_Ohm_Pull_Down
        1: PUS_1_47K_Ohm_Pull_Up
        2: PUS_2_100K_Ohm_Pull_Up
        3: PUS_3_22K_Ohm_Pull_Up
    - !Field
      name: HYS
      bit_offset: 16
      bit_width: 1
      description: Hyst. Enable Field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HYS_0_Hysteresis_Disabled
        1: HYS_1_Hysteresis_Enabled
  - !Register
    name: USB_OTG_ID_SELECT_INPUT
    addr: 0x170
    size_bits: 32
    description: USB_OTG_ID_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_10_ALT6
        1: GPIO_13_ALT3
  - !Register
    name: FLEXPWM1_PWMA_SELECT_INPUT_0
    addr: 0x174
    size_bits: 32
    description: FLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_02_ALT2
        1: GPIO_02_ALT2
  - !Register
    name: FLEXPWM1_PWMA_SELECT_INPUT_1
    addr: 0x178
    size_bits: 32
    description: FLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_04_ALT2
        1: GPIO_04_ALT2
  - !Register
    name: FLEXPWM1_PWMA_SELECT_INPUT_2
    addr: 0x17c
    size_bits: 32
    description: FLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_04_ALT2
        1: GPIO_06_ALT2
  - !Register
    name: FLEXPWM1_PWMA_SELECT_INPUT_3
    addr: 0x180
    size_bits: 32
    description: FLEXPWM1_PWMA_SELECT_INPUT_3 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_06_ALT2
        1: GPIO_08_ALT2
  - !Register
    name: FLEXPWM1_PWMB_SELECT_INPUT_0
    addr: 0x184
    size_bits: 32
    description: FLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_01_ALT2
        1: GPIO_01_ALT2
  - !Register
    name: FLEXPWM1_PWMB_SELECT_INPUT_1
    addr: 0x188
    size_bits: 32
    description: FLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_03_ALT2
        1: GPIO_03_ALT2
  - !Register
    name: FLEXPWM1_PWMB_SELECT_INPUT_2
    addr: 0x18c
    size_bits: 32
    description: FLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_03_ALT2
        1: GPIO_05_ALT2
  - !Register
    name: FLEXPWM1_PWMB_SELECT_INPUT_3
    addr: 0x190
    size_bits: 32
    description: FLEXPWM1_PWMB_SELECT_INPUT_3 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_05_ALT2
        1: GPIO_07_ALT2
  - !Register
    name: FLEXSPI_DQS_FA_SELECT_INPUT
    addr: 0x194
    size_bits: 32
    description: FLEXSPI_DQS_FA_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_14_ALT0
        1: GPIO_SD_12_ALT0
  - !Register
    name: FLEXSPI_DQS_FB_SELECT_INPUT
    addr: 0x198
    size_bits: 32
    description: FLEXSPI_DQS_FB_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_14_ALT1
        1: GPIO_00_ALT0
  - !Register
    name: KPP_COL_SELECT_INPUT_0
    addr: 0x19c
    size_bits: 32
    description: KPP_COL_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_14_ALT2
        1: GPIO_12_ALT2
  - !Register
    name: KPP_COL_SELECT_INPUT_1
    addr: 0x1a0
    size_bits: 32
    description: KPP_COL_SELECT_INPUT_1 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_12_ALT2
        1: GPIO_AD_06_ALT3
  - !Register
    name: KPP_COL_SELECT_INPUT_2
    addr: 0x1a4
    size_bits: 32
    description: KPP_COL_SELECT_INPUT_2 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_10_ALT2
        1: GPIO_AD_04_ALT3
  - !Register
    name: KPP_COL_SELECT_INPUT_3
    addr: 0x1a8
    size_bits: 32
    description: KPP_COL_SELECT_INPUT_3 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_00_ALT2
        1: GPIO_02_ALT4
  - !Register
    name: KPP_ROW_SELECT_INPUT_0
    addr: 0x1ac
    size_bits: 32
    description: KPP_ROW_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_13_ALT2
        1: GPIO_11_ALT2
  - !Register
    name: KPP_ROW_SELECT_INPUT_1
    addr: 0x1b0
    size_bits: 32
    description: KPP_ROW_SELECT_INPUT_1 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_11_ALT2
        1: GPIO_AD_05_ALT3
  - !Register
    name: KPP_ROW_SELECT_INPUT_2
    addr: 0x1b4
    size_bits: 32
    description: KPP_ROW_SELECT_INPUT_2 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_09_ALT2
        1: GPIO_AD_03_ALT3
  - !Register
    name: KPP_ROW_SELECT_INPUT_3
    addr: 0x1b8
    size_bits: 32
    description: KPP_ROW_SELECT_INPUT_3 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_13_ALT2
        1: GPIO_01_ALT4
  - !Register
    name: LPI2C1_HREQ_SELECT_INPUT
    addr: 0x1bc
    size_bits: 32
    description: LPI2C1_HREQ_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_06_ALT6
        1: GPIO_10_ALT1
  - !Register
    name: LPI2C1_SCL_SELECT_INPUT
    addr: 0x1c0
    size_bits: 32
    description: LPI2C1_SCL_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_14_ALT0
        1: GPIO_SD_06_ALT1
        2: GPIO_12_ALT1
        3: GPIO_02_ALT3
  - !Register
    name: LPI2C1_SDA_SELECT_INPUT
    addr: 0x1c4
    size_bits: 32
    description: LPI2C1_SDA_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_13_ALT0
        1: GPIO_SD_05_ALT1
        2: GPIO_11_ALT1
        3: GPIO_01_ALT3
  - !Register
    name: LPI2C2_SCL_SELECT_INPUT
    addr: 0x1c8
    size_bits: 32
    description: LPI2C2_SCL_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_08_ALT0
        1: GPIO_AD_02_ALT3
        2: GPIO_SD_08_ALT1
        3: GPIO_10_ALT3
  - !Register
    name: LPI2C2_SDA_SELECT_INPUT
    addr: 0x1cc
    size_bits: 32
    description: LPI2C2_SDA_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_07_ALT0
        1: GPIO_AD_01_ALT3
        2: GPIO_SD_07_ALT1
        3: GPIO_09_ALT3
  - !Register
    name: LPSPI1_PCS_SELECT_INPUT_0
    addr: 0x1d0
    size_bits: 32
    description: LPSPI1_PCS_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_05_ALT0
        1: GPIO_SD_07_ALT2
  - !Register
    name: LPSPI1_SCK_SELECT_INPUT
    addr: 0x1d4
    size_bits: 32
    description: LPSPI1_SCK_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_06_ALT0
        1: GPIO_SD_08_ALT2
  - !Register
    name: LPSPI1_SDI_SELECT_INPUT
    addr: 0x1d8
    size_bits: 32
    description: LPSPI1_SDI_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_03_ALT0
        1: GPIO_SD_05_ALT2
  - !Register
    name: LPSPI1_SDO_SELECT_INPUT
    addr: 0x1dc
    size_bits: 32
    description: LPSPI1_SDO_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_04_ALT0
        1: GPIO_SD_06_ALT2
  - !Register
    name: LPSPI2_PCS_SELECT_INPUT_0
    addr: 0x1e0
    size_bits: 32
    description: LPSPI2_PCS_SELECT_INPUT_0 DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_11_ALT0
        1: GPIO_SD_12_ALT1
  - !Register
    name: LPSPI2_SCK_SELECT_INPUT
    addr: 0x1e4
    size_bits: 32
    description: LPSPI2_SCK_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_12_ALT0
        1: GPIO_SD_11_ALT1
  - !Register
    name: LPSPI2_SDI_SELECT_INPUT
    addr: 0x1e8
    size_bits: 32
    description: LPSPI2_SDI_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_09_ALT0
        1: GPIO_SD_09_ALT1
  - !Register
    name: LPSPI2_SDO_SELECT_INPUT
    addr: 0x1ec
    size_bits: 32
    description: LPSPI2_SDO_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_10_ALT0
        1: GPIO_SD_10_ALT1
  - !Register
    name: LPUART1_RXD_SELECT_INPUT
    addr: 0x1f0
    size_bits: 32
    description: LPUART1_RXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_11_ALT2
        1: GPIO_09_ALT0
  - !Register
    name: LPUART1_TXD_SELECT_INPUT
    addr: 0x1f4
    size_bits: 32
    description: LPUART1_TXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_12_ALT2
        1: GPIO_10_ALT0
  - !Register
    name: LPUART2_RXD_SELECT_INPUT
    addr: 0x1f8
    size_bits: 32
    description: LPUART2_RXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_SD_09_ALT2
        1: GPIO_13_ALT0
  - !Register
    name: LPUART2_TXD_SELECT_INPUT
    addr: 0x1fc
    size_bits: 32
    description: LPUART2_TXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_00_ALT0
        1: GPIO_SD_10_ALT2
  - !Register
    name: LPUART3_RXD_SELECT_INPUT
    addr: 0x200
    size_bits: 32
    description: LPUART3_RXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_07_ALT1
        1: GPIO_11_ALT0
        2: GPIO_07_ALT3
  - !Register
    name: LPUART3_TXD_SELECT_INPUT
    addr: 0x204
    size_bits: 32
    description: LPUART3_TXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 2
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_08_ALT1
        1: GPIO_12_ALT0
        2: GPIO_08_ALT3
  - !Register
    name: LPUART4_RXD_SELECT_INPUT
    addr: 0x208
    size_bits: 32
    description: LPUART4_RXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_01_ALT0
        1: GPIO_05_ALT3
  - !Register
    name: LPUART4_TXD_SELECT_INPUT
    addr: 0x20c
    size_bits: 32
    description: LPUART4_TXD_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_02_ALT0
        1: GPIO_06_ALT3
  - !Register
    name: NMI_GLUE_NMI_SELECT_INPUT
    addr: 0x210
    size_bits: 32
    description: NMI_GLUE_NMI_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_13_ALT6
        1: GPIO_AD_00_ALT6
  - !Register
    name: SPDIF_IN1_SELECT_INPUT
    addr: 0x214
    size_bits: 32
    description: SPDIF_IN1_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_10_ALT6
        1: GPIO_04_ALT4
  - !Register
    name: SPDIF_TX_CLK2_SELECT_INPUT
    addr: 0x218
    size_bits: 32
    description: SPDIF_TX_CLK2_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_12_ALT6
        1: GPIO_06_ALT4
  - !Register
    name: USB_OTG_OC_SELECT_INPUT
    addr: 0x21c
    size_bits: 32
    description: USB_OTG_OC_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_01_ALT6
        1: GPIO_12_ALT3
  - !Register
    name: XEV_GLUE_RXEV_SELECT_INPUT
    addr: 0x220
    size_bits: 32
    description: XEV_GLUE_RXEV_SELECT_INPUT DAISY Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAISY
      bit_offset: 0
      bit_width: 1
      description: Selecting Pads Involved in Daisy Chain.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: GPIO_AD_07_ALT2
        1: GPIO_SD_00_ALT2
- !Module
  name: KPP
  description: KPP Registers
  base_addr: 0x401fc000
  size: 0x8
  registers:
  - !Register
    name: KPCR
    addr: 0x0
    size_bits: 16
    description: Keypad Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KRE
      bit_offset: 0
      bit_width: 8
      description: Keypad Row Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KRE_0
        1: KRE_1
    - !Field
      name: KCO
      bit_offset: 8
      bit_width: 8
      description: Keypad Column Strobe Open-Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: TOTEM_POLE
        1: OPEN_DRAIN
  - !Register
    name: KPSR
    addr: 0x2
    size_bits: 16
    description: Keypad Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: KPKD
      bit_offset: 0
      bit_width: 1
      description: Keypad Key Depress
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KPKD_0
        1: KPKD_1
    - !Field
      name: KPKR
      bit_offset: 1
      bit_width: 1
      description: Keypad Key Release
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KPKR_0
        1: KPKR_1
    - !Field
      name: KDSC
      bit_offset: 2
      bit_width: 1
      description: Key Depress Synchronizer Clear
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KDSC_0
        1: KDSC_1
    - !Field
      name: KRSS
      bit_offset: 3
      bit_width: 1
      description: Key Release Synchronizer Set
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KRSS_0
        1: KRSS_1
    - !Field
      name: KDIE
      bit_offset: 8
      bit_width: 1
      description: Keypad Key Depress Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KDIE_0
        1: KDIE_1
    - !Field
      name: KRIE
      bit_offset: 9
      bit_width: 1
      description: Keypad Release Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: KRIE_0
        1: KRIE_1
  - !Register
    name: KDDR
    addr: 0x4
    size_bits: 16
    description: Keypad Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KRDD
      bit_offset: 0
      bit_width: 8
      description: Keypad Row Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INPUT
        1: OUTPUT
    - !Field
      name: KCDD
      bit_offset: 8
      bit_width: 8
      description: Keypad Column Data Direction Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INPUT
        1: OUTPUT
  - !Register
    name: KPDR
    addr: 0x6
    size_bits: 16
    description: Keypad Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KRD
      bit_offset: 0
      bit_width: 8
      description: Keypad Row Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: KCD
      bit_offset: 8
      bit_width: 8
      description: Keypad Column Data
      read_allowed: true
      write_allowed: true
- !Module
  name: SystemControl
  description: System Control Block
  base_addr: 0xe000e000
  size: 0xfac
  registers:
  - !Register
    name: ACTLR
    addr: 0x8
    size_bits: 32
    description: Auxiliary Control Register,
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DISFOLD
      bit_offset: 2
      bit_width: 1
      description: Disables folding of IT instructions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISFOLD_0
    - !Field
      name: FPEXCODIS
      bit_offset: 10
      bit_width: 1
      description: Disables FPU exception outputs.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FPEXCODIS_0
        1: FPEXCODIS_1
    - !Field
      name: DISRAMODE
      bit_offset: 11
      bit_width: 1
      description: Disables dynamic read allocate mode for Write-Back Write-Allocate
        memory regions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISRAMODE_0
        1: DISRAMODE_1
    - !Field
      name: DISITMATBFLUSH
      bit_offset: 12
      bit_width: 1
      description: Disables ITM and DWT ATB flush.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: DISITMATBFLUSH_1
    - !Field
      name: DISBTACREAD
      bit_offset: 13
      bit_width: 1
      description: Disables BTAC read.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISBTACREAD_0
        1: DISBTACREAD_1
    - !Field
      name: DISBTACALLOC
      bit_offset: 14
      bit_width: 1
      description: Disables BTAC allocate.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISBTACALLOC_0
        1: DISBTACALLOC_1
    - !Field
      name: DISCRITAXIRUR
      bit_offset: 15
      bit_width: 1
      description: Disables critical AXI Read-Under-Read.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCRITAXIRUR_0
        1: DISCRITAXIRUR_1
    - !Field
      name: DISDI
      bit_offset: 16
      bit_width: 5
      description: Disables dual-issued.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISDI_0
        1: DISDI_1
    - !Field
      name: DISISSCH1
      bit_offset: 21
      bit_width: 5
      description: Disables dual-issued.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISISSCH1_0
        1: DISISSCH1_1
    - !Field
      name: DISDYNADD
      bit_offset: 26
      bit_width: 1
      description: Disables dynamic allocation of ADD and SUB instructions
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISDYNADD_0
        1: DISDYNADD_1
    - !Field
      name: DISCRITAXIRUW
      bit_offset: 27
      bit_width: 1
      description: Disables critical AXI read-under-write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISCRITAXIRUW_0
        1: DISCRITAXIRUW_1
    - !Field
      name: DISFPUISSOPT
      bit_offset: 28
      bit_width: 1
      description: Disables critical AXI read-under-write
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DISFPUISSOPT_0
  - !Register
    name: CPUID
    addr: 0xd00
    size_bits: 32
    description: CPUID Base Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x410fc240
    fields:
    - !Field
      name: REVISION
      bit_offset: 0
      bit_width: 4
      description: 'Indicates patch release: 0x0 = Patch 0'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARTNO
      bit_offset: 4
      bit_width: 12
      description: Indicates part number
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARCHITECTURE
      bit_offset: 16
      bit_width: 4
      description: ARCHITECTURE
      read_allowed: true
      write_allowed: false
    - !Field
      name: VARIANT
      bit_offset: 20
      bit_width: 4
      description: 'Indicates processor revision: 0x2 = Revision 2'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IMPLEMENTER
      bit_offset: 24
      bit_width: 8
      description: Implementer code
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICSR
    addr: 0xd04
    size_bits: 32
    description: Interrupt Control and State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTACTIVE
      bit_offset: 0
      bit_width: 9
      description: Active exception number
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETTOBASE
      bit_offset: 11
      bit_width: 1
      description: Indicates whether there are preempted active exceptions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RETTOBASE_0
        1: RETTOBASE_1
    - !Field
      name: VECTPENDING
      bit_offset: 12
      bit_width: 9
      description: Exception number of the highest priority pending enabled exception
      read_allowed: true
      write_allowed: false
    - !Field
      name: ISRPENDING
      bit_offset: 22
      bit_width: 1
      description: Interrupt pending flag, excluding NMI and Faults
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ISRPENDING_0
        1: ISRPENDING_1
    - !Field
      name: PENDSTCLR
      bit_offset: 25
      bit_width: 1
      description: SysTick exception clear-pending bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: PENDSTCLR_0
        1: PENDSTCLR_1
    - !Field
      name: PENDSTSET
      bit_offset: 26
      bit_width: 1
      description: SysTick exception set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PENDSTSET_0
        1: PENDSTSET_1
    - !Field
      name: PENDSVCLR
      bit_offset: 27
      bit_width: 1
      description: PendSV clear-pending bit
      read_allowed: false
      write_allowed: true
      enum_values:
        0: PENDSVCLR_0
        1: PENDSVCLR_1
    - !Field
      name: PENDSVSET
      bit_offset: 28
      bit_width: 1
      description: PendSV set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PENDSVSET_0
        1: PENDSVSET_1
    - !Field
      name: NMIPENDSET
      bit_offset: 31
      bit_width: 1
      description: NMI set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NMIPENDSET_0
        1: NMIPENDSET_1
  - !Register
    name: VTOR
    addr: 0xd08
    size_bits: 32
    description: Vector Table Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBLOFF
      bit_offset: 7
      bit_width: 25
      description: Vector table base offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: AIRCR
    addr: 0xd0c
    size_bits: 32
    description: Application Interrupt and Reset Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfa050000
    fields:
    - !Field
      name: VECTRESET
      bit_offset: 0
      bit_width: 1
      description: Writing 1 to this bit causes a local system reset
      read_allowed: false
      write_allowed: true
      enum_values:
        0: VECTRESET_0
        1: VECTRESET_1
    - !Field
      name: VECTCLRACTIVE
      bit_offset: 1
      bit_width: 1
      description: Writing 1 to this bit clears all active state information for fixed
        and configurable exceptions.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: VECTCLRACTIVE_0
        1: VECTCLRACTIVE_1
    - !Field
      name: SYSRESETREQ
      bit_offset: 2
      bit_width: 1
      description: System reset request
      read_allowed: false
      write_allowed: true
      enum_values:
        0: SYSRESETREQ_0
        1: SYSRESETREQ_1
    - !Field
      name: PRIGROUP
      bit_offset: 8
      bit_width: 3
      description: Interrupt priority grouping field. This field determines the split
        of group priority from subpriority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENDIANNESS
      bit_offset: 15
      bit_width: 1
      description: Data endianness
      read_allowed: true
      write_allowed: false
      enum_values:
        0: ENDIANNESS_0
        1: ENDIANNESS_1
    - !Field
      name: VECTKEY
      bit_offset: 16
      bit_width: 16
      description: Register key
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0xd10
    size_bits: 32
    description: System Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLEEPONEXIT
      bit_offset: 1
      bit_width: 1
      description: Indicates sleep-on-exit when returning from Handler mode to Thread
        mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SLEEPONEXIT_0
        1: SLEEPONEXIT_1
    - !Field
      name: SLEEPDEEP
      bit_offset: 2
      bit_width: 1
      description: Controls whether the processor uses sleep or deep sleep as its
        low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SLEEPDEEP_0
        1: SLEEPDEEP_1
    - !Field
      name: SEVONPEND
      bit_offset: 4
      bit_width: 1
      description: Send Event on Pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SEVONPEND_0
        1: SEVONPEND_1
  - !Register
    name: CCR
    addr: 0xd14
    size_bits: 32
    description: Configuration and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40000
    fields:
    - !Field
      name: NONBASETHRDENA
      bit_offset: 0
      bit_width: 1
      description: Indicates how the processor enters Thread mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NONBASETHRDENA_0
        1: NONBASETHRDENA_1
    - !Field
      name: USERSETMPEND
      bit_offset: 1
      bit_width: 1
      description: Enables unprivileged software access to the STIR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USERSETMPEND_0
        1: USERSETMPEND_1
    - !Field
      name: UNALIGN_TRP
      bit_offset: 3
      bit_width: 1
      description: Enables unaligned access traps
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UNALIGN_TRP_0
        1: UNALIGN_TRP_1
    - !Field
      name: DIV_0_TRP
      bit_offset: 4
      bit_width: 1
      description: Enables faulting or halting when the processor executes an SDIV
        or UDIV instruction with a divisor of 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIV_0_TRP_0
        1: DIV_0_TRP_1
    - !Field
      name: BFHFNMIGN
      bit_offset: 8
      bit_width: 1
      description: Enables handlers with priority -1 or -2 to ignore data BusFaults
        caused by load and store instructions.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BFHFNMIGN_0
        1: BFHFNMIGN_1
    - !Field
      name: STKALIGN
      bit_offset: 9
      bit_width: 1
      description: Indicates stack alignment on exception entry
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STKALIGN_0
        1: STKALIGN_1
    - !Field
      name: DC
      bit_offset: 16
      bit_width: 1
      description: Enables L1 data cache.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DC_0
        1: DC_1
    - !Field
      name: IC
      bit_offset: 17
      bit_width: 1
      description: Enables L1 instruction cache.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IC_0
        1: IC_1
    - !Field
      name: BP
      bit_offset: 18
      bit_width: 1
      description: Always reads-as-one. It indicates branch prediction is enabled.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHPR1
    addr: 0xd18
    size_bits: 32
    description: System Handler Priority Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_4
      bit_offset: 0
      bit_width: 8
      description: Priority of system handler 4, MemManage
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_5
      bit_offset: 8
      bit_width: 8
      description: Priority of system handler 5, BusFault
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_6
      bit_offset: 16
      bit_width: 8
      description: Priority of system handler 6, UsageFault
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHPR2
    addr: 0xd1c
    size_bits: 32
    description: System Handler Priority Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_11
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler 11, SVCall
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHPR3
    addr: 0xd20
    size_bits: 32
    description: System Handler Priority Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_14
      bit_offset: 16
      bit_width: 8
      description: Priority of system handler 14, PendSV
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_15
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler 15, SysTick exception
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHCSR
    addr: 0xd24
    size_bits: 32
    description: System Handler Control and State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEMFAULTACT
      bit_offset: 0
      bit_width: 1
      description: MemManage exception active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEMFAULTACT_0
        1: MEMFAULTACT_1
    - !Field
      name: BUSFAULTACT
      bit_offset: 1
      bit_width: 1
      description: BusFault exception active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BUSFAULTACT_0
        1: BUSFAULTACT_1
    - !Field
      name: USGFAULTACT
      bit_offset: 3
      bit_width: 1
      description: UsageFault exception active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USGFAULTACT_0
        1: USGFAULTACT_1
    - !Field
      name: SVCALLACT
      bit_offset: 7
      bit_width: 1
      description: SVCall active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SVCALLACT_0
        1: SVCALLACT_1
    - !Field
      name: MONITORACT
      bit_offset: 8
      bit_width: 1
      description: Debug monitor active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MONITORACT_0
        1: MONITORACT_1
    - !Field
      name: PENDSVACT
      bit_offset: 10
      bit_width: 1
      description: PendSV exception active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PENDSVACT_0
        1: PENDSVACT_1
    - !Field
      name: SYSTICKACT
      bit_offset: 11
      bit_width: 1
      description: SysTick exception active bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SYSTICKACT_0
        1: SYSTICKACT_1
    - !Field
      name: USGFAULTPENDED
      bit_offset: 12
      bit_width: 1
      description: UsageFault exception pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USGFAULTPENDED_0
        1: USGFAULTPENDED_1
    - !Field
      name: MEMFAULTPENDED
      bit_offset: 13
      bit_width: 1
      description: MemManage exception pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEMFAULTPENDED_0
        1: MEMFAULTPENDED_1
    - !Field
      name: BUSFAULTPENDED
      bit_offset: 14
      bit_width: 1
      description: BusFault exception pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BUSFAULTPENDED_0
        1: BUSFAULTPENDED_1
    - !Field
      name: SVCALLPENDED
      bit_offset: 15
      bit_width: 1
      description: SVCall pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SVCALLPENDED_0
        1: SVCALLPENDED_1
    - !Field
      name: MEMFAULTENA
      bit_offset: 16
      bit_width: 1
      description: MemManage enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MEMFAULTENA_0
        1: MEMFAULTENA_1
    - !Field
      name: BUSFAULTENA
      bit_offset: 17
      bit_width: 1
      description: BusFault enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BUSFAULTENA_0
        1: BUSFAULTENA_1
    - !Field
      name: USGFAULTENA
      bit_offset: 18
      bit_width: 1
      description: UsageFault enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: USGFAULTENA_0
        1: USGFAULTENA_1
  - !Register
    name: CFSR
    addr: 0xd28
    size_bits: 32
    description: Configurable Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IACCVIOL
      bit_offset: 0
      bit_width: 1
      description: Instruction access violation flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IACCVIOL_0
        1: IACCVIOL_1
    - !Field
      name: DACCVIOL
      bit_offset: 1
      bit_width: 1
      description: Data access violation flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DACCVIOL_0
        1: DACCVIOL_1
    - !Field
      name: MUNSTKERR
      bit_offset: 3
      bit_width: 1
      description: MemManage fault on unstacking for a return from exception
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MUNSTKERR_0
        1: MUNSTKERR_1
    - !Field
      name: MSTKERR
      bit_offset: 4
      bit_width: 1
      description: MemManage fault on stacking for exception entry
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MSTKERR_0
        1: MSTKERR_1
    - !Field
      name: MLSPERR
      bit_offset: 5
      bit_width: 1
      description: MemManage fault occurred during floating-point lazy state preservation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MLSPERR_0
        1: MLSPERR_1
    - !Field
      name: MMARVALID
      bit_offset: 7
      bit_width: 1
      description: MemManage Fault Address Register (MMFAR) valid flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: MMARVALID_0
        1: MMARVALID_1
    - !Field
      name: IBUSERR
      bit_offset: 8
      bit_width: 1
      description: Instruction bus error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IBUSERR_0
        1: IBUSERR_1
    - !Field
      name: PRECISERR
      bit_offset: 9
      bit_width: 1
      description: Precise data bus error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: PRECISERR_0
        1: PRECISERR_1
    - !Field
      name: IMPRECISERR
      bit_offset: 10
      bit_width: 1
      description: Imprecise data bus error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IMPRECISERR_0
        1: IMPRECISERR_1
    - !Field
      name: UNSTKERR
      bit_offset: 11
      bit_width: 1
      description: BusFault on unstacking for a return from exception
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UNSTKERR_0
        1: UNSTKERR_1
    - !Field
      name: STKERR
      bit_offset: 12
      bit_width: 1
      description: BusFault on stacking for exception entry
      read_allowed: true
      write_allowed: true
      enum_values:
        0: STKERR_0
        1: STKERR_1
    - !Field
      name: LSPERR
      bit_offset: 13
      bit_width: 1
      description: Bus fault occurred during floating-point lazy state preservation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LSPERR_0
        1: LSPERR_1
    - !Field
      name: BFARVALID
      bit_offset: 15
      bit_width: 1
      description: BusFault Address Register (BFAR) valid flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BFARVALID_0
        1: BFARVALID_1
    - !Field
      name: UNDEFINSTR
      bit_offset: 16
      bit_width: 1
      description: Undefined instruction UsageFault
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UNDEFINSTR_0
        1: UNDEFINSTR_1
    - !Field
      name: INVSTATE
      bit_offset: 17
      bit_width: 1
      description: Invalid state UsageFault
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INVSTATE_0
        1: INVSTATE_1
    - !Field
      name: INVPC
      bit_offset: 18
      bit_width: 1
      description: Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: INVPC_0
        1: INVPC_1
    - !Field
      name: NOCP
      bit_offset: 19
      bit_width: 1
      description: No coprocessor UsageFault
      read_allowed: true
      write_allowed: true
      enum_values:
        0: NOCP_0
        1: NOCP_1
    - !Field
      name: UNALIGNED
      bit_offset: 24
      bit_width: 1
      description: Unaligned access UsageFault
      read_allowed: true
      write_allowed: true
      enum_values:
        0: UNALIGNED_0
        1: UNALIGNED_1
    - !Field
      name: DIVBYZERO
      bit_offset: 25
      bit_width: 1
      description: Divide by zero UsageFault
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DIVBYZERO_0
        1: DIVBYZERO_1
  - !Register
    name: HFSR
    addr: 0xd2c
    size_bits: 32
    description: HardFault Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTTBL
      bit_offset: 1
      bit_width: 1
      description: Indicates a BusFault on a vector table read during exception processing.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VECTTBL_0
        1: VECTTBL_1
    - !Field
      name: FORCED
      bit_offset: 30
      bit_width: 1
      description: Indicates a forced hard fault, generated by escalation of a fault
        with configurable priority that cannot be handles, either because of priority
        or because it is disabled.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCED_0
        1: FORCED_1
    - !Field
      name: DEBUGEVT
      bit_offset: 31
      bit_width: 1
      description: Reserved for Debug use. When writing to the register you must write
        0 to this bit, otherwise behavior is Unpredictable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DEBUGEVT_0
        1: DEBUGEVT_1
  - !Register
    name: DFSR
    addr: 0xd30
    size_bits: 32
    description: Debug Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HALTED
      bit_offset: 0
      bit_width: 1
      description: Indicates a debug event generated by either a C_HALT or C_STEP
        request, triggered by a write to the DHCSR or a step request triggered by
        setting DEMCR.MON_STEP to 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: HALTED_0
        1: HALTED_1
    - !Field
      name: BKPT
      bit_offset: 1
      bit_width: 1
      description: Debug event generated by BKPT instruction execution or a breakpoint
        match in FPB
      read_allowed: true
      write_allowed: true
      enum_values:
        0: BKPT_0
        1: BKPT_1
    - !Field
      name: DWTTRAP
      bit_offset: 2
      bit_width: 1
      description: Debug event generated by the DWT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: DWTTRAP_0
        1: DWTTRAP_1
    - !Field
      name: VCATCH
      bit_offset: 3
      bit_width: 1
      description: Indicates triggering of a Vector catch
      read_allowed: true
      write_allowed: true
      enum_values:
        0: VCATCH_0
        1: VCATCH_1
    - !Field
      name: EXTERNAL
      bit_offset: 4
      bit_width: 1
      description: Debug event generated because of the assertion of an external debug
        request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EXTERNAL_0
        1: EXTERNAL_1
  - !Register
    name: MMFAR
    addr: 0xd34
    size_bits: 32
    description: MemManage Fault Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: Address of MemManage fault location
      read_allowed: true
      write_allowed: true
  - !Register
    name: BFAR
    addr: 0xd38
    size_bits: 32
    description: BusFault Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: Address of the BusFault location
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID_PFR0
    addr: 0xd40
    size_bits: 32
    description: Processor Feature Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATE0
      bit_offset: 0
      bit_width: 4
      description: ARM instruction set support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: STATE0_0
        1: STATE0_1
        2: STATE0_2
        3: STATE0_3
    - !Field
      name: STATE1
      bit_offset: 4
      bit_width: 4
      description: Thumb instruction set support
      read_allowed: true
      write_allowed: false
      enum_values:
        0: STATE1_0
        1: STATE1_1
    - !Field
      name: STATE2
      bit_offset: 8
      bit_width: 4
      description: ARMv7-M unused
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE3
      bit_offset: 12
      bit_width: 4
      description: ARMv7-M unused
      read_allowed: true
      write_allowed: false
  - !Register
    name: ID_PFR1
    addr: 0xd44
    size_bits: 32
    description: Processor Feature Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROGMODEL
      bit_offset: 8
      bit_width: 4
      description: M profile programmers' model
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PROGMODEL_0
        2: PROGMODEL_2
  - !Register
    name: ID_DFR0
    addr: 0xd48
    size_bits: 32
    description: Debug Feature Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEBUGMODEL
      bit_offset: 20
      bit_width: 4
      description: Support for memory-mapped debug model for M profile processors
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DEBUGMODEL_0
        1: DEBUGMODEL_1
  - !Register
    name: ID_AFR0
    addr: 0xd4c
    size_bits: 32
    description: Auxiliary Feature Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IMPLEMENTATION_DEFINED0
      bit_offset: 0
      bit_width: 4
      description: Gives information about the IMPLEMENTATION DEFINED features of
        a processor implementation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IMPLEMENTATION_DEFINED1
      bit_offset: 4
      bit_width: 4
      description: Gives information about the IMPLEMENTATION DEFINED features of
        a processor implementation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IMPLEMENTATION_DEFINED2
      bit_offset: 8
      bit_width: 4
      description: Gives information about the IMPLEMENTATION DEFINED features of
        a processor implementation.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IMPLEMENTATION_DEFINED3
      bit_offset: 12
      bit_width: 4
      description: Gives information about the IMPLEMENTATION DEFINED features of
        a processor implementation.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ID_MMFR0
    addr: 0xd50
    size_bits: 32
    description: Memory Model Feature Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PMSASUPPORT
      bit_offset: 4
      bit_width: 4
      description: Indicates support for a PMSA
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PMSASUPPORT_0
        1: PMSASUPPORT_1
        2: PMSASUPPORT_2
        3: PMSASUPPORT_3
    - !Field
      name: OUTERMOST_SHAREABILITY
      bit_offset: 8
      bit_width: 4
      description: Indicates the outermost shareability domain implemented
      read_allowed: true
      write_allowed: false
      enum_values:
        0: OUTERMOST_SHAREABILITY_0
        1: OUTERMOST_SHAREABILITY_1
        2: OUTERMOST_SHAREABILITY_2
        3: OUTERMOST_SHAREABILITY_3
        4: OUTERMOST_SHAREABILITY_4
        5: OUTERMOST_SHAREABILITY_5
        6: OUTERMOST_SHAREABILITY_6
        7: OUTERMOST_SHAREABILITY_7
        8: OUTERMOST_SHAREABILITY_8
        9: OUTERMOST_SHAREABILITY_9
        10: OUTERMOST_SHAREABILITY_10
        11: OUTERMOST_SHAREABILITY_11
        12: OUTERMOST_SHAREABILITY_12
        13: OUTERMOST_SHAREABILITY_13
        14: OUTERMOST_SHAREABILITY_14
        15: OUTERMOST_SHAREABILITY_15
    - !Field
      name: SHAREABILITY_LEVELS
      bit_offset: 12
      bit_width: 4
      description: Indicates the number of shareability levels implemented
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SHAREABILITY_LEVELS_0
        1: SHAREABILITY_LEVELS_1
    - !Field
      name: TCM_SUPPORT
      bit_offset: 16
      bit_width: 4
      description: Indicates the support for Tightly Coupled Memory
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TCM_SUPPORT_0
        1: TCM_SUPPORT_1
        2: TCM_SUPPORT_2
    - !Field
      name: AUXILIARY_REGISTERS
      bit_offset: 20
      bit_width: 4
      description: Indicates the support for Auxiliary registers
      read_allowed: true
      write_allowed: false
      enum_values:
        0: AUXILIARY_REGISTERS_0
        1: AUXILIARY_REGISTERS_1
        2: AUXILIARY_REGISTERS_2
  - !Register
    name: ID_MMFR1
    addr: 0xd54
    size_bits: 32
    description: Memory Model Feature Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_MMFR1
      bit_offset: 0
      bit_width: 32
      description: Gives information about the implemented memory model and memory
        management support.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ID_MMFR2
    addr: 0xd58
    size_bits: 32
    description: Memory Model Feature Register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WFI_STALL
      bit_offset: 24
      bit_width: 4
      description: Indicates the support for Wait For Interrupt (WFI) stalling
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WFI_STALL_0
        1: WFI_STALL_1
  - !Register
    name: ID_MMFR3
    addr: 0xd5c
    size_bits: 32
    description: Memory Model Feature Register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_MMFR3
      bit_offset: 0
      bit_width: 32
      description: Gives information about the implemented memory model and memory
        management support.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ID_ISAR0
    addr: 0xd60
    size_bits: 32
    description: Instruction Set Attributes Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BITCOUNT_INSTRS
      bit_offset: 4
      bit_width: 4
      description: Indicates the supported Bit Counting instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BITCOUNT_INSTRS_0
        1: BITCOUNT_INSTRS_1
    - !Field
      name: BITFIELD_INSTRS
      bit_offset: 8
      bit_width: 4
      description: Indicates the supported BitField instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BITFIELD_INSTRS_0
        1: BITFIELD_INSTRS_1
    - !Field
      name: CMPBRANCH_INSTRS
      bit_offset: 12
      bit_width: 4
      description: Indicates the supported combined Compare and Branch instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CMPBRANCH_INSTRS_0
        1: CMPBRANCH_INSTRS_1
    - !Field
      name: COPROC_INSTRS
      bit_offset: 16
      bit_width: 4
      description: Indicates the supported Coprocessor instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: COPROC_INSTRS_0
        1: COPROC_INSTRS_1
        2: COPROC_INSTRS_2
        3: COPROC_INSTRS_3
        4: COPROC_INSTRS_4
    - !Field
      name: DEBUG_INSTRS
      bit_offset: 20
      bit_width: 4
      description: Indicates the supported Debug instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DEBUG_INSTRS_0
        1: DEBUG_INSTRS_1
    - !Field
      name: DIVIDE_INSTRS
      bit_offset: 24
      bit_width: 4
      description: Indicates the supported Divide instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: DIVIDE_INSTRS_0
        1: DIVIDE_INSTRS_1
  - !Register
    name: ID_ISAR1
    addr: 0xd64
    size_bits: 32
    description: Instruction Set Attributes Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXTEND_INSTRS
      bit_offset: 12
      bit_width: 4
      description: Indicates the supported Extend instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: EXTEND_INSTRS_0
        1: EXTEND_INSTRS_1
        2: EXTEND_INSTRS_2
    - !Field
      name: IFTHEN_INSTRS
      bit_offset: 16
      bit_width: 4
      description: Indicates the supported IfThen instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IFTHEN_INSTRS_0
        1: IFTHEN_INSTRS_1
    - !Field
      name: IMMEDIATE_INSTRS
      bit_offset: 20
      bit_width: 4
      description: Indicates the support for data-processing instructions with long
        immediate
      read_allowed: true
      write_allowed: false
      enum_values:
        0: IMMEDIATE_INSTRS_0
        1: IMMEDIATE_INSTRS_1
    - !Field
      name: INTERWORK_INSTRS
      bit_offset: 24
      bit_width: 4
      description: Indicates the supported Interworking instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: INTERWORK_INSTRS_0
        1: INTERWORK_INSTRS_1
        2: INTERWORK_INSTRS_2
        3: INTERWORK_INSTRS_3
  - !Register
    name: ID_ISAR2
    addr: 0xd68
    size_bits: 32
    description: Instruction Set Attributes Register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOADSTORE_INSTRS
      bit_offset: 0
      bit_width: 4
      description: Indicates the supported additional load and store instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LOADSTORE_INSTRS_0
        1: LOADSTORE_INSTRS_1
    - !Field
      name: MEMHINT_INSTRS
      bit_offset: 4
      bit_width: 4
      description: Indicates the supported Memory Hint instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MEMHINT_INSTRS_0
        1: MEMHINT_INSTRS_1
        2: MEMHINT_INSTRS_2
        3: MEMHINT_INSTRS_3
    - !Field
      name: MULTIACCESSINT_INSTRS
      bit_offset: 8
      bit_width: 4
      description: Indicates the support for multi-access interruptible instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MULTIACCESSINT_INSTRS_0
        1: MULTIACCESSINT_INSTRS_1
        2: MULTIACCESSINT_INSTRS_2
    - !Field
      name: MULT_INSTRS
      bit_offset: 12
      bit_width: 4
      description: Indicates the supported additional Multiply instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MULT_INSTRS_0
        1: MULT_INSTRS_1
        2: MULT_INSTRS_2
    - !Field
      name: MULTS_INSTRS
      bit_offset: 16
      bit_width: 4
      description: Indicates the supported advanced signed Multiply instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MULTS_INSTRS_0
        1: MULTS_INSTRS_1
        2: MULTS_INSTRS_2
        3: MULTS_INSTRS_3
    - !Field
      name: MULTU_INSTRS
      bit_offset: 20
      bit_width: 4
      description: Indicates the supported advanced unsigned Multiply instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: MULTU_INSTRS_0
        1: MULTU_INSTRS_1
        2: MULTU_INSTRS_2
    - !Field
      name: REVERSAL_INSTRS
      bit_offset: 28
      bit_width: 4
      description: Indicates the supported Reversal instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: REVERSAL_INSTRS_0
        1: REVERSAL_INSTRS_1
        2: REVERSAL_INSTRS_2
  - !Register
    name: ID_ISAR3
    addr: 0xd6c
    size_bits: 32
    description: Instruction Set Attributes Register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SATURATE_INSTRS
      bit_offset: 0
      bit_width: 4
      description: Indicates the supported Saturate instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SATURATE_INSTRS_0
        1: SATURATE_INSTRS_1
    - !Field
      name: SIMD_INSTRS
      bit_offset: 4
      bit_width: 4
      description: Indicates the supported SIMD instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SIMD_INSTRS_0
        1: SIMD_INSTRS_1
        3: SIMD_INSTRS_3
    - !Field
      name: SVC_INSTRS
      bit_offset: 8
      bit_width: 4
      description: Indicates the supported SVC instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SVC_INSTRS_0
        1: SVC_INSTRS_1
    - !Field
      name: SYNCHPRIM_INSTRS
      bit_offset: 12
      bit_width: 4
      description: Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the
        supported Synchronization Primitives
      read_allowed: true
      write_allowed: false
    - !Field
      name: TABBRANCH_INSTRS
      bit_offset: 16
      bit_width: 4
      description: Indicates the supported Table Branch instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TABBRANCH_INSTRS_0
        1: TABBRANCH_INSTRS_1
    - !Field
      name: THUMBCOPY_INSTRS
      bit_offset: 20
      bit_width: 4
      description: Indicates the supported non flag-setting MOV instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: THUMBCOPY_INSTRS_0
        1: THUMBCOPY_INSTRS_1
    - !Field
      name: TRUENOP_INSTRS
      bit_offset: 24
      bit_width: 4
      description: Indicates the supported non flag-setting MOV instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: TRUENOP_INSTRS_0
        1: TRUENOP_INSTRS_1
  - !Register
    name: ID_ISAR4
    addr: 0xd70
    size_bits: 32
    description: Instruction Set Attributes Register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UNPRIV_INSTRS
      bit_offset: 0
      bit_width: 4
      description: Indicates the supported unprivileged instructions. These are the
        instruction variants indicated by a T suffix.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: UNPRIV_INSTRS_0
        1: UNPRIV_INSTRS_1
        2: UNPRIV_INSTRS_2
    - !Field
      name: WITHSHIFTS_INSTRS
      bit_offset: 4
      bit_width: 4
      description: Indicates the support for instructions with shifts
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WITHSHIFTS_INSTRS_0
        1: WITHSHIFTS_INSTRS_1
        3: WITHSHIFTS_INSTRS_3
        4: WITHSHIFTS_INSTRS_4
    - !Field
      name: WRITEBACK_INSTRS
      bit_offset: 8
      bit_width: 4
      description: Indicates the support for Writeback addressing modes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WRITEBACK_INSTRS_0
        1: WRITEBACK_INSTRS_1
    - !Field
      name: BARRIER_INSTRS
      bit_offset: 16
      bit_width: 4
      description: Indicates the supported Barrier instructions
      read_allowed: true
      write_allowed: false
      enum_values:
        0: BARRIER_INSTRS_0
        1: BARRIER_INSTRS_1
    - !Field
      name: SYNCHPRIM_INSTRS_FRAC
      bit_offset: 20
      bit_width: 4
      description: Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported
        Synchronization Primitives
      read_allowed: true
      write_allowed: false
    - !Field
      name: PSR_M_INSTRS
      bit_offset: 24
      bit_width: 4
      description: Indicates the supported M profile instructions to modify the PSRs
      read_allowed: true
      write_allowed: false
      enum_values:
        0: PSR_M_INSTRS_0
        1: PSR_M_INSTRS_1
  - !Register
    name: CLIDR
    addr: 0xd78
    size_bits: 32
    description: Cache Level ID register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 3
      description: Indicate the type of cache implemented at level 1.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL1_0
        1: CL1_1
        2: CL1_2
        3: CL1_3
        4: CL1_4
    - !Field
      name: CL2
      bit_offset: 3
      bit_width: 3
      description: Indicate the type of cache implemented at level 2.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL2_0
        1: CL2_1
        2: CL2_2
        3: CL2_3
        4: CL2_4
    - !Field
      name: CL3
      bit_offset: 6
      bit_width: 3
      description: Indicate the type of cache implemented at level 3.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL3_0
        1: CL3_1
        2: CL3_2
        3: CL3_3
        4: CL3_4
    - !Field
      name: CL4
      bit_offset: 9
      bit_width: 3
      description: Indicate the type of cache implemented at level 4.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL4_0
        1: CL4_1
        2: CL4_2
        3: CL4_3
        4: CL4_4
    - !Field
      name: CL5
      bit_offset: 12
      bit_width: 3
      description: Indicate the type of cache implemented at level 5.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL5_0
        1: CL5_1
        2: CL5_2
        3: CL5_3
        4: CL5_4
    - !Field
      name: CL6
      bit_offset: 15
      bit_width: 3
      description: Indicate the type of cache implemented at level 6.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL6_0
        1: CL6_1
        2: CL6_2
        3: CL6_3
        4: CL6_4
    - !Field
      name: CL7
      bit_offset: 18
      bit_width: 3
      description: Indicate the type of cache implemented at level 7.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: CL7_0
        1: CL7_1
        2: CL7_2
        3: CL7_3
        4: CL7_4
    - !Field
      name: LOUIS
      bit_offset: 21
      bit_width: 3
      description: Level of Unification Inner Shareable for the cache hierarchy. This
        field is RAZ.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LOUIS_0
        1: LOUIS_1
        2: LOUIS_2
        3: LOUIS_3
        4: LOUIS_4
        5: LOUIS_5
        6: LOUIS_6
        7: LOUIS_7
    - !Field
      name: LOC
      bit_offset: 24
      bit_width: 3
      description: Level of Coherency for the cache hierarchy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LOC_0
        1: LOC_1
        2: LOC_2
        3: LOC_3
        4: LOC_4
        5: LOC_5
        6: LOC_6
        7: LOC_7
    - !Field
      name: LOU
      bit_offset: 27
      bit_width: 3
      description: Level of Unification for the cache hierarchy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LOU_0
        1: LOU_1
        2: LOU_2
        3: LOU_3
        4: LOU_4
        5: LOU_5
        6: LOU_6
        7: LOU_7
  - !Register
    name: CTR
    addr: 0xd7c
    size_bits: 32
    description: Cache Type register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8000c000
    fields:
    - !Field
      name: IMINLINE
      bit_offset: 0
      bit_width: 4
      description: Log2 of the number of words in the smallest cache line of all the
        instruction caches that are controlled by the processor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMINLINE
      bit_offset: 16
      bit_width: 4
      description: Log2 of the number of words in the smallest cache line of all the
        data caches and unified caches that are controlled by the processor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERG
      bit_offset: 20
      bit_width: 4
      description: Exclusives Reservation Granule. The maximum size of the reservation
        granule that has been implemented for the Load-Exclusive and Store-Exclusive
        instructions, encoded as Log2 of the number of words.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CWG
      bit_offset: 24
      bit_width: 4
      description: Cache Write-back Granule. The maximum size of memory that can be
        overwritten as a result of the eviction of a cache entry that has had a memory
        location in it modified, encoded as Log2 of the number of words.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORMAT
      bit_offset: 29
      bit_width: 3
      description: Indicates the implemented CTR format.
      read_allowed: true
      write_allowed: false
      enum_values:
        4: FORMAT_4
  - !Register
    name: CCSIDR
    addr: 0xd80
    size_bits: 32
    description: Cache Size ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LINESIZE
      bit_offset: 0
      bit_width: 3
      description: (Log2(Number of words in cache line)) - 2.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: LINESIZE_0
        1: LINESIZE_1
        2: LINESIZE_2
        3: LINESIZE_3
        4: LINESIZE_4
        5: LINESIZE_5
        6: LINESIZE_6
        7: LINESIZE_7
    - !Field
      name: ASSOCIATIVITY
      bit_offset: 3
      bit_width: 10
      description: (Associativity of cache) - 1, therefore a value of 0 indicates
        an associativity of 1. The associativity does not have to be a power of 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUMSETS
      bit_offset: 13
      bit_width: 15
      description: (Number of sets in cache) - 1, therefore a value of 0 indicates
        1 set in the cache. The number of sets does not have to be a power of 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WA
      bit_offset: 28
      bit_width: 1
      description: Indicates whether the cache level supports write-allocation
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WA_0
        1: WA_1
    - !Field
      name: RA
      bit_offset: 29
      bit_width: 1
      description: Indicates whether the cache level supports read-allocation
      read_allowed: true
      write_allowed: false
      enum_values:
        0: RA_0
        1: RA_1
    - !Field
      name: WB
      bit_offset: 30
      bit_width: 1
      description: Indicates whether the cache level supports write-back
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WB_0
        1: WB_1
    - !Field
      name: WT
      bit_offset: 31
      bit_width: 1
      description: Indicates whether the cache level supports write-through
      read_allowed: true
      write_allowed: false
      enum_values:
        0: WT_0
        1: WT_1
  - !Register
    name: CSSELR
    addr: 0xd84
    size_bits: 32
    description: Cache Size Selection Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IND
      bit_offset: 0
      bit_width: 1
      description: Instruction not data bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: IND_0
        1: IND_1
    - !Field
      name: LEVEL
      bit_offset: 1
      bit_width: 3
      description: Cache level of required cache
      read_allowed: true
      write_allowed: true
      enum_values:
        0: LEVEL_0
        1: LEVEL_1
        2: LEVEL_2
        3: LEVEL_3
        4: LEVEL_4
        5: LEVEL_5
        6: LEVEL_6
  - !Register
    name: CPACR
    addr: 0xd88
    size_bits: 32
    description: Coprocessor Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CP0
      bit_offset: 0
      bit_width: 2
      description: Access privileges for coprocessor 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP0_0
        1: CP0_1
        3: CP0_3
    - !Field
      name: CP1
      bit_offset: 2
      bit_width: 2
      description: Access privileges for coprocessor 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP1_0
        1: CP1_1
        3: CP1_3
    - !Field
      name: CP2
      bit_offset: 4
      bit_width: 2
      description: Access privileges for coprocessor 2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP2_0
        1: CP2_1
        3: CP2_3
    - !Field
      name: CP3
      bit_offset: 6
      bit_width: 2
      description: Access privileges for coprocessor 3.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP3_0
        1: CP3_1
        3: CP3_3
    - !Field
      name: CP4
      bit_offset: 8
      bit_width: 2
      description: Access privileges for coprocessor 4.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP4_0
        1: CP4_1
        3: CP4_3
    - !Field
      name: CP5
      bit_offset: 10
      bit_width: 2
      description: Access privileges for coprocessor 5.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP5_0
        1: CP5_1
        3: CP5_3
    - !Field
      name: CP6
      bit_offset: 12
      bit_width: 2
      description: Access privileges for coprocessor 6.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP6_0
        1: CP6_1
        3: CP6_3
    - !Field
      name: CP7
      bit_offset: 14
      bit_width: 2
      description: Access privileges for coprocessor 7.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP7_0
        1: CP7_1
        3: CP7_3
    - !Field
      name: CP10
      bit_offset: 20
      bit_width: 2
      description: Access privileges for coprocessor 10.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP10_0
        1: CP10_1
        3: CP10_3
    - !Field
      name: CP11
      bit_offset: 22
      bit_width: 2
      description: Access privileges for coprocessor 11.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CP11_0
        1: CP11_1
        3: CP11_3
  - !Register
    name: STIR
    addr: 0xf00
    size_bits: 32
    description: Instruction cache invalidate all to Point of Unification (PoU)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTID
      bit_offset: 0
      bit_width: 9
      description: Indicates the interrupt to be triggered
      read_allowed: false
      write_allowed: true
  - !Register
    name: ICIALLU
    addr: 0xf50
    size_bits: 32
    description: Instruction cache invalidate all to Point of Unification (PoU)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ICIALLU
      bit_offset: 0
      bit_width: 32
      description: I-cache invalidate all to PoU
      read_allowed: false
      write_allowed: true
  - !Register
    name: ICIMVAU
    addr: 0xf58
    size_bits: 32
    description: Instruction cache invalidate by address to PoU
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ICIMVAU
      bit_offset: 0
      bit_width: 32
      description: I-cache invalidate by MVA to PoU
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCIMVAC
    addr: 0xf5c
    size_bits: 32
    description: Data cache invalidate by address to Point of Coherency (PoC)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCIMVAC
      bit_offset: 0
      bit_width: 32
      description: D-cache invalidate by MVA to PoC
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCISW
    addr: 0xf60
    size_bits: 32
    description: Data cache invalidate by set/way
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCISW
      bit_offset: 0
      bit_width: 32
      description: D-cache invalidate by set-way
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCCMVAU
    addr: 0xf64
    size_bits: 32
    description: Data cache by address to PoU
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCCMVAU
      bit_offset: 0
      bit_width: 32
      description: D-cache clean by MVA to PoU
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCCMVAC
    addr: 0xf68
    size_bits: 32
    description: Data cache clean by address to PoC
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCCMVAC
      bit_offset: 0
      bit_width: 32
      description: D-cache clean by MVA to PoC
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCCSW
    addr: 0xf6c
    size_bits: 32
    description: Data cache clean by set/way
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCCSW
      bit_offset: 0
      bit_width: 32
      description: D-cache clean by set-way
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCCIMVAC
    addr: 0xf70
    size_bits: 32
    description: Data cache clean and invalidate by address to PoC
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCCIMVAC
      bit_offset: 0
      bit_width: 32
      description: D-cache clean and invalidate by MVA to PoC
      read_allowed: false
      write_allowed: true
  - !Register
    name: DCCISW
    addr: 0xf74
    size_bits: 32
    description: Data cache clean and invalidate by set/way
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DCCISW
      bit_offset: 0
      bit_width: 32
      description: D-cache clean and invalidate by set-way
      read_allowed: false
      write_allowed: true
  - !Register
    name: CM7_ITCMCR
    addr: 0xf90
    size_bits: 32
    description: Instruction Tightly-Coupled Memory Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: TCM enable. When a TCM is disabled all accesses are made to the
        AXIM interface.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: RMW
      bit_offset: 1
      bit_width: 1
      description: Read-Modify-Write (RMW) enable. Indicates that all writes to TCM,
        that are not the full width of the TCM RAM, use a RMW sequence.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RMW_0
        1: RMW_1
    - !Field
      name: RETEN
      bit_offset: 2
      bit_width: 1
      description: Retry phase enable. When enabled the processor guarantees to honor
        the retry output on the corresponding TCM interface, re-executing the instruction
        which carried out the TCM access.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RETEN_0
        1: RETEN_1
    - !Field
      name: SZ
      bit_offset: 3
      bit_width: 4
      description: TCM size. Indicates the size of the relevant TCM.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SZ_0
        3: SZ_3
        4: SZ_4
        5: SZ_5
        6: SZ_6
        7: SZ_7
        8: SZ_8
        9: SZ_9
        10: SZ_10
        11: SZ_11
        12: SZ_12
        13: SZ_13
        14: SZ_14
        15: SZ_15
  - !Register
    name: CM7_DTCMCR
    addr: 0xf94
    size_bits: 32
    description: Data Tightly-Coupled Memory Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: TCM enable. When a TCM is disabled all accesses are made to the
        AXIM interface.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: RMW
      bit_offset: 1
      bit_width: 1
      description: Read-Modify-Write (RMW) enable. Indicates that all writes to TCM,
        that are not the full width of the TCM RAM, use a RMW sequence.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RMW_0
        1: RMW_1
    - !Field
      name: RETEN
      bit_offset: 2
      bit_width: 1
      description: Retry phase enable. When enabled the processor guarantees to honor
        the retry output on the corresponding TCM interface, re-executing the instruction
        which carried out the TCM access.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: RETEN_0
        1: RETEN_1
    - !Field
      name: SZ
      bit_offset: 3
      bit_width: 4
      description: TCM size. Indicates the size of the relevant TCM.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SZ_0
        3: SZ_3
        4: SZ_4
        5: SZ_5
        6: SZ_6
        7: SZ_7
        8: SZ_8
        9: SZ_9
        10: SZ_10
        11: SZ_11
        12: SZ_12
        13: SZ_13
        14: SZ_14
        15: SZ_15
  - !Register
    name: CM7_AHBPCR
    addr: 0xf98
    size_bits: 32
    description: AHBP Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: AHBP enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: EN_0
        1: EN_1
    - !Field
      name: SZ
      bit_offset: 1
      bit_width: 3
      description: AHBP size.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: SZ_0
        1: SZ_1
        2: SZ_2
        3: SZ_3
        4: SZ_4
  - !Register
    name: CM7_CACR
    addr: 0xf9c
    size_bits: 32
    description: L1 Cache Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIWT
      bit_offset: 0
      bit_width: 1
      description: Shared cacheable-is-WT for data cache. Enables limited cache coherency
        usage.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: SIWT_0
        1: SIWT_1
    - !Field
      name: ECCDIS
      bit_offset: 1
      bit_width: 1
      description: Enables ECC in the instruction and data cache.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: ECCDIS_0
        1: ECCDIS_1
    - !Field
      name: FORCEWT
      bit_offset: 2
      bit_width: 1
      description: Enables Force Write-Through in the data cache.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: FORCEWT_0
        1: FORCEWT_1
  - !Register
    name: CM7_AHBSCR
    addr: 0xfa0
    size_bits: 32
    description: AHB Slave Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTL
      bit_offset: 0
      bit_width: 2
      description: AHBS prioritization control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: CTL_0
        1: CTL_1
        2: CTL_2
        3: CTL_3
    - !Field
      name: TPRI
      bit_offset: 2
      bit_width: 9
      description: Threshold execution priority for AHBS traffic demotion.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INITCOUNT
      bit_offset: 11
      bit_width: 5
      description: Fairness counter initialization value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CM7_ABFSR
    addr: 0xfa8
    size_bits: 32
    description: Auxiliary Bus Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM
      bit_offset: 0
      bit_width: 1
      description: Asynchronous fault on ITCM interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTCM
      bit_offset: 1
      bit_width: 1
      description: Asynchronous fault on DTCM interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBP
      bit_offset: 2
      bit_width: 1
      description: Asynchronous fault on AHBP interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AXIM
      bit_offset: 3
      bit_width: 1
      description: Asynchronous fault on AXIM interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPPB
      bit_offset: 4
      bit_width: 1
      description: Asynchronous fault on EPPB interface.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AXIMTYPE
      bit_offset: 8
      bit_width: 2
      description: Indicates the type of fault on the AXIM interface. Only valid when
        AXIM is 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: AXIMTYPE_0
        1: AXIMTYPE_1
        2: AXIMTYPE_2
        3: AXIMTYPE_3
- !Module
  name: NVIC
  description: Nested Vectored Interrupt Controller
  base_addr: 0xe000e100
  size: 0xe04
  registers:
  - !Register
    name: NVICISER0
    addr: 0x0
    size_bits: 32
    description: Interrupt Set Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt set enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISER1
    addr: 0x4
    size_bits: 32
    description: Interrupt Set Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt set enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISER2
    addr: 0x8
    size_bits: 32
    description: Interrupt Set Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt set enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISER3
    addr: 0xc
    size_bits: 32
    description: Interrupt Set Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt set enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICER0
    addr: 0x80
    size_bits: 32
    description: Interrupt Clear Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICER1
    addr: 0x84
    size_bits: 32
    description: Interrupt Clear Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICER2
    addr: 0x88
    size_bits: 32
    description: Interrupt Clear Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICER3
    addr: 0x8c
    size_bits: 32
    description: Interrupt Clear Enable Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-enable bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISPR0
    addr: 0x100
    size_bits: 32
    description: Interrupt Set Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt set-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISPR1
    addr: 0x104
    size_bits: 32
    description: Interrupt Set Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt set-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISPR2
    addr: 0x108
    size_bits: 32
    description: Interrupt Set Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt set-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICISPR3
    addr: 0x10c
    size_bits: 32
    description: Interrupt Set Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt set-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICPR0
    addr: 0x180
    size_bits: 32
    description: Interrupt Clear Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICPR1
    addr: 0x184
    size_bits: 32
    description: Interrupt Clear Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICPR2
    addr: 0x188
    size_bits: 32
    description: Interrupt Clear Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICICPR3
    addr: 0x18c
    size_bits: 32
    description: Interrupt Clear Pending Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: Interrupt clear-pending bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIABR0
    addr: 0x200
    size_bits: 32
    description: Interrupt Active bit Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: Interrupt active flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIABR1
    addr: 0x204
    size_bits: 32
    description: Interrupt Active bit Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: Interrupt active flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIABR2
    addr: 0x208
    size_bits: 32
    description: Interrupt Active bit Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: Interrupt active flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIABR3
    addr: 0x20c
    size_bits: 32
    description: Interrupt Active bit Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: Interrupt active flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP0
    addr: 0x300
    size_bits: 8
    description: Interrupt Priority Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI0
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA0 interrupt 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP1
    addr: 0x301
    size_bits: 8
    description: Interrupt Priority Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI1
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA1 interrupt 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP2
    addr: 0x302
    size_bits: 8
    description: Interrupt Priority Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI2
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA2 interrupt 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP3
    addr: 0x303
    size_bits: 8
    description: Interrupt Priority Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI3
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA3 interrupt 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP4
    addr: 0x304
    size_bits: 8
    description: Interrupt Priority Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI4
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA4 interrupt 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP5
    addr: 0x305
    size_bits: 8
    description: Interrupt Priority Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI5
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA5 interrupt 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP6
    addr: 0x306
    size_bits: 8
    description: Interrupt Priority Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI6
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA6 interrupt 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP7
    addr: 0x307
    size_bits: 8
    description: Interrupt Priority Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI7
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA7 interrupt 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP8
    addr: 0x308
    size_bits: 8
    description: Interrupt Priority Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI8
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA8 interrupt 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP9
    addr: 0x309
    size_bits: 8
    description: Interrupt Priority Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI9
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA9 interrupt 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP10
    addr: 0x30a
    size_bits: 8
    description: Interrupt Priority Register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI10
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA10 interrupt 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP11
    addr: 0x30b
    size_bits: 8
    description: Interrupt Priority Register 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI11
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA11 interrupt 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP12
    addr: 0x30c
    size_bits: 8
    description: Interrupt Priority Register 12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI12
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA12 interrupt 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP13
    addr: 0x30d
    size_bits: 8
    description: Interrupt Priority Register 13
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI13
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA13 interrupt 13
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP14
    addr: 0x30e
    size_bits: 8
    description: Interrupt Priority Register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI14
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA14 interrupt 14
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP15
    addr: 0x30f
    size_bits: 8
    description: Interrupt Priority Register 15
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI15
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA15 interrupt 15
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP16
    addr: 0x310
    size_bits: 8
    description: Interrupt Priority Register 16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI16
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DMA_ERROR interrupt 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP17
    addr: 0x311
    size_bits: 8
    description: Interrupt Priority Register 17
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI17
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CTI0_ERROR interrupt 17
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP18
    addr: 0x312
    size_bits: 8
    description: Interrupt Priority Register 18
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI18
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CTI1_ERROR interrupt 18
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP19
    addr: 0x313
    size_bits: 8
    description: Interrupt Priority Register 19
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI19
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CORE interrupt 19
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP20
    addr: 0x314
    size_bits: 8
    description: Interrupt Priority Register 20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI20
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPUART1 interrupt 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP21
    addr: 0x315
    size_bits: 8
    description: Interrupt Priority Register 21
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI21
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPUART2 interrupt 21
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP22
    addr: 0x316
    size_bits: 8
    description: Interrupt Priority Register 22
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI22
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPUART3 interrupt 22
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP23
    addr: 0x317
    size_bits: 8
    description: Interrupt Priority Register 23
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI23
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPUART4 interrupt 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP24
    addr: 0x318
    size_bits: 8
    description: Interrupt Priority Register 24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI24
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PIT interrupt 24
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP25
    addr: 0x319
    size_bits: 8
    description: Interrupt Priority Register 25
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI25
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_USB_OTG1 interrupt 25
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP26
    addr: 0x31a
    size_bits: 8
    description: Interrupt Priority Register 26
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI26
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_FLEXSPI interrupt 26
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP27
    addr: 0x31b
    size_bits: 8
    description: Interrupt Priority Register 27
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI27
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_FLEXRAM interrupt 27
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP28
    addr: 0x31c
    size_bits: 8
    description: Interrupt Priority Register 28
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI28
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPI2C1 interrupt 28
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP29
    addr: 0x31d
    size_bits: 8
    description: Interrupt Priority Register 29
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI29
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPI2C2 interrupt 29
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP30
    addr: 0x31e
    size_bits: 8
    description: Interrupt Priority Register 30
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI30
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPT1 interrupt 30
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP31
    addr: 0x31f
    size_bits: 8
    description: Interrupt Priority Register 31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI31
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPT2 interrupt 31
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP32
    addr: 0x320
    size_bits: 8
    description: Interrupt Priority Register 32
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI32
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPSPI1 interrupt 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP33
    addr: 0x321
    size_bits: 8
    description: Interrupt Priority Register 33
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI33
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_LPSPI2 interrupt 33
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP34
    addr: 0x322
    size_bits: 8
    description: Interrupt Priority Register 34
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI34
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PWM1_0 interrupt 34
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP35
    addr: 0x323
    size_bits: 8
    description: Interrupt Priority Register 35
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI35
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PWM1_1 interrupt 35
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP36
    addr: 0x324
    size_bits: 8
    description: Interrupt Priority Register 36
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI36
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PWM1_2 interrupt 36
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP37
    addr: 0x325
    size_bits: 8
    description: Interrupt Priority Register 37
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI37
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PWM1_3 interrupt 37
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP38
    addr: 0x326
    size_bits: 8
    description: Interrupt Priority Register 38
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI38
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PWM1_FAULT interrupt 38
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP39
    addr: 0x327
    size_bits: 8
    description: Interrupt Priority Register 39
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI39
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_KPP interrupt 39
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP40
    addr: 0x328
    size_bits: 8
    description: Interrupt Priority Register 40
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI40
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SRC interrupt 40
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP41
    addr: 0x329
    size_bits: 8
    description: Interrupt Priority Register 41
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI41
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPR_IRQ interrupt 41
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP42
    addr: 0x32a
    size_bits: 8
    description: Interrupt Priority Register 42
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI42
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CCM_1 interrupt 42
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP43
    addr: 0x32b
    size_bits: 8
    description: Interrupt Priority Register 43
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI43
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CCM_2 interrupt 43
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP44
    addr: 0x32c
    size_bits: 8
    description: Interrupt Priority Register 44
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI44
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_EWM interrupt 44
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP45
    addr: 0x32d
    size_bits: 8
    description: Interrupt Priority Register 45
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI45
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_WDOG2 interrupt 45
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP46
    addr: 0x32e
    size_bits: 8
    description: Interrupt Priority Register 46
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI46
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SNVS_HP_WRAPPER interrupt 46
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP47
    addr: 0x32f
    size_bits: 8
    description: Interrupt Priority Register 47
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI47
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SNVS_HP_WRAPPER_TZ interrupt 47
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP48
    addr: 0x330
    size_bits: 8
    description: Interrupt Priority Register 48
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI48
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SNVS_LP_WRAPPER interrupt 48
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP49
    addr: 0x331
    size_bits: 8
    description: Interrupt Priority Register 49
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI49
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_CSU interrupt 49
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP50
    addr: 0x332
    size_bits: 8
    description: Interrupt Priority Register 50
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI50
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DCP interrupt 50
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP51
    addr: 0x333
    size_bits: 8
    description: Interrupt Priority Register 51
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI51
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DCP_VMI interrupt 51
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP52
    addr: 0x334
    size_bits: 8
    description: Interrupt Priority Register 52
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI52
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_Reserved68 interrupt 52
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP53
    addr: 0x335
    size_bits: 8
    description: Interrupt Priority Register 53
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI53
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_TRNG interrupt 53
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP54
    addr: 0x336
    size_bits: 8
    description: Interrupt Priority Register 54
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI54
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_Reserved70 interrupt 54
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP55
    addr: 0x337
    size_bits: 8
    description: Interrupt Priority Register 55
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI55
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_Reserved71 interrupt 55
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP56
    addr: 0x338
    size_bits: 8
    description: Interrupt Priority Register 56
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI56
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SAI1 interrupt 56
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP57
    addr: 0x339
    size_bits: 8
    description: Interrupt Priority Register 57
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI57
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_RTWDOG interrupt 57
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP58
    addr: 0x33a
    size_bits: 8
    description: Interrupt Priority Register 58
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI58
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SAI3_RX interrupt 58
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP59
    addr: 0x33b
    size_bits: 8
    description: Interrupt Priority Register 59
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI59
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SAI3_TX interrupt 59
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP60
    addr: 0x33c
    size_bits: 8
    description: Interrupt Priority Register 60
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI60
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_SPDIF interrupt 60
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP61
    addr: 0x33d
    size_bits: 8
    description: Interrupt Priority Register 61
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI61
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_PMU interrupt 61
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP62
    addr: 0x33e
    size_bits: 8
    description: Interrupt Priority Register 62
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI62
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_XBAR1_IRQ_0_1_2_3 interrupt 62
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP63
    addr: 0x33f
    size_bits: 8
    description: Interrupt Priority Register 63
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI63
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_TEMP_LOW_HIGH interrupt 63
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP64
    addr: 0x340
    size_bits: 8
    description: Interrupt Priority Register 64
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI64
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_TEMP_PANIC interrupt 64
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP65
    addr: 0x341
    size_bits: 8
    description: Interrupt Priority Register 65
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI65
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_USB_PHY interrupt 65
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP66
    addr: 0x342
    size_bits: 8
    description: Interrupt Priority Register 66
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI66
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPC interrupt 66
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP67
    addr: 0x343
    size_bits: 8
    description: Interrupt Priority Register 67
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI67
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC1 interrupt 67
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP68
    addr: 0x344
    size_bits: 8
    description: Interrupt Priority Register 68
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI68
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_FLEXIO1 interrupt 68
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP69
    addr: 0x345
    size_bits: 8
    description: Interrupt Priority Register 69
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI69
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_DCDC interrupt 69
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP70
    addr: 0x346
    size_bits: 8
    description: Interrupt Priority Register 70
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI70
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPIO1_Combined_0_15 interrupt 70
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP71
    addr: 0x347
    size_bits: 8
    description: Interrupt Priority Register 71
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI71
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPIO1_Combined_16_31 interrupt 71
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP72
    addr: 0x348
    size_bits: 8
    description: Interrupt Priority Register 72
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI72
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPIO2_Combined_0_15 interrupt 72
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP73
    addr: 0x349
    size_bits: 8
    description: Interrupt Priority Register 73
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI73
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_GPIO5_Combined_0_15 interrupt 73
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP74
    addr: 0x34a
    size_bits: 8
    description: Interrupt Priority Register 74
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI74
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_WDOG1 interrupt 74
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP75
    addr: 0x34b
    size_bits: 8
    description: Interrupt Priority Register 75
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI75
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC_ETC_IRQ0 interrupt 75
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP76
    addr: 0x34c
    size_bits: 8
    description: Interrupt Priority Register 76
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI76
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC_ETC_IRQ1 interrupt 76
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP77
    addr: 0x34d
    size_bits: 8
    description: Interrupt Priority Register 77
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI77
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC_ETC_IRQ2 interrupt 77
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP78
    addr: 0x34e
    size_bits: 8
    description: Interrupt Priority Register 78
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI78
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC_ETC_IRQ3 interrupt 78
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICIP79
    addr: 0x34f
    size_bits: 8
    description: Interrupt Priority Register 79
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI79
      bit_offset: 4
      bit_width: 4
      description: Priority of the INT_ADC_ETC_ERROR_IRQ interrupt 79
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVICSTIR
    addr: 0xe00
    size_bits: 32
    description: Software Trigger Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTID
      bit_offset: 0
      bit_width: 9
      description: Interrupt ID of the interrupt to trigger, in the range 0-239. For
        example, a value of 0x03 specifies interrupt IRQ3.
      read_allowed: true
      write_allowed: true
