// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] t_V_2_reg_774;
wire   [7:0] k_buf_0_val_1_q1;
reg   [7:0] reg_984;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_7_reg_3202;
reg   [0:0] brmerge_reg_3240;
reg   [0:0] or_cond1_reg_3198;
reg   [0:0] tmp_77_reg_3211;
reg   [0:0] tmp_60_reg_3244;
reg   [0:0] tmp_100_1_reg_3289;
reg   [0:0] tmp_100_2_reg_3324;
reg    ap_sig_bdd_102;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it10;
reg   [0:0] brmerge1_reg_3432;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it10;
reg    ap_sig_bdd_137;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3240_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3211_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_3244_pp0_it1;
reg   [0:0] or_cond3_reg_3359;
reg   [0:0] or_cond2_reg_3363;
wire   [7:0] k_buf_0_val_2_q1;
reg   [7:0] reg_990;
wire   [7:0] k_buf_0_val_0_q1;
reg   [7:0] reg_996;
wire   [7:0] k_buf_1_val_1_q1;
reg   [7:0] reg_1000;
reg   [0:0] ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1;
reg   [0:0] or_cond3_1_reg_3436;
reg   [0:0] or_cond4_1_reg_3440;
wire   [7:0] k_buf_2_val_1_q1;
reg   [7:0] reg_1006;
reg   [0:0] ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1;
reg   [0:0] or_cond3_2_reg_3509;
reg   [0:0] or_cond4_2_reg_3513;
wire   [1:0] p_rec2_fu_1017_p2;
wire   [1:0] p_rec3_fu_1029_p2;
wire   [1:0] p_rec_fu_1041_p2;
wire   [12:0] rows_cast_fu_1047_p1;
reg   [12:0] rows_cast_reg_2942;
wire   [0:0] exitcond7_fu_1035_p2;
wire   [13:0] heightloop_cast59_cast_fu_1056_p1;
reg   [13:0] heightloop_cast59_cast_reg_2949;
wire   [12:0] cols_cast7_fu_1060_p1;
reg   [12:0] cols_cast7_reg_2956;
wire   [12:0] widthloop_fu_1063_p2;
reg   [12:0] widthloop_reg_2961;
wire   [12:0] ref_fu_1069_p2;
reg   [12:0] ref_reg_2967;
wire   [13:0] cols_cast8_fu_1075_p1;
reg   [13:0] cols_cast8_reg_2976;
wire   [12:0] tmp_s_fu_1078_p2;
reg   [12:0] tmp_s_reg_2986;
wire   [12:0] tmp_5_fu_1087_p2;
reg   [12:0] tmp_5_reg_2997;
wire   [1:0] tmp_59_fu_1093_p1;
reg   [1:0] tmp_59_reg_3004;
wire   [0:0] tmp_142_2_fu_1097_p2;
reg   [0:0] tmp_142_2_reg_3009;
wire   [0:0] tmp_142_2_0_1_not_fu_1102_p2;
reg   [0:0] tmp_142_2_0_1_not_reg_3016;
wire   [0:0] tmp_142_2_0_2_not_fu_1107_p2;
reg   [0:0] tmp_142_2_0_2_not_reg_3023;
wire   [0:0] tmp_142_2_1_0_not_fu_1112_p2;
reg   [0:0] tmp_142_2_1_0_not_reg_3030;
wire   [0:0] tmp_142_2_1_1_not_fu_1117_p2;
reg   [0:0] tmp_142_2_1_1_not_reg_3037;
wire   [0:0] tmp_142_2_1_2_not_fu_1122_p2;
reg   [0:0] tmp_142_2_1_2_not_reg_3044;
wire   [0:0] tmp_142_2_2_0_not_fu_1127_p2;
reg   [0:0] tmp_142_2_2_0_not_reg_3051;
wire   [0:0] tmp_142_2_2_1_not_fu_1132_p2;
reg   [0:0] tmp_142_2_2_1_not_reg_3058;
wire   [0:0] tmp_142_2_2_2_not_fu_1137_p2;
reg   [0:0] tmp_142_2_2_2_not_reg_3065;
wire   [1:0] tmp_49_fu_1142_p2;
reg   [1:0] tmp_49_reg_3072;
wire   [11:0] i_V_fu_1161_p2;
reg   [11:0] i_V_reg_3088;
wire   [0:0] ult_fu_1167_p2;
reg   [0:0] ult_reg_3093;
wire   [0:0] tmp_6_fu_1156_p2;
wire   [0:0] tmp_87_not_fu_1182_p2;
reg   [0:0] tmp_87_not_reg_3098;
wire   [0:0] icmp5_fu_1198_p2;
reg   [0:0] icmp5_reg_3104;
wire   [1:0] tmp_52_fu_1237_p3;
reg   [1:0] tmp_52_reg_3110;
wire   [1:0] tmp_63_fu_1244_p1;
reg   [1:0] tmp_63_reg_3119;
wire   [1:0] tmp_72_fu_1282_p1;
reg   [1:0] tmp_72_reg_3125;
wire   [1:0] tmp_76_fu_1320_p1;
reg   [1:0] tmp_76_reg_3131;
wire   [0:0] tmp_55_fu_1324_p2;
reg   [0:0] tmp_55_reg_3136;
wire   [0:0] slt_fu_1330_p2;
reg   [0:0] slt_reg_3141;
wire   [0:0] tmp_93_2_fu_1335_p2;
reg   [0:0] tmp_93_2_reg_3146;
wire   [0:0] rev6_fu_1340_p2;
reg   [0:0] rev6_reg_3151;
wire   [0:0] or_cond_fu_1345_p2;
reg   [0:0] or_cond_reg_3156;
wire   [0:0] sel_tmp_fu_1353_p2;
reg   [0:0] sel_tmp_reg_3161;
wire   [0:0] sel_tmp4_fu_1357_p2;
reg   [0:0] sel_tmp4_reg_3168;
wire   [0:0] sel_tmp7_fu_1367_p2;
reg   [0:0] sel_tmp7_reg_3175;
wire   [0:0] sel_tmp9_fu_1371_p2;
reg   [0:0] sel_tmp9_reg_3182;
wire   [1:0] locy_0_2_t_fu_1377_p2;
reg   [1:0] locy_0_2_t_reg_3189;
wire   [0:0] or_cond36_2_fu_1386_p2;
reg   [0:0] or_cond36_2_reg_3193;
wire   [0:0] or_cond1_fu_1396_p2;
wire   [0:0] tmp_7_fu_1405_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3202_pp0_it9;
wire   [11:0] j_V_fu_1410_p2;
wire   [0:0] tmp_77_fu_1447_p3;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3211_pp0_it2;
wire   [12:0] x_fu_1462_p3;
reg   [12:0] x_reg_3215;
wire   [0:0] brmerge_fu_1470_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3240_pp0_it2;
wire   [0:0] tmp_60_fu_1474_p2;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_3244_pp0_it2;
wire   [0:0] slt4_fu_1479_p2;
reg   [0:0] slt4_reg_3248;
reg   [10:0] k_buf_0_val_2_addr_4_reg_3253;
wire   [0:0] tmp_64_fu_1491_p2;
reg   [0:0] tmp_64_reg_3259;
wire   [1:0] tmp_104_0_t_fu_1500_p2;
reg   [1:0] tmp_104_0_t_reg_3263;
reg   [10:0] k_buf_0_val_1_addr_5_reg_3267;
reg   [10:0] k_buf_0_val_0_addr_4_reg_3273;
wire   [0:0] tmp43_fu_1516_p2;
reg   [0:0] tmp43_reg_3279;
wire   [0:0] tmp44_fu_1521_p2;
reg   [0:0] tmp44_reg_3284;
wire   [0:0] tmp_100_1_fu_1526_p2;
reg   [0:0] ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2;
wire   [0:0] slt5_fu_1531_p2;
reg   [0:0] slt5_reg_3293;
reg   [10:0] k_buf_1_val_2_addr_4_reg_3298;
wire   [0:0] tmp_102_1_fu_1543_p2;
reg   [0:0] tmp_102_1_reg_3304;
wire   [1:0] tmp_104_1_t_fu_1552_p2;
reg   [1:0] tmp_104_1_t_reg_3308;
reg   [10:0] k_buf_1_val_1_addr_5_reg_3312;
reg   [10:0] k_buf_1_val_0_addr_4_reg_3318;
wire   [0:0] tmp_100_2_fu_1557_p2;
reg   [0:0] ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2;
wire   [0:0] slt6_fu_1562_p2;
reg   [0:0] slt6_reg_3328;
reg   [10:0] k_buf_2_val_2_addr_4_reg_3333;
wire   [0:0] tmp_102_2_fu_1574_p2;
reg   [0:0] tmp_102_2_reg_3339;
wire   [1:0] tmp_104_2_t_fu_1583_p2;
reg   [1:0] tmp_104_2_t_reg_3343;
reg   [10:0] k_buf_2_val_1_addr_5_reg_3347;
reg   [10:0] k_buf_2_val_0_addr_4_reg_3353;
wire   [0:0] or_cond3_fu_1597_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3359_pp0_it2;
wire   [0:0] or_cond2_fu_1607_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3363_pp0_it2;
wire   [1:0] tmp_128_0_t_fu_1621_p2;
reg   [1:0] tmp_128_0_t_reg_3377;
reg   [1:0] ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2;
wire   [1:0] tmp_123_0_t_fu_1629_p2;
reg   [1:0] tmp_123_0_t_reg_3381;
reg   [1:0] ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_3385;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_57_reg_3390;
reg   [7:0] ap_reg_ppstg_temp_57_reg_3390_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_58_reg_3396;
reg   [7:0] ap_reg_ppstg_temp_58_reg_3396_pp0_it2;
wire   [0:0] brmerge1_fu_1661_p2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it6;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it7;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it8;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3432_pp0_it9;
wire   [0:0] or_cond3_1_fu_1674_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2;
wire   [0:0] or_cond4_1_fu_1684_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2;
wire   [1:0] tmp_128_1_t_fu_1698_p2;
reg   [1:0] tmp_128_1_t_reg_3454;
reg   [1:0] ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2;
wire   [1:0] tmp_123_1_t_fu_1706_p2;
reg   [1:0] tmp_123_1_t_reg_3458;
reg   [1:0] ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] Toppixel_3_reg_3462;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] temp_reg_3467;
reg   [7:0] ap_reg_ppstg_temp_reg_3467_pp0_it2;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_59_reg_3473;
reg   [7:0] ap_reg_ppstg_temp_59_reg_3473_pp0_it2;
wire   [0:0] or_cond3_2_fu_1747_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2;
wire   [0:0] or_cond4_2_fu_1757_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2;
wire   [1:0] tmp_128_2_t_fu_1771_p2;
reg   [1:0] tmp_128_2_t_reg_3527;
reg   [1:0] ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2;
wire   [1:0] tmp_123_2_t_fu_1779_p2;
reg   [1:0] tmp_123_2_t_reg_3531;
reg   [1:0] ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] Toppixel_4_reg_3535;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_60_reg_3540;
reg   [7:0] ap_reg_ppstg_temp_60_reg_3540_pp0_it2;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_61_reg_3546;
reg   [7:0] ap_reg_ppstg_temp_61_reg_3546_pp0_it2;
reg   [7:0] src_kernel_win_0_val_2_1_5_reg_3582;
reg   [7:0] src_kernel_win_1_val_2_1_5_reg_3588;
reg   [7:0] src_kernel_win_2_val_2_1_5_reg_3594;
wire   [7:0] src_kernel_win_0_val_2_1_6_fu_1853_p3;
reg   [7:0] src_kernel_win_0_val_2_1_6_reg_3600;
wire   [7:0] k_buf_1_val_2_q1;
reg   [7:0] src_kernel_win_1_val_1_0_11_reg_3606;
wire   [7:0] k_buf_1_val_0_q1;
reg   [7:0] src_kernel_win_1_val_0_0_14_reg_3611;
wire   [7:0] src_kernel_win_1_val_0_0_9_fu_1881_p3;
reg   [7:0] src_kernel_win_1_val_0_0_9_reg_3616;
wire   [7:0] src_kernel_win_1_val_1_0_1_fu_1895_p3;
reg   [7:0] src_kernel_win_1_val_1_0_1_reg_3621;
wire   [7:0] src_kernel_win_1_val_2_1_6_fu_1926_p3;
reg   [7:0] src_kernel_win_1_val_2_1_6_reg_3626;
wire   [7:0] k_buf_2_val_2_q1;
reg   [7:0] src_kernel_win_2_val_1_0_11_reg_3632;
wire   [7:0] k_buf_2_val_0_q1;
reg   [7:0] src_kernel_win_2_val_0_0_14_reg_3637;
wire   [7:0] src_kernel_win_2_val_0_0_9_fu_1958_p3;
reg   [7:0] src_kernel_win_2_val_0_0_9_reg_3642;
wire   [7:0] src_kernel_win_2_val_1_0_1_fu_1972_p3;
reg   [7:0] src_kernel_win_2_val_1_0_1_reg_3647;
wire   [7:0] src_kernel_win_2_val_2_1_6_fu_2003_p3;
reg   [7:0] src_kernel_win_2_val_2_1_6_reg_3652;
reg   [7:0] src_kernel_win_0_val_0_1_5_reg_3658;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it8;
reg   [7:0] src_kernel_win_0_val_1_1_5_reg_3665;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it5;
reg   [7:0] src_kernel_win_1_val_0_1_5_reg_3672;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it8;
reg   [7:0] src_kernel_win_1_val_1_1_5_reg_3679;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it5;
reg   [7:0] src_kernel_win_2_val_0_1_5_reg_3686;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it8;
reg   [7:0] src_kernel_win_2_val_1_1_5_reg_3693;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it5;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_3700;
wire   [7:0] src_kernel_win_0_val_2_1_7_fu_2124_p3;
reg   [7:0] src_kernel_win_0_val_2_1_7_reg_3706;
reg   [7:0] src_kernel_win_1_val_2_0_load_reg_3712;
wire   [7:0] src_kernel_win_1_val_2_1_7_fu_2163_p3;
reg   [7:0] src_kernel_win_1_val_2_1_7_reg_3718;
reg   [7:0] src_kernel_win_2_val_2_0_load_reg_3724;
wire   [7:0] src_kernel_win_2_val_2_1_7_fu_2198_p3;
reg   [7:0] src_kernel_win_2_val_2_1_7_reg_3730;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3736;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it9;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_3742;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it6;
wire   [7:0] src_kernel_win_0_val_2_0_8_fu_2219_p3;
reg   [7:0] src_kernel_win_0_val_2_0_8_reg_3748;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3754;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it9;
reg   [7:0] src_kernel_win_1_val_1_0_load_reg_3760;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it6;
wire   [7:0] src_kernel_win_1_val_2_0_8_fu_2240_p3;
reg   [7:0] src_kernel_win_1_val_2_0_8_reg_3766;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3772;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it9;
reg   [7:0] src_kernel_win_2_val_1_0_load_reg_3778;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it6;
wire   [7:0] src_kernel_win_2_val_2_0_8_fu_2261_p3;
reg   [7:0] src_kernel_win_2_val_2_0_8_reg_3784;
wire   [7:0] src_kernel_win_0_val_1_1_6_fu_2280_p3;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3790;
wire   [7:0] src_kernel_win_1_val_1_1_6_fu_2300_p3;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3796;
wire   [7:0] src_kernel_win_2_val_1_1_6_fu_2320_p3;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3802;
wire   [7:0] src_kernel_win_0_val_1_1_7_fu_2348_p3;
reg   [7:0] src_kernel_win_0_val_1_1_7_reg_3808;
wire   [7:0] src_kernel_win_1_val_1_1_7_fu_2363_p3;
reg   [7:0] src_kernel_win_1_val_1_1_7_reg_3814;
wire   [7:0] src_kernel_win_2_val_1_1_7_fu_2378_p3;
reg   [7:0] src_kernel_win_2_val_1_1_7_reg_3820;
wire   [7:0] src_kernel_win_0_val_1_0_19_fu_2393_p3;
reg   [7:0] src_kernel_win_0_val_1_0_19_reg_3826;
wire   [7:0] src_kernel_win_1_val_1_0_13_fu_2408_p3;
reg   [7:0] src_kernel_win_1_val_1_0_13_reg_3832;
wire   [7:0] src_kernel_win_2_val_1_0_13_fu_2423_p3;
reg   [7:0] src_kernel_win_2_val_1_0_13_reg_3838;
wire   [7:0] src_kernel_win_0_val_0_1_6_fu_2442_p3;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3844;
wire   [7:0] src_kernel_win_1_val_0_1_6_fu_2462_p3;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3850;
wire   [7:0] src_kernel_win_2_val_0_1_6_fu_2482_p3;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3856;
wire   [7:0] src_kernel_win_0_val_0_1_7_fu_2510_p3;
reg   [7:0] src_kernel_win_0_val_0_1_7_reg_3862;
wire   [7:0] src_kernel_win_1_val_0_1_7_fu_2525_p3;
reg   [7:0] src_kernel_win_1_val_0_1_7_reg_3868;
wire   [7:0] src_kernel_win_2_val_0_1_7_fu_2540_p3;
reg   [7:0] src_kernel_win_2_val_0_1_7_reg_3874;
wire   [7:0] src_kernel_win_0_val_0_0_20_fu_2555_p3;
reg   [7:0] src_kernel_win_0_val_0_0_20_reg_3880;
wire   [7:0] src_kernel_win_1_val_0_0_20_fu_2570_p3;
reg   [7:0] src_kernel_win_1_val_0_0_20_reg_3885;
wire   [7:0] src_kernel_win_2_val_0_0_18_fu_2585_p3;
reg   [7:0] src_kernel_win_2_val_0_0_18_reg_3890;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] p_0202_rec_reg_730;
wire   [0:0] exitcond9_fu_1011_p2;
reg   [1:0] p_0206_rec_reg_741;
wire   [0:0] exitcond8_fu_1023_p2;
reg   [1:0] p_0210_rec_reg_752;
reg   [11:0] t_V_reg_763;
wire   [63:0] tmp_62_fu_1484_p1;
wire   [63:0] tmp_101_1_fu_1536_p1;
wire   [63:0] tmp_101_2_fu_1567_p1;
wire   [63:0] tmp_69_fu_1613_p1;
wire   [63:0] tmp_65_fu_1649_p1;
wire   [63:0] tmp_58_fu_1655_p1;
wire   [63:0] tmp_114_1_fu_1690_p1;
wire   [63:0] tmp_106_1_fu_1726_p1;
wire   [63:0] tmp_94_1_fu_1732_p1;
wire   [63:0] tmp_114_2_fu_1763_p1;
wire   [63:0] tmp_106_2_fu_1799_p1;
wire   [63:0] tmp_94_2_fu_1805_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_178;
reg   [7:0] right_border_buf_0_val_0_1_fu_182;
reg   [7:0] right_border_buf_0_val_0_2_fu_186;
reg   [7:0] right_border_buf_1_val_0_0_fu_190;
reg   [7:0] right_border_buf_1_val_0_1_fu_194;
reg   [7:0] right_border_buf_1_val_0_2_fu_198;
reg   [7:0] right_border_buf_2_val_0_0_fu_202;
reg   [7:0] right_border_buf_2_val_0_1_fu_206;
reg   [7:0] right_border_buf_2_val_0_2_fu_210;
reg   [7:0] src_kernel_win_0_val_0_0_fu_226;
wire   [7:0] src_kernel_win_0_val_0_0_9_fu_2089_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_0_7_fu_234;
reg   [7:0] src_kernel_win_0_val_1_0_fu_238;
wire   [7:0] src_kernel_win_0_val_1_0_1_fu_2104_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_0_0_11_fu_246;
reg   [7:0] src_kernel_win_0_val_2_0_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_1_val_1_0_7_fu_258;
reg   [7:0] src_kernel_win_1_val_0_0_fu_262;
reg   [7:0] src_kernel_win_1_val_0_1_fu_266;
reg   [7:0] src_kernel_win_1_val_0_0_11_fu_270;
reg   [7:0] src_kernel_win_1_val_2_0_fu_274;
reg   [7:0] src_kernel_win_1_val_1_0_fu_278;
reg   [7:0] src_kernel_win_1_val_1_1_fu_282;
reg   [7:0] src_kernel_win_0_val_1_0_10_fu_286;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_0_val_0_0_11_fu_294;
reg   [7:0] src_kernel_win_2_val_0_0_fu_298;
reg   [7:0] src_kernel_win_2_val_0_1_fu_302;
reg   [7:0] src_kernel_win_2_val_2_1_fu_306;
reg   [7:0] src_kernel_win_2_val_2_0_fu_310;
reg   [7:0] src_kernel_win_2_val_1_0_fu_314;
reg   [7:0] src_kernel_win_2_val_1_1_fu_318;
wire   [12:0] heightloop_fu_1050_p2;
wire   [1:0] tmp_57_fu_1084_p1;
wire   [13:0] tmp19_cast_fu_1152_p1;
wire   [12:0] tmp19_cast1_fu_1148_p1;
wire   [12:0] ImagLoc_y_fu_1172_p2;
wire   [11:0] tr5_fu_1188_p4;
wire   [0:0] tmp_61_fu_1214_p3;
wire   [0:0] tmp_53_fu_1209_p2;
wire   [12:0] p_assign_s_fu_1222_p3;
wire   [0:0] tmp_51_fu_1204_p2;
wire   [12:0] tmp_54_fu_1229_p3;
wire   [12:0] ImagLoc_y_3_fu_1248_p2;
wire   [0:0] tmp_68_fu_1259_p3;
wire   [0:0] tmp_99_0_1_fu_1254_p2;
wire   [12:0] p_assign_12_fu_1267_p3;
wire   [12:0] tmp_132_0_1_v_fu_1274_p3;
wire   [12:0] ImagLoc_y_4_fu_1286_p2;
wire   [0:0] tmp_74_fu_1297_p3;
wire   [0:0] tmp_99_0_2_fu_1292_p2;
wire   [12:0] p_assign_13_fu_1305_p3;
wire   [12:0] tmp_132_0_2_v_fu_1312_p3;
wire   [13:0] tmp_93_2_fu_1335_p0;
wire   [1:0] locy_0_0_t_fu_1349_p2;
wire   [1:0] locy_0_1_t_fu_1363_p2;
wire   [0:0] rev_fu_1381_p2;
wire   [0:0] brmerge38_2_fu_1391_p2;
wire   [12:0] tmp_72_cast1_fu_1401_p1;
wire   [10:0] tr_fu_1416_p4;
wire   [12:0] ImagLoc_x_fu_1432_p2;
wire   [0:0] tmp_56_fu_1442_p2;
wire   [12:0] p_assign_1_fu_1455_p3;
wire   [13:0] tmp_60_fu_1474_p0;
wire   [13:0] ImagLoc_x_0_0_cast1_fu_1438_p1;
wire   [13:0] slt4_fu_1479_p0;
wire   [1:0] tmp_78_fu_1496_p1;
wire   [0:0] ult2_fu_1505_p2;
wire   [0:0] icmp_fu_1426_p2;
wire   [0:0] rev8_fu_1510_p2;
wire   [13:0] tmp_100_1_fu_1526_p0;
wire   [13:0] slt5_fu_1531_p0;
wire   [1:0] tmp_82_fu_1548_p1;
wire   [13:0] tmp_100_2_fu_1557_p0;
wire   [13:0] slt6_fu_1562_p0;
wire   [1:0] tmp_86_fu_1579_p1;
wire   [0:0] rev7_fu_1588_p2;
wire   [0:0] tmp_66_fu_1593_p2;
wire   [0:0] tmp_67_fu_1603_p2;
wire   [1:0] tmp_81_fu_1618_p1;
wire   [1:0] tmp_79_fu_1626_p1;
wire   [0:0] rev9_fu_1665_p2;
wire   [0:0] tmp_107_1_fu_1670_p2;
wire   [0:0] tmp_109_1_fu_1680_p2;
wire   [1:0] tmp_85_fu_1695_p1;
wire   [1:0] tmp_83_fu_1703_p1;
wire   [0:0] rev10_fu_1738_p2;
wire   [0:0] tmp_107_2_fu_1743_p2;
wire   [0:0] tmp_109_2_fu_1753_p2;
wire   [1:0] tmp_89_fu_1768_p1;
wire   [1:0] tmp_87_fu_1776_p1;
wire   [0:0] tmp_70_fu_1842_p2;
wire   [0:0] or_cond5_fu_1848_p2;
wire   [7:0] sel_tmp15_fu_1874_p3;
wire   [7:0] sel_tmp20_fu_1888_p3;
wire   [0:0] tmp_143_1_fu_1915_p2;
wire   [0:0] or_cond13_fu_1921_p2;
wire   [7:0] sel_tmp27_fu_1951_p3;
wire   [7:0] sel_tmp28_fu_1965_p3;
wire   [0:0] tmp_143_2_fu_1992_p2;
wire   [0:0] or_cond22_fu_1998_p2;
wire   [7:0] sel_tmp3_fu_2082_p3;
wire   [7:0] sel_tmp8_fu_2097_p3;
wire   [0:0] tmp_143_0_0_1_fu_2115_p2;
wire   [0:0] or_cond6_fu_2119_p2;
wire   [0:0] tmp_143_1_0_1_fu_2154_p2;
wire   [0:0] or_cond14_fu_2158_p2;
wire   [0:0] tmp_143_2_0_1_fu_2189_p2;
wire   [0:0] or_cond23_fu_2193_p2;
wire   [0:0] tmp_143_0_0_2_fu_2210_p2;
wire   [0:0] or_cond7_fu_2214_p2;
wire   [0:0] tmp_143_1_0_2_fu_2231_p2;
wire   [0:0] or_cond15_fu_2235_p2;
wire   [0:0] tmp_143_2_0_2_fu_2252_p2;
wire   [0:0] or_cond24_fu_2256_p2;
wire   [0:0] tmp_143_0_1_fu_2270_p2;
wire   [0:0] or_cond8_fu_2275_p2;
wire   [0:0] tmp_143_1_1_fu_2290_p2;
wire   [0:0] or_cond16_fu_2295_p2;
wire   [0:0] tmp_143_2_1_fu_2310_p2;
wire   [0:0] or_cond25_fu_2315_p2;
wire   [0:0] tmp_143_0_1_1_fu_2339_p2;
wire   [0:0] or_cond9_fu_2343_p2;
wire   [0:0] tmp_143_1_1_1_fu_2354_p2;
wire   [0:0] or_cond17_fu_2358_p2;
wire   [0:0] tmp_143_2_1_1_fu_2369_p2;
wire   [0:0] or_cond26_fu_2373_p2;
wire   [0:0] tmp_143_0_1_2_fu_2384_p2;
wire   [0:0] or_cond4_fu_2388_p2;
wire   [0:0] tmp_143_1_1_2_fu_2399_p2;
wire   [0:0] or_cond18_fu_2403_p2;
wire   [0:0] tmp_143_2_1_2_fu_2414_p2;
wire   [0:0] or_cond27_fu_2418_p2;
wire   [0:0] tmp_143_0_2_fu_2432_p2;
wire   [0:0] or_cond10_fu_2437_p2;
wire   [0:0] tmp_143_1_2_fu_2452_p2;
wire   [0:0] or_cond19_fu_2457_p2;
wire   [0:0] tmp_143_2_2_fu_2472_p2;
wire   [0:0] or_cond28_fu_2477_p2;
wire   [0:0] tmp_143_0_2_1_fu_2501_p2;
wire   [0:0] or_cond11_fu_2505_p2;
wire   [0:0] tmp_143_1_2_1_fu_2516_p2;
wire   [0:0] or_cond20_fu_2520_p2;
wire   [0:0] tmp_143_2_2_1_fu_2531_p2;
wire   [0:0] or_cond29_fu_2535_p2;
wire   [0:0] tmp_143_0_2_2_fu_2546_p2;
wire   [0:0] or_cond12_fu_2550_p2;
wire   [0:0] tmp_143_1_2_2_fu_2561_p2;
wire   [0:0] or_cond21_fu_2565_p2;
wire   [0:0] tmp_143_2_2_2_fu_2576_p2;
wire   [0:0] or_cond30_fu_2580_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_2398;
reg    ap_sig_bdd_2401;
reg    ap_sig_bdd_1778;
reg    ap_sig_bdd_2406;
reg    ap_sig_bdd_2408;
reg    ap_sig_bdd_2412;
reg    ap_sig_bdd_2414;
reg    ap_sig_bdd_2418;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st19_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_3_reg_3462 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_4_reg_3535 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_reg_3385 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it10 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it2 <= brmerge1_reg_3432;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it7 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it8 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_3432_pp0_it9 <= ap_reg_ppstg_brmerge1_reg_3432_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge_reg_3240_pp0_it1 <= brmerge_reg_3240;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge_reg_3240_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3240_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond2_reg_3363_pp0_it2 <= or_cond2_reg_3363;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2 <= or_cond3_1_reg_3436;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2 <= or_cond3_2_reg_3509;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond3_reg_3359_pp0_it2 <= or_cond3_reg_3359;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2 <= or_cond4_1_reg_3440;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2 <= or_cond4_2_reg_3513;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it5 <= src_kernel_win_0_val_0_0_load_reg_3736;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it4 <= src_kernel_win_0_val_0_1_5_reg_3658;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it5 <= src_kernel_win_0_val_1_0_load_reg_3742;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it4 <= src_kernel_win_0_val_1_1_5_reg_3665;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it5 <= src_kernel_win_1_val_0_0_load_reg_3754;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it8 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it9 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it4 <= src_kernel_win_1_val_0_1_5_reg_3672;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it8 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it5 <= src_kernel_win_1_val_1_0_load_reg_3760;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it4 <= src_kernel_win_1_val_1_1_5_reg_3679;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it5 <= src_kernel_win_2_val_0_0_load_reg_3772;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it8 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it9 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it4 <= src_kernel_win_2_val_0_1_5_reg_3686;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it8 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it5 <= src_kernel_win_2_val_1_0_load_reg_3778;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it4 <= src_kernel_win_2_val_1_1_5_reg_3693;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_57_reg_3390_pp0_it2 <= temp_57_reg_3390;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_58_reg_3396_pp0_it2 <= temp_58_reg_3396;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_59_reg_3473_pp0_it2 <= temp_59_reg_3473;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_60_reg_3540_pp0_it2 <= temp_60_reg_3540;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_61_reg_3546_pp0_it2 <= temp_61_reg_3546;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_temp_reg_3467_pp0_it2 <= temp_reg_3467;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1 <= tmp_100_1_reg_3289;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2 <= ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1 <= tmp_100_2_reg_3324;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2 <= ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 <= tmp_123_0_t_reg_3381;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 <= tmp_123_1_t_reg_3458;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 <= tmp_123_2_t_reg_3531;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 <= tmp_128_0_t_reg_3377;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 <= tmp_128_1_t_reg_3454;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 <= tmp_128_2_t_reg_3527;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_60_reg_3244_pp0_it1 <= tmp_60_reg_3244;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_60_reg_3244_pp0_it2 <= ap_reg_ppstg_tmp_60_reg_3244_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_77_reg_3211_pp0_it1 <= tmp_77_reg_3211;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_77_reg_3211_pp0_it2 <= ap_reg_ppstg_tmp_77_reg_3211_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it1 <= tmp_7_reg_3202;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it10 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_tmp_7_reg_3202_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_3202_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        brmerge1_reg_3432 <= brmerge1_fu_1661_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        brmerge_reg_3240 <= brmerge_fu_1470_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        cols_cast7_reg_2956[0] <= cols_cast7_fu_1060_p1[0];
        cols_cast7_reg_2956[1] <= cols_cast7_fu_1060_p1[1];
        cols_cast7_reg_2956[2] <= cols_cast7_fu_1060_p1[2];
        cols_cast7_reg_2956[3] <= cols_cast7_fu_1060_p1[3];
        cols_cast7_reg_2956[4] <= cols_cast7_fu_1060_p1[4];
        cols_cast7_reg_2956[5] <= cols_cast7_fu_1060_p1[5];
        cols_cast7_reg_2956[6] <= cols_cast7_fu_1060_p1[6];
        cols_cast7_reg_2956[7] <= cols_cast7_fu_1060_p1[7];
        cols_cast7_reg_2956[8] <= cols_cast7_fu_1060_p1[8];
        cols_cast7_reg_2956[9] <= cols_cast7_fu_1060_p1[9];
        cols_cast7_reg_2956[10] <= cols_cast7_fu_1060_p1[10];
        cols_cast7_reg_2956[11] <= cols_cast7_fu_1060_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        cols_cast8_reg_2976[0] <= cols_cast8_fu_1075_p1[0];
        cols_cast8_reg_2976[1] <= cols_cast8_fu_1075_p1[1];
        cols_cast8_reg_2976[2] <= cols_cast8_fu_1075_p1[2];
        cols_cast8_reg_2976[3] <= cols_cast8_fu_1075_p1[3];
        cols_cast8_reg_2976[4] <= cols_cast8_fu_1075_p1[4];
        cols_cast8_reg_2976[5] <= cols_cast8_fu_1075_p1[5];
        cols_cast8_reg_2976[6] <= cols_cast8_fu_1075_p1[6];
        cols_cast8_reg_2976[7] <= cols_cast8_fu_1075_p1[7];
        cols_cast8_reg_2976[8] <= cols_cast8_fu_1075_p1[8];
        cols_cast8_reg_2976[9] <= cols_cast8_fu_1075_p1[9];
        cols_cast8_reg_2976[10] <= cols_cast8_fu_1075_p1[10];
        cols_cast8_reg_2976[11] <= cols_cast8_fu_1075_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        heightloop_cast59_cast_reg_2949[0] <= heightloop_cast59_cast_fu_1056_p1[0];
        heightloop_cast59_cast_reg_2949[1] <= heightloop_cast59_cast_fu_1056_p1[1];
        heightloop_cast59_cast_reg_2949[2] <= heightloop_cast59_cast_fu_1056_p1[2];
        heightloop_cast59_cast_reg_2949[3] <= heightloop_cast59_cast_fu_1056_p1[3];
        heightloop_cast59_cast_reg_2949[4] <= heightloop_cast59_cast_fu_1056_p1[4];
        heightloop_cast59_cast_reg_2949[5] <= heightloop_cast59_cast_fu_1056_p1[5];
        heightloop_cast59_cast_reg_2949[6] <= heightloop_cast59_cast_fu_1056_p1[6];
        heightloop_cast59_cast_reg_2949[7] <= heightloop_cast59_cast_fu_1056_p1[7];
        heightloop_cast59_cast_reg_2949[8] <= heightloop_cast59_cast_fu_1056_p1[8];
        heightloop_cast59_cast_reg_2949[9] <= heightloop_cast59_cast_fu_1056_p1[9];
        heightloop_cast59_cast_reg_2949[10] <= heightloop_cast59_cast_fu_1056_p1[10];
        heightloop_cast59_cast_reg_2949[11] <= heightloop_cast59_cast_fu_1056_p1[11];
        heightloop_cast59_cast_reg_2949[12] <= heightloop_cast59_cast_fu_1056_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3088 <= i_V_fu_1161_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        icmp5_reg_3104 <= icmp5_fu_1198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_0_addr_4_reg_3273 <= tmp_62_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_1_addr_5_reg_3267 <= tmp_62_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_2_addr_4_reg_3253 <= tmp_62_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_0_addr_4_reg_3318 <= tmp_101_1_fu_1536_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_1_addr_5_reg_3312 <= tmp_101_1_fu_1536_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_2_addr_4_reg_3298 <= tmp_101_1_fu_1536_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_0_addr_4_reg_3353 <= tmp_101_2_fu_1567_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_1_addr_5_reg_3347 <= tmp_101_2_fu_1567_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_2_addr_4_reg_3333 <= tmp_101_2_fu_1567_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3189 <= locy_0_2_t_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond1_reg_3198 <= or_cond1_fu_1396_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1597_p2))) begin
        or_cond2_reg_3363 <= or_cond2_fu_1607_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond36_2_reg_3193 <= or_cond36_2_fu_1386_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_1_reg_3436 <= or_cond3_1_fu_1674_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_2_reg_3509 <= or_cond3_2_fu_1747_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_reg_3359 <= or_cond3_fu_1597_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_1674_p2))) begin
        or_cond4_1_reg_3440 <= or_cond4_1_fu_1684_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_1747_p2))) begin
        or_cond4_2_reg_3513 <= or_cond4_2_fu_1757_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_reg_3156 <= or_cond_fu_1345_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_730 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_1011_p2))) begin
        p_0202_rec_reg_730 <= p_rec2_fu_1017_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_1011_p2))) begin
        p_0206_rec_reg_741 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1023_p2))) begin
        p_0206_rec_reg_741 <= p_rec3_fu_1029_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1023_p2))) begin
        p_0210_rec_reg_752 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        p_0210_rec_reg_752 <= p_rec_fu_1041_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        ref_reg_2967 <= ref_fu_1069_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(ap_const_lv1_0 == or_cond4_1_reg_3440)))) begin
        reg_1000 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(ap_const_lv1_0 == or_cond4_2_reg_3513)))) begin
        reg_1006 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3359) & ~(ap_const_lv1_0 == or_cond2_reg_3363)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1)))) begin
        reg_984 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3359) & ~(ap_const_lv1_0 == or_cond2_reg_3363)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1)))) begin
        reg_990 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1)))) begin
        reg_996 <= k_buf_0_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        rev6_reg_3151 <= rev6_fu_1340_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_64_reg_3259) & (tmp_104_0_t_reg_3263 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_178 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_64_reg_3259) & (tmp_104_0_t_reg_3263 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_182 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_64_reg_3259) & ~(tmp_104_0_t_reg_3263 == ap_const_lv2_1) & ~(tmp_104_0_t_reg_3263 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_186 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_1_reg_3304) & (tmp_104_1_t_reg_3308 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_190 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_1_reg_3304) & (tmp_104_1_t_reg_3308 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_194 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_1_reg_3304) & ~(tmp_104_1_t_reg_3308 == ap_const_lv2_1) & ~(tmp_104_1_t_reg_3308 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_198 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_2_reg_3339) & (tmp_104_2_t_reg_3343 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_202 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_2_reg_3339) & (tmp_104_2_t_reg_3343 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_206 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_102_2_reg_3339) & ~(tmp_104_2_t_reg_3343 == ap_const_lv2_1) & ~(tmp_104_2_t_reg_3343 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_210 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        rows_cast_reg_2942[0] <= rows_cast_fu_1047_p1[0];
        rows_cast_reg_2942[1] <= rows_cast_fu_1047_p1[1];
        rows_cast_reg_2942[2] <= rows_cast_fu_1047_p1[2];
        rows_cast_reg_2942[3] <= rows_cast_fu_1047_p1[3];
        rows_cast_reg_2942[4] <= rows_cast_fu_1047_p1[4];
        rows_cast_reg_2942[5] <= rows_cast_fu_1047_p1[5];
        rows_cast_reg_2942[6] <= rows_cast_fu_1047_p1[6];
        rows_cast_reg_2942[7] <= rows_cast_fu_1047_p1[7];
        rows_cast_reg_2942[8] <= rows_cast_fu_1047_p1[8];
        rows_cast_reg_2942[9] <= rows_cast_fu_1047_p1[9];
        rows_cast_reg_2942[10] <= rows_cast_fu_1047_p1[10];
        rows_cast_reg_2942[11] <= rows_cast_fu_1047_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp4_reg_3168 <= sel_tmp4_fu_1357_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp7_reg_3175 <= sel_tmp7_fu_1367_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp9_reg_3182 <= sel_tmp9_fu_1371_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp_reg_3161 <= sel_tmp_fu_1353_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        slt4_reg_3248 <= slt4_fu_1479_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        slt5_reg_3293 <= slt5_fu_1531_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        slt6_reg_3328 <= slt6_fu_1562_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        slt_reg_3141 <= slt_fu_1330_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_11_fu_294 <= reg_984;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2))) begin
        src_kernel_win_0_val_0_0_11_fu_294 <= ap_reg_ppstg_temp_58_reg_3396_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it9))) begin
        src_kernel_win_0_val_0_0_20_reg_3880 <= src_kernel_win_0_val_0_0_20_fu_2555_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_9_fu_2089_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_996;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_226 <= ap_reg_ppstg_temp_58_reg_3396_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_11_fu_294;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_984;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_0_val_0_0_load_reg_3736 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_0_1_5_reg_3658 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it7))) begin
        src_kernel_win_0_val_0_1_6_reg_3844 <= src_kernel_win_0_val_0_1_6_fu_2442_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it8))) begin
        src_kernel_win_0_val_0_1_7_reg_3862 <= src_kernel_win_0_val_0_1_7_fu_2510_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7))) begin
        src_kernel_win_0_val_0_1_fu_230 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_10_fu_286 <= reg_990;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2))) begin
        src_kernel_win_0_val_1_0_10_fu_286 <= ap_reg_ppstg_temp_57_reg_3390_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it6))) begin
        src_kernel_win_0_val_1_0_19_reg_3826 <= src_kernel_win_0_val_1_0_19_fu_2393_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_1_fu_2104_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_984;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_238 <= ap_reg_ppstg_temp_57_reg_3390_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3381_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_10_fu_286;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3359_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3363_pp0_it2) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3377_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_990;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_0_val_1_0_load_reg_3742 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_1_1_5_reg_3665 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it4))) begin
        src_kernel_win_0_val_1_1_6_reg_3790 <= src_kernel_win_0_val_1_1_6_fu_2280_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it5))) begin
        src_kernel_win_0_val_1_1_7_reg_3808 <= src_kernel_win_0_val_1_1_7_fu_2348_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4))) begin
        src_kernel_win_0_val_1_1_fu_242 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_0_val_2_0_8_reg_3748 <= src_kernel_win_0_val_2_0_8_fu_2219_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= Toppixel_reg_3385;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3359) & ~(ap_const_lv1_0 == or_cond2_reg_3363) & ~(tmp_128_0_t_reg_3377 == ap_const_lv2_1) & ~(tmp_128_0_t_reg_3377 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3359) & ~(tmp_123_0_t_reg_3381 == ap_const_lv2_1) & ~(tmp_123_0_t_reg_3381 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_2_fu_186;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3359) & ~(ap_const_lv1_0 == or_cond2_reg_3363) & (tmp_128_0_t_reg_3377 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3359) & (tmp_123_0_t_reg_3381 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_0_fu_178;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3359) & ~(ap_const_lv1_0 == or_cond2_reg_3363) & (tmp_128_0_t_reg_3377 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_3244_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3359) & (tmp_123_0_t_reg_3381 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_1_fu_182;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_0_val_2_0_load_reg_3700 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_2_1_5_reg_3582 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == brmerge1_reg_3432))) begin
        src_kernel_win_0_val_2_1_6_reg_3600 <= src_kernel_win_0_val_2_1_6_fu_1853_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_0_val_2_1_7_reg_3706 <= src_kernel_win_0_val_2_1_7_fu_2124_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_11_fu_270 <= reg_1000;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2))) begin
        src_kernel_win_1_val_0_0_11_fu_270 <= ap_reg_ppstg_temp_59_reg_3473_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1))) begin
        src_kernel_win_1_val_0_0_14_reg_3611 <= k_buf_1_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it9))) begin
        src_kernel_win_1_val_0_0_20_reg_3885 <= src_kernel_win_1_val_0_0_20_fu_2570_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1))) begin
        src_kernel_win_1_val_0_0_9_reg_3616 <= src_kernel_win_1_val_0_0_9_fu_1881_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_9_reg_3616;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_14_reg_3611;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_262 <= ap_reg_ppstg_temp_59_reg_3473_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_11_fu_270;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= reg_1000;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_1_val_0_0_load_reg_3754 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_1_val_0_1_5_reg_3672 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it7))) begin
        src_kernel_win_1_val_0_1_6_reg_3850 <= src_kernel_win_1_val_0_1_6_fu_2462_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it8))) begin
        src_kernel_win_1_val_0_1_7_reg_3868 <= src_kernel_win_1_val_0_1_7_fu_2525_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7))) begin
        src_kernel_win_1_val_0_1_fu_266 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(ap_const_lv1_0 == or_cond4_1_reg_3440))) begin
        src_kernel_win_1_val_1_0_11_reg_3606 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it6))) begin
        src_kernel_win_1_val_1_0_13_reg_3832 <= src_kernel_win_1_val_1_0_13_fu_2408_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1))) begin
        src_kernel_win_1_val_1_0_1_reg_3621 <= src_kernel_win_1_val_1_0_1_fu_1895_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_7_fu_258 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1))) begin
        src_kernel_win_1_val_1_0_7_fu_258 <= temp_reg_3467;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_1_reg_3621;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_278 <= reg_1000;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_278 <= ap_reg_ppstg_temp_reg_3467_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3458_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_7_fu_258;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3436_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3440_pp0_it2) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3454_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_11_reg_3606;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_1_val_1_0_load_reg_3760 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_1_val_1_1_5_reg_3679 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it4))) begin
        src_kernel_win_1_val_1_1_6_reg_3796 <= src_kernel_win_1_val_1_1_6_fu_2300_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it5))) begin
        src_kernel_win_1_val_1_1_7_reg_3814 <= src_kernel_win_1_val_1_1_7_fu_2363_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4))) begin
        src_kernel_win_1_val_1_1_fu_282 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_1_val_2_0_8_reg_3766 <= src_kernel_win_1_val_2_0_8_fu_2240_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= Toppixel_3_reg_3462;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(ap_const_lv1_0 == or_cond4_1_reg_3440) & ~(tmp_128_1_t_reg_3454 == ap_const_lv2_1) & ~(tmp_128_1_t_reg_3454 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(tmp_123_1_t_reg_3458 == ap_const_lv2_1) & ~(tmp_123_1_t_reg_3458 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_2_fu_198;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(ap_const_lv1_0 == or_cond4_1_reg_3440) & (tmp_128_1_t_reg_3454 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3436) & (tmp_123_1_t_reg_3458 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_0_fu_190;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3436) & ~(ap_const_lv1_0 == or_cond4_1_reg_3440) & (tmp_128_1_t_reg_3454 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3289_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3436) & (tmp_123_1_t_reg_3458 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_1_fu_194;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_1_val_2_0_load_reg_3712 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_1_val_2_1_5_reg_3588 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == brmerge1_reg_3432))) begin
        src_kernel_win_1_val_2_1_6_reg_3626 <= src_kernel_win_1_val_2_1_6_fu_1926_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_1_val_2_1_7_reg_3718 <= src_kernel_win_1_val_2_1_7_fu_2163_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_11_fu_246 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1))) begin
        src_kernel_win_2_val_0_0_11_fu_246 <= temp_61_reg_3546;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1))) begin
        src_kernel_win_2_val_0_0_14_reg_3637 <= k_buf_2_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it9))) begin
        src_kernel_win_2_val_0_0_18_reg_3890 <= src_kernel_win_2_val_0_0_18_fu_2585_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1))) begin
        src_kernel_win_2_val_0_0_9_reg_3642 <= src_kernel_win_2_val_0_0_9_fu_1958_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_9_reg_3642;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_14_reg_3637;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_298 <= ap_reg_ppstg_temp_61_reg_3546_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_11_fu_246;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= reg_1006;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_2_val_0_0_load_reg_3772 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_2_val_0_1_5_reg_3686 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it7))) begin
        src_kernel_win_2_val_0_1_6_reg_3856 <= src_kernel_win_2_val_0_1_6_fu_2482_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it8))) begin
        src_kernel_win_2_val_0_1_7_reg_3874 <= src_kernel_win_2_val_0_1_7_fu_2540_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it7))) begin
        src_kernel_win_2_val_0_1_fu_302 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(ap_const_lv1_0 == or_cond4_2_reg_3513))) begin
        src_kernel_win_2_val_1_0_11_reg_3632 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it6))) begin
        src_kernel_win_2_val_1_0_13_reg_3838 <= src_kernel_win_2_val_1_0_13_fu_2423_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1))) begin
        src_kernel_win_2_val_1_0_1_reg_3647 <= src_kernel_win_2_val_1_0_1_fu_1972_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_7_fu_234 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1))) begin
        src_kernel_win_2_val_1_0_7_fu_234 <= temp_60_reg_3540;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (locy_0_2_t_reg_3189 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_1_reg_3647;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_314 <= reg_1006;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_314 <= ap_reg_ppstg_temp_60_reg_3540_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3531_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_7_fu_234;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3509_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3513_pp0_it2) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3527_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_11_reg_3632;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_2_val_1_0_load_reg_3778 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_2_val_1_1_5_reg_3693 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it4))) begin
        src_kernel_win_2_val_1_1_6_reg_3802 <= src_kernel_win_2_val_1_1_6_fu_2320_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it5))) begin
        src_kernel_win_2_val_1_1_7_reg_3820 <= src_kernel_win_2_val_1_1_7_fu_2378_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it4))) begin
        src_kernel_win_2_val_1_1_fu_318 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it3))) begin
        src_kernel_win_2_val_2_0_8_reg_3784 <= src_kernel_win_2_val_2_0_8_fu_2261_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (locy_0_2_t_reg_3189 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3189 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= Toppixel_4_reg_3535;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(ap_const_lv1_0 == or_cond4_2_reg_3513) & ~(tmp_128_2_t_reg_3527 == ap_const_lv2_1) & ~(tmp_128_2_t_reg_3527 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(tmp_123_2_t_reg_3531 == ap_const_lv2_1) & ~(tmp_123_2_t_reg_3531 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_2_fu_210;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(ap_const_lv1_0 == or_cond4_2_reg_3513) & (tmp_128_2_t_reg_3527 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3509) & (tmp_123_2_t_reg_3531 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_0_fu_202;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3509) & ~(ap_const_lv1_0 == or_cond4_2_reg_3513) & (tmp_128_2_t_reg_3527 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3240_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3211_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3509) & (tmp_123_2_t_reg_3531 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_2_val_2_0_load_reg_3724 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_2_val_2_1_5_reg_3594 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1) & (ap_const_lv1_0 == brmerge1_reg_3432))) begin
        src_kernel_win_2_val_2_1_6_reg_3652 <= src_kernel_win_2_val_2_1_6_fu_2003_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it2))) begin
        src_kernel_win_2_val_2_1_7_reg_3730 <= src_kernel_win_2_val_2_1_7_fu_2198_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it1))) begin
        src_kernel_win_2_val_2_1_fu_306 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        t_V_2_reg_774 <= j_V_fu_1410_p2;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_2_reg_774 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st19_fsm_7 == ap_CS_fsm)) begin
        t_V_reg_763 <= i_V_reg_3088;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        t_V_reg_763 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_57_reg_3390 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_58_reg_3396 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_59_reg_3473 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_60_reg_3540 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_61_reg_3546 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_reg_3467 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        tmp43_reg_3279 <= tmp43_fu_1516_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        tmp44_reg_3284 <= tmp44_fu_1521_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_100_1_reg_3289 <= tmp_100_1_fu_1526_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_100_2_reg_3324 <= tmp_100_2_fu_1557_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        tmp_102_1_reg_3304 <= tmp_102_1_fu_1543_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        tmp_102_2_reg_3339 <= tmp_102_2_fu_1574_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2) & (ap_const_lv1_0 == tmp_64_fu_1491_p2))) begin
        tmp_104_0_t_reg_3263 <= tmp_104_0_t_fu_1500_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2) & (ap_const_lv1_0 == tmp_102_1_fu_1543_p2))) begin
        tmp_104_1_t_reg_3308 <= tmp_104_1_t_fu_1552_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2) & (ap_const_lv1_0 == tmp_102_2_fu_1574_p2))) begin
        tmp_104_2_t_reg_3343 <= tmp_104_2_t_fu_1583_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_fu_1597_p2))) begin
        tmp_123_0_t_reg_3381 <= tmp_123_0_t_fu_1629_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_1_fu_1674_p2))) begin
        tmp_123_1_t_reg_3458 <= tmp_123_1_t_fu_1706_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_2_fu_1747_p2))) begin
        tmp_123_2_t_reg_3531 <= tmp_123_2_t_fu_1779_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1597_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1607_p2))) begin
        tmp_128_0_t_reg_3377 <= tmp_128_0_t_fu_1621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1684_p2))) begin
        tmp_128_1_t_reg_3454 <= tmp_128_1_t_fu_1698_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1757_p2))) begin
        tmp_128_2_t_reg_3527 <= tmp_128_2_t_fu_1771_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_0_1_not_reg_3016 <= tmp_142_2_0_1_not_fu_1102_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_0_2_not_reg_3023 <= tmp_142_2_0_2_not_fu_1107_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_0_not_reg_3030 <= tmp_142_2_1_0_not_fu_1112_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_1_not_reg_3037 <= tmp_142_2_1_1_not_fu_1117_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_2_not_reg_3044 <= tmp_142_2_1_2_not_fu_1122_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_0_not_reg_3051 <= tmp_142_2_2_0_not_fu_1127_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_1_not_reg_3058 <= tmp_142_2_2_1_not_fu_1132_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_2_not_reg_3065 <= tmp_142_2_2_2_not_fu_1137_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_reg_3009 <= tmp_142_2_fu_1097_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_49_reg_3072 <= tmp_49_fu_1142_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_52_reg_3110 <= tmp_52_fu_1237_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_55_reg_3136 <= tmp_55_fu_1324_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_59_reg_3004 <= tmp_59_fu_1093_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_5_reg_2997 <= tmp_5_fu_1087_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_60_reg_3244 <= tmp_60_fu_1474_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_63_reg_3119 <= tmp_63_fu_1244_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        tmp_64_reg_3259 <= tmp_64_fu_1491_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_72_reg_3125 <= tmp_72_fu_1282_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_76_reg_3131 <= tmp_76_fu_1320_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        tmp_77_reg_3211 <= ImagLoc_x_fu_1432_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        tmp_7_reg_3202 <= tmp_7_fu_1405_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_87_not_reg_3098 <= tmp_87_not_fu_1182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        tmp_93_2_reg_3146 <= tmp_93_2_fu_1335_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_s_reg_2986 <= tmp_s_fu_1078_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        ult_reg_3093 <= ult_fu_1167_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        widthloop_reg_2961 <= widthloop_fu_1063_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2))) begin
        x_reg_3215 <= x_fu_1462_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_6_fu_1156_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_6_fu_1156_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1156_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_6_fu_1156_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_0_val_0_addr_4_reg_3273 or tmp_65_fu_1649_p1 or tmp_58_fu_1655_p1 or ap_sig_bdd_2398 or ap_sig_bdd_2401 or ap_sig_bdd_1778)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2401) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_4_reg_3273;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_0_val_0_address1 = tmp_58_fu_1655_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_0_val_0_address1 = tmp_65_fu_1649_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_58_fu_1655_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_58_fu_1655_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_60_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_0_val_1_addr_5_reg_3267 or tmp_69_fu_1613_p1 or tmp_65_fu_1649_p1 or tmp_58_fu_1655_p1 or ap_sig_bdd_2398 or ap_sig_bdd_2401 or ap_sig_bdd_1778 or ap_sig_bdd_2406)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2401) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_5_reg_3267;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_0_val_1_address1 = tmp_58_fu_1655_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_0_val_1_address1 = tmp_65_fu_1649_p1;
        end else if (ap_sig_bdd_2406) begin
            k_buf_0_val_1_address1 = tmp_69_fu_1613_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_58_fu_1655_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_58_fu_1655_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_60_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_fu_1597_p2 or or_cond2_fu_1607_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1597_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1607_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_0_val_2_addr_4_reg_3253 or tmp_69_fu_1613_p1 or tmp_65_fu_1649_p1 or tmp_58_fu_1655_p1 or ap_sig_bdd_2398 or ap_sig_bdd_2401 or ap_sig_bdd_1778 or ap_sig_bdd_2406)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2401) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_4_reg_3253;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_0_val_2_address1 = tmp_58_fu_1655_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_0_val_2_address1 = tmp_65_fu_1649_p1;
        end else if (ap_sig_bdd_2406) begin
            k_buf_0_val_2_address1 = tmp_69_fu_1613_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_58_fu_1655_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_58_fu_1655_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_60_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_60_fu_1474_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_fu_1597_p2 or or_cond2_fu_1607_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1597_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1607_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_1_val_0_addr_4_reg_3318 or tmp_106_1_fu_1726_p1 or tmp_94_1_fu_1732_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2408)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2408) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_4_reg_3318;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_1_val_0_address1 = tmp_94_1_fu_1732_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_0_address1 = tmp_106_1_fu_1726_p1;
        end else begin
            k_buf_1_val_0_address1 = tmp_94_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_94_1_fu_1732_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1526_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_1_val_1_addr_5_reg_3312 or tmp_114_1_fu_1690_p1 or tmp_106_1_fu_1726_p1 or tmp_94_1_fu_1732_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2408 or ap_sig_bdd_2412)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2408) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_5_reg_3312;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_1_val_1_address1 = tmp_94_1_fu_1732_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_1_address1 = tmp_106_1_fu_1726_p1;
        end else if (ap_sig_bdd_2412) begin
            k_buf_1_val_1_address1 = tmp_114_1_fu_1690_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_94_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_94_1_fu_1732_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1526_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_1_fu_1674_p2 or or_cond4_1_fu_1684_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1684_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_1_val_2_addr_4_reg_3298 or tmp_114_1_fu_1690_p1 or tmp_106_1_fu_1726_p1 or tmp_94_1_fu_1732_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2408 or ap_sig_bdd_2412)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2408) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_4_reg_3298;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_1_val_2_address1 = tmp_94_1_fu_1732_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_2_address1 = tmp_106_1_fu_1726_p1;
        end else if (ap_sig_bdd_2412) begin
            k_buf_1_val_2_address1 = tmp_114_1_fu_1690_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_94_1_fu_1732_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_94_1_fu_1732_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1526_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1526_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_1_fu_1674_p2 or or_cond4_1_fu_1684_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1684_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_2_val_0_addr_4_reg_3353 or tmp_106_2_fu_1799_p1 or tmp_94_2_fu_1805_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2414)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2414) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_4_reg_3353;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_2_val_0_address1 = tmp_94_2_fu_1805_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_2_val_0_address1 = tmp_106_2_fu_1799_p1;
        end else begin
            k_buf_2_val_0_address1 = tmp_94_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_94_2_fu_1805_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1557_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_2_val_1_addr_5_reg_3347 or tmp_114_2_fu_1763_p1 or tmp_106_2_fu_1799_p1 or tmp_94_2_fu_1805_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2414 or ap_sig_bdd_2418)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2414) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_5_reg_3347;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_2_val_1_address1 = tmp_94_2_fu_1805_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_2_val_1_address1 = tmp_106_2_fu_1799_p1;
        end else if (ap_sig_bdd_2418) begin
            k_buf_2_val_1_address1 = tmp_114_2_fu_1763_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_94_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_94_2_fu_1805_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1557_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_2_fu_1747_p2 or or_cond4_2_fu_1757_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1757_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (brmerge_reg_3240 or k_buf_2_val_2_addr_4_reg_3333 or tmp_114_2_fu_1763_p1 or tmp_106_2_fu_1799_p1 or tmp_94_2_fu_1805_p1 or ap_sig_bdd_2398 or ap_sig_bdd_1778 or ap_sig_bdd_2414 or ap_sig_bdd_2418)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2414) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_4_reg_3333;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3240)) begin
            k_buf_2_val_2_address1 = tmp_94_2_fu_1805_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_2_val_2_address1 = tmp_106_2_fu_1799_p1;
        end else if (ap_sig_bdd_2418) begin
            k_buf_2_val_2_address1 = tmp_114_2_fu_1763_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_94_2_fu_1805_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_94_2_fu_1805_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3198 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_7_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1557_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_7_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1557_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond3_2_fu_1747_p2 or or_cond4_2_fu_1757_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_77_reg_3211)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3240)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1757_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_3202_pp0_it10 or ap_reg_ppstg_brmerge1_reg_3432_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_3202_pp0_it10 or ap_reg_ppstg_brmerge1_reg_3432_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_3202_pp0_it10 or ap_reg_ppstg_brmerge1_reg_3432_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or exitcond7_fu_1035_p2 or tmp_6_fu_1156_p2 or exitcond9_fu_1011_p2 or exitcond8_fu_1023_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_1011_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_1023_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_1035_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_6_fu_1156_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_st19_fsm_7 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast1_fu_1438_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign ImagLoc_x_fu_1432_p2 = (tmp_72_cast1_fu_1401_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_3_fu_1248_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_4_fu_1286_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_1172_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_102 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_7_reg_3202 or brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or tmp_100_1_reg_3289 or tmp_100_2_reg_3324)
begin
    ap_sig_bdd_102 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244)) | (~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289)) | (~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324)));
end

/// ap_sig_bdd_137 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_7_reg_3202_pp0_it10 or ap_reg_ppstg_brmerge1_reg_3432_pp0_it10)
begin
    ap_sig_bdd_137 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3202_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3432_pp0_it10) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_1778 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3202 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_1778 = ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_7_reg_3202 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_2398 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211)
begin
    ap_sig_bdd_2398 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & ~(ap_const_lv1_0 == tmp_77_reg_3211));
end

/// ap_sig_bdd_2401 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244)
begin
    ap_sig_bdd_2401 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_60_reg_3244));
end

/// ap_sig_bdd_2406 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_60_reg_3244 or or_cond3_fu_1597_p2 or or_cond2_fu_1607_p2)
begin
    ap_sig_bdd_2406 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_60_reg_3244) & (ap_const_lv1_0 == or_cond3_fu_1597_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1607_p2));
end

/// ap_sig_bdd_2408 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289)
begin
    ap_sig_bdd_2408 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_1_reg_3289));
end

/// ap_sig_bdd_2412 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_1_reg_3289 or or_cond3_1_fu_1674_p2 or or_cond4_1_fu_1684_p2)
begin
    ap_sig_bdd_2412 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_1_reg_3289) & (ap_const_lv1_0 == or_cond3_1_fu_1674_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1684_p2));
end

/// ap_sig_bdd_2414 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324)
begin
    ap_sig_bdd_2414 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & ~(ap_const_lv1_0 == tmp_100_2_reg_3324));
end

/// ap_sig_bdd_2418 assign process. ///
always @ (brmerge_reg_3240 or or_cond1_reg_3198 or tmp_77_reg_3211 or tmp_100_2_reg_3324 or or_cond3_2_fu_1747_p2 or or_cond4_2_fu_1757_p2)
begin
    ap_sig_bdd_2418 = ((ap_const_lv1_0 == brmerge_reg_3240) & (ap_const_lv1_0 == or_cond1_reg_3198) & (ap_const_lv1_0 == tmp_77_reg_3211) & (ap_const_lv1_0 == tmp_100_2_reg_3324) & (ap_const_lv1_0 == or_cond3_2_fu_1747_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1757_p2));
end
assign brmerge1_fu_1661_p2 = (tmp44_reg_3284 | tmp43_reg_3279);
assign brmerge38_2_fu_1391_p2 = (icmp5_reg_3104 | rev_fu_1381_p2);
assign brmerge_fu_1470_p2 = (or_cond_reg_3156 | or_cond36_2_reg_3193);
assign cols_cast7_fu_1060_p1 = $unsigned(cols);
assign cols_cast8_fu_1075_p1 = $unsigned(cols);
assign exitcond7_fu_1035_p2 = (p_0210_rec_reg_752 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_1023_p2 = (p_0206_rec_reg_741 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_1011_p2 = (p_0202_rec_reg_730 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast59_cast_fu_1056_p1 = $unsigned(heightloop_fu_1050_p2);
assign heightloop_fu_1050_p2 = (rows_cast_fu_1047_p1 + ap_const_lv13_5);
assign i_V_fu_1161_p2 = (t_V_reg_763 + ap_const_lv12_1);
assign icmp5_fu_1198_p2 = ($signed(tr5_fu_1188_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_1426_p2 = (tr_fu_1416_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1410_p2 = (t_V_2_reg_774 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_62_fu_1484_p1;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_62_fu_1484_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_62_fu_1484_p1;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_101_1_fu_1536_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_101_1_fu_1536_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_101_1_fu_1536_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_101_2_fu_1567_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_101_2_fu_1567_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_101_2_fu_1567_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1349_p2 = (tmp_52_reg_3110 - tmp_63_reg_3119);
assign locy_0_1_t_fu_1363_p2 = (tmp_52_reg_3110 - tmp_72_reg_3125);
assign locy_0_2_t_fu_1377_p2 = (tmp_52_reg_3110 - tmp_76_reg_3131);
assign or_cond10_fu_2437_p2 = (tmp_142_2_2_0_not_reg_3051 & tmp_143_0_2_fu_2432_p2);
assign or_cond11_fu_2505_p2 = (tmp_142_2_2_1_not_reg_3058 & tmp_143_0_2_1_fu_2501_p2);
assign or_cond12_fu_2550_p2 = (tmp_142_2_2_2_not_reg_3065 & tmp_143_0_2_2_fu_2546_p2);
assign or_cond13_fu_1921_p2 = (tmp_142_2_reg_3009 | tmp_143_1_fu_1915_p2);
assign or_cond14_fu_2158_p2 = (tmp_142_2_0_1_not_reg_3016 & tmp_143_1_0_1_fu_2154_p2);
assign or_cond15_fu_2235_p2 = (tmp_142_2_0_2_not_reg_3023 & tmp_143_1_0_2_fu_2231_p2);
assign or_cond16_fu_2295_p2 = (tmp_142_2_1_0_not_reg_3030 & tmp_143_1_1_fu_2290_p2);
assign or_cond17_fu_2358_p2 = (tmp_142_2_1_1_not_reg_3037 & tmp_143_1_1_1_fu_2354_p2);
assign or_cond18_fu_2403_p2 = (tmp_142_2_1_2_not_reg_3044 & tmp_143_1_1_2_fu_2399_p2);
assign or_cond19_fu_2457_p2 = (tmp_142_2_2_0_not_reg_3051 & tmp_143_1_2_fu_2452_p2);
assign or_cond1_fu_1396_p2 = (brmerge38_2_fu_1391_p2 & tmp_87_not_reg_3098);
assign or_cond20_fu_2520_p2 = (tmp_142_2_2_1_not_reg_3058 & tmp_143_1_2_1_fu_2516_p2);
assign or_cond21_fu_2565_p2 = (tmp_142_2_2_2_not_reg_3065 & tmp_143_1_2_2_fu_2561_p2);
assign or_cond22_fu_1998_p2 = (tmp_142_2_reg_3009 | tmp_143_2_fu_1992_p2);
assign or_cond23_fu_2193_p2 = (tmp_142_2_0_1_not_reg_3016 & tmp_143_2_0_1_fu_2189_p2);
assign or_cond24_fu_2256_p2 = (tmp_142_2_0_2_not_reg_3023 & tmp_143_2_0_2_fu_2252_p2);
assign or_cond25_fu_2315_p2 = (tmp_142_2_1_0_not_reg_3030 & tmp_143_2_1_fu_2310_p2);
assign or_cond26_fu_2373_p2 = (tmp_142_2_1_1_not_reg_3037 & tmp_143_2_1_1_fu_2369_p2);
assign or_cond27_fu_2418_p2 = (tmp_142_2_1_2_not_reg_3044 & tmp_143_2_1_2_fu_2414_p2);
assign or_cond28_fu_2477_p2 = (tmp_142_2_2_0_not_reg_3051 & tmp_143_2_2_fu_2472_p2);
assign or_cond29_fu_2535_p2 = (tmp_142_2_2_1_not_reg_3058 & tmp_143_2_2_1_fu_2531_p2);
assign or_cond2_fu_1607_p2 = (rev7_fu_1588_p2 & tmp_67_fu_1603_p2);
assign or_cond30_fu_2580_p2 = (tmp_142_2_2_2_not_reg_3065 & tmp_143_2_2_2_fu_2576_p2);
assign or_cond36_2_fu_1386_p2 = (tmp_93_2_reg_3146 & rev_fu_1381_p2);
assign or_cond3_1_fu_1674_p2 = (rev9_fu_1665_p2 & tmp_107_1_fu_1670_p2);
assign or_cond3_2_fu_1747_p2 = (rev10_fu_1738_p2 & tmp_107_2_fu_1743_p2);
assign or_cond3_fu_1597_p2 = (rev7_fu_1588_p2 & tmp_66_fu_1593_p2);
assign or_cond4_1_fu_1684_p2 = (rev9_fu_1665_p2 & tmp_109_1_fu_1680_p2);
assign or_cond4_2_fu_1757_p2 = (rev10_fu_1738_p2 & tmp_109_2_fu_1753_p2);
assign or_cond4_fu_2388_p2 = (tmp_142_2_1_2_not_reg_3044 & tmp_143_0_1_2_fu_2384_p2);
assign or_cond5_fu_1848_p2 = (tmp_142_2_reg_3009 | tmp_70_fu_1842_p2);
assign or_cond6_fu_2119_p2 = (tmp_142_2_0_1_not_reg_3016 & tmp_143_0_0_1_fu_2115_p2);
assign or_cond7_fu_2214_p2 = (tmp_142_2_0_2_not_reg_3023 & tmp_143_0_0_2_fu_2210_p2);
assign or_cond8_fu_2275_p2 = (tmp_142_2_1_0_not_reg_3030 & tmp_143_0_1_fu_2270_p2);
assign or_cond9_fu_2343_p2 = (tmp_142_2_1_1_not_reg_3037 & tmp_143_0_1_1_fu_2339_p2);
assign or_cond_fu_1345_p2 = (icmp5_reg_3104 & tmp_87_not_reg_3098);
assign p_assign_12_fu_1267_p3 = ((tmp_68_fu_1259_p3)? ap_const_lv13_0: ref_reg_2967);
assign p_assign_13_fu_1305_p3 = ((tmp_74_fu_1297_p3)? ap_const_lv13_0: ref_reg_2967);
assign p_assign_1_fu_1455_p3 = ((tmp_77_fu_1447_p3)? ap_const_lv13_0: tmp_s_reg_2986);
assign p_assign_s_fu_1222_p3 = ((tmp_61_fu_1214_p3)? ap_const_lv13_0: ref_reg_2967);
assign p_dst_data_stream_0_V_din = src_kernel_win_0_val_0_0_20_reg_3880;
assign p_dst_data_stream_1_V_din = src_kernel_win_1_val_0_0_20_reg_3885;
assign p_dst_data_stream_2_V_din = src_kernel_win_2_val_0_0_18_reg_3890;
assign p_rec2_fu_1017_p2 = (p_0202_rec_reg_730 + ap_const_lv2_1);
assign p_rec3_fu_1029_p2 = (p_0206_rec_reg_741 + ap_const_lv2_1);
assign p_rec_fu_1041_p2 = (p_0210_rec_reg_752 + ap_const_lv2_1);
assign ref_fu_1069_p2 = (rows_cast_fu_1047_p1 + ap_const_lv13_1FFF);
assign rev10_fu_1738_p2 = (slt6_reg_3328 ^ ap_const_lv1_1);
assign rev6_fu_1340_p2 = (ult_reg_3093 ^ ap_const_lv1_1);
assign rev7_fu_1588_p2 = (slt4_reg_3248 ^ ap_const_lv1_1);
assign rev8_fu_1510_p2 = (ult2_fu_1505_p2 ^ ap_const_lv1_1);
assign rev9_fu_1665_p2 = (slt5_reg_3293 ^ ap_const_lv1_1);
assign rev_fu_1381_p2 = (slt_reg_3141 ^ ap_const_lv1_1);
assign rows_cast_fu_1047_p1 = $unsigned(rows);
assign sel_tmp15_fu_1874_p3 = ((sel_tmp_reg_3161)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp20_fu_1888_p3 = ((sel_tmp7_reg_3175)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp27_fu_1951_p3 = ((sel_tmp_reg_3161)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp28_fu_1965_p3 = ((sel_tmp7_reg_3175)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp3_fu_2082_p3 = ((sel_tmp_reg_3161)? reg_996: reg_990);
assign sel_tmp4_fu_1357_p2 = (locy_0_0_t_fu_1349_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1367_p2 = (tmp_52_reg_3110 == tmp_72_reg_3125? 1'b1: 1'b0);
assign sel_tmp8_fu_2097_p3 = ((sel_tmp7_reg_3175)? reg_996: reg_990);
assign sel_tmp9_fu_1371_p2 = (locy_0_1_t_fu_1363_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_1353_p2 = (tmp_52_reg_3110 == tmp_63_reg_3119? 1'b1: 1'b0);
assign slt4_fu_1479_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt4_fu_1479_p2 = ($signed(slt4_fu_1479_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign slt5_fu_1531_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt5_fu_1531_p2 = ($signed(slt5_fu_1531_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign slt6_fu_1562_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt6_fu_1562_p2 = ($signed(slt6_fu_1562_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign slt_fu_1330_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(ref_reg_2967)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_20_fu_2555_p3 = ((or_cond12_fu_2550_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it9: src_kernel_win_0_val_0_1_7_reg_3862);
assign src_kernel_win_0_val_0_0_9_fu_2089_p3 = ((sel_tmp4_reg_3168)? reg_984: sel_tmp3_fu_2082_p3);
assign src_kernel_win_0_val_0_1_6_fu_2442_p3 = ((or_cond10_fu_2437_p2)? src_kernel_win_0_val_0_1_fu_230: src_kernel_win_0_val_1_0_19_reg_3826);
assign src_kernel_win_0_val_0_1_7_fu_2510_p3 = ((or_cond11_fu_2505_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it8: src_kernel_win_0_val_0_1_6_reg_3844);
assign src_kernel_win_0_val_1_0_19_fu_2393_p3 = ((or_cond4_fu_2388_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it6: src_kernel_win_0_val_1_1_7_reg_3808);
assign src_kernel_win_0_val_1_0_1_fu_2104_p3 = ((sel_tmp9_reg_3182)? reg_984: sel_tmp8_fu_2097_p3);
assign src_kernel_win_0_val_1_1_6_fu_2280_p3 = ((or_cond8_fu_2275_p2)? src_kernel_win_0_val_1_1_fu_242: src_kernel_win_0_val_2_0_8_reg_3748);
assign src_kernel_win_0_val_1_1_7_fu_2348_p3 = ((or_cond9_fu_2343_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it5: src_kernel_win_0_val_1_1_6_reg_3790);
assign src_kernel_win_0_val_2_0_8_fu_2219_p3 = ((or_cond7_fu_2214_p2)? src_kernel_win_0_val_2_0_load_reg_3700: src_kernel_win_0_val_2_1_7_reg_3706);
assign src_kernel_win_0_val_2_1_6_fu_1853_p3 = ((or_cond5_fu_1848_p2)? ap_const_lv8_FF: src_kernel_win_0_val_2_1_fu_254);
assign src_kernel_win_0_val_2_1_7_fu_2124_p3 = ((or_cond6_fu_2119_p2)? src_kernel_win_0_val_2_1_5_reg_3582: src_kernel_win_0_val_2_1_6_reg_3600);
assign src_kernel_win_1_val_0_0_20_fu_2570_p3 = ((or_cond21_fu_2565_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it9: src_kernel_win_1_val_0_1_7_reg_3868);
assign src_kernel_win_1_val_0_0_9_fu_1881_p3 = ((sel_tmp4_reg_3168)? k_buf_1_val_1_q1: sel_tmp15_fu_1874_p3);
assign src_kernel_win_1_val_0_1_6_fu_2462_p3 = ((or_cond19_fu_2457_p2)? src_kernel_win_1_val_0_1_fu_266: src_kernel_win_1_val_1_0_13_reg_3832);
assign src_kernel_win_1_val_0_1_7_fu_2525_p3 = ((or_cond20_fu_2520_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it8: src_kernel_win_1_val_0_1_6_reg_3850);
assign src_kernel_win_1_val_1_0_13_fu_2408_p3 = ((or_cond18_fu_2403_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it6: src_kernel_win_1_val_1_1_7_reg_3814);
assign src_kernel_win_1_val_1_0_1_fu_1895_p3 = ((sel_tmp9_reg_3182)? k_buf_1_val_1_q1: sel_tmp20_fu_1888_p3);
assign src_kernel_win_1_val_1_1_6_fu_2300_p3 = ((or_cond16_fu_2295_p2)? src_kernel_win_1_val_1_1_fu_282: src_kernel_win_1_val_2_0_8_reg_3766);
assign src_kernel_win_1_val_1_1_7_fu_2363_p3 = ((or_cond17_fu_2358_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it5: src_kernel_win_1_val_1_1_6_reg_3796);
assign src_kernel_win_1_val_2_0_8_fu_2240_p3 = ((or_cond15_fu_2235_p2)? src_kernel_win_1_val_2_0_load_reg_3712: src_kernel_win_1_val_2_1_7_reg_3718);
assign src_kernel_win_1_val_2_1_6_fu_1926_p3 = ((or_cond13_fu_1921_p2)? ap_const_lv8_FF: src_kernel_win_1_val_2_1_fu_290);
assign src_kernel_win_1_val_2_1_7_fu_2163_p3 = ((or_cond14_fu_2158_p2)? src_kernel_win_1_val_2_1_5_reg_3588: src_kernel_win_1_val_2_1_6_reg_3626);
assign src_kernel_win_2_val_0_0_18_fu_2585_p3 = ((or_cond30_fu_2580_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it9: src_kernel_win_2_val_0_1_7_reg_3874);
assign src_kernel_win_2_val_0_0_9_fu_1958_p3 = ((sel_tmp4_reg_3168)? k_buf_2_val_1_q1: sel_tmp27_fu_1951_p3);
assign src_kernel_win_2_val_0_1_6_fu_2482_p3 = ((or_cond28_fu_2477_p2)? src_kernel_win_2_val_0_1_fu_302: src_kernel_win_2_val_1_0_13_reg_3838);
assign src_kernel_win_2_val_0_1_7_fu_2540_p3 = ((or_cond29_fu_2535_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it8: src_kernel_win_2_val_0_1_6_reg_3856);
assign src_kernel_win_2_val_1_0_13_fu_2423_p3 = ((or_cond27_fu_2418_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it6: src_kernel_win_2_val_1_1_7_reg_3820);
assign src_kernel_win_2_val_1_0_1_fu_1972_p3 = ((sel_tmp9_reg_3182)? k_buf_2_val_1_q1: sel_tmp28_fu_1965_p3);
assign src_kernel_win_2_val_1_1_6_fu_2320_p3 = ((or_cond25_fu_2315_p2)? src_kernel_win_2_val_1_1_fu_318: src_kernel_win_2_val_2_0_8_reg_3784);
assign src_kernel_win_2_val_1_1_7_fu_2378_p3 = ((or_cond26_fu_2373_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it5: src_kernel_win_2_val_1_1_6_reg_3802);
assign src_kernel_win_2_val_2_0_8_fu_2261_p3 = ((or_cond24_fu_2256_p2)? src_kernel_win_2_val_2_0_load_reg_3724: src_kernel_win_2_val_2_1_7_reg_3730);
assign src_kernel_win_2_val_2_1_6_fu_2003_p3 = ((or_cond22_fu_1998_p2)? ap_const_lv8_FF: src_kernel_win_2_val_2_1_fu_306);
assign src_kernel_win_2_val_2_1_7_fu_2198_p3 = ((or_cond23_fu_2193_p2)? src_kernel_win_2_val_2_1_5_reg_3594: src_kernel_win_2_val_2_1_6_reg_3652);
assign tmp19_cast1_fu_1148_p1 = $unsigned(t_V_reg_763);
assign tmp19_cast_fu_1152_p1 = $unsigned(t_V_reg_763);
assign tmp43_fu_1516_p2 = (icmp_fu_1426_p2 | tmp_55_reg_3136);
assign tmp44_fu_1521_p2 = (rev6_reg_3151 | rev8_fu_1510_p2);
assign tmp_100_1_fu_1526_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_100_1_fu_1526_p2 = ($signed(tmp_100_1_fu_1526_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign tmp_100_2_fu_1557_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_100_2_fu_1557_p2 = ($signed(tmp_100_2_fu_1557_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign tmp_101_1_fu_1536_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_101_2_fu_1567_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_102_1_fu_1543_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_5_reg_2997)? 1'b1: 1'b0);
assign tmp_102_2_fu_1574_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_5_reg_2997)? 1'b1: 1'b0);
assign tmp_104_0_t_fu_1500_p2 = (tmp_78_fu_1496_p1 + tmp_49_reg_3072);
assign tmp_104_1_t_fu_1552_p2 = (tmp_82_fu_1548_p1 + tmp_49_reg_3072);
assign tmp_104_2_t_fu_1583_p2 = (tmp_86_fu_1579_p1 + tmp_49_reg_3072);
assign tmp_106_1_fu_1726_p1 = $signed(x_reg_3215);
assign tmp_106_2_fu_1799_p1 = $signed(x_reg_3215);
assign tmp_107_1_fu_1670_p2 = (tmp_s_reg_2986 == x_reg_3215? 1'b1: 1'b0);
assign tmp_107_2_fu_1743_p2 = (tmp_s_reg_2986 == x_reg_3215? 1'b1: 1'b0);
assign tmp_109_1_fu_1680_p2 = ($signed(tmp_s_reg_2986) > $signed(x_reg_3215)? 1'b1: 1'b0);
assign tmp_109_2_fu_1753_p2 = ($signed(tmp_s_reg_2986) > $signed(x_reg_3215)? 1'b1: 1'b0);
assign tmp_114_1_fu_1690_p1 = $signed(x_reg_3215);
assign tmp_114_2_fu_1763_p1 = $signed(x_reg_3215);
assign tmp_123_0_t_fu_1629_p2 = (tmp_79_fu_1626_p1 + tmp_49_reg_3072);
assign tmp_123_1_t_fu_1706_p2 = (tmp_83_fu_1703_p1 + tmp_49_reg_3072);
assign tmp_123_2_t_fu_1779_p2 = (tmp_87_fu_1776_p1 + tmp_49_reg_3072);
assign tmp_128_0_t_fu_1621_p2 = (tmp_81_fu_1618_p1 + tmp_49_reg_3072);
assign tmp_128_1_t_fu_1698_p2 = (tmp_85_fu_1695_p1 + tmp_49_reg_3072);
assign tmp_128_2_t_fu_1771_p2 = (tmp_89_fu_1768_p1 + tmp_49_reg_3072);
assign tmp_132_0_1_v_fu_1274_p3 = ((tmp_99_0_1_fu_1254_p2)? ImagLoc_y_3_fu_1248_p2: p_assign_12_fu_1267_p3);
assign tmp_132_0_2_v_fu_1312_p3 = ((tmp_99_0_2_fu_1292_p2)? ImagLoc_y_4_fu_1286_p2: p_assign_13_fu_1305_p3);
assign tmp_142_2_0_1_not_fu_1102_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_0_2_not_fu_1107_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_0_not_fu_1112_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_1_not_fu_1117_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_2_not_fu_1122_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_0_not_fu_1127_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_1_not_fu_1132_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_2_not_fu_1137_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_fu_1097_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_143_0_0_1_fu_2115_p2 = (src_kernel_win_0_val_2_1_6_reg_3600 > src_kernel_win_0_val_2_1_5_reg_3582? 1'b1: 1'b0);
assign tmp_143_0_0_2_fu_2210_p2 = (src_kernel_win_0_val_2_1_7_reg_3706 > src_kernel_win_0_val_2_0_load_reg_3700? 1'b1: 1'b0);
assign tmp_143_0_1_1_fu_2339_p2 = (src_kernel_win_0_val_1_1_6_reg_3790 > ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3665_pp0_it5? 1'b1: 1'b0);
assign tmp_143_0_1_2_fu_2384_p2 = (src_kernel_win_0_val_1_1_7_reg_3808 > ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3742_pp0_it6? 1'b1: 1'b0);
assign tmp_143_0_1_fu_2270_p2 = (src_kernel_win_0_val_2_0_8_reg_3748 > src_kernel_win_0_val_1_1_fu_242? 1'b1: 1'b0);
assign tmp_143_0_2_1_fu_2501_p2 = (src_kernel_win_0_val_0_1_6_reg_3844 > ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3658_pp0_it8? 1'b1: 1'b0);
assign tmp_143_0_2_2_fu_2546_p2 = (src_kernel_win_0_val_0_1_7_reg_3862 > ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3736_pp0_it9? 1'b1: 1'b0);
assign tmp_143_0_2_fu_2432_p2 = (src_kernel_win_0_val_1_0_19_reg_3826 > src_kernel_win_0_val_0_1_fu_230? 1'b1: 1'b0);
assign tmp_143_1_0_1_fu_2154_p2 = (src_kernel_win_1_val_2_1_6_reg_3626 > src_kernel_win_1_val_2_1_5_reg_3588? 1'b1: 1'b0);
assign tmp_143_1_0_2_fu_2231_p2 = (src_kernel_win_1_val_2_1_7_reg_3718 > src_kernel_win_1_val_2_0_load_reg_3712? 1'b1: 1'b0);
assign tmp_143_1_1_1_fu_2354_p2 = (src_kernel_win_1_val_1_1_6_reg_3796 > ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3679_pp0_it5? 1'b1: 1'b0);
assign tmp_143_1_1_2_fu_2399_p2 = (src_kernel_win_1_val_1_1_7_reg_3814 > ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3760_pp0_it6? 1'b1: 1'b0);
assign tmp_143_1_1_fu_2290_p2 = (src_kernel_win_1_val_2_0_8_reg_3766 > src_kernel_win_1_val_1_1_fu_282? 1'b1: 1'b0);
assign tmp_143_1_2_1_fu_2516_p2 = (src_kernel_win_1_val_0_1_6_reg_3850 > ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3672_pp0_it8? 1'b1: 1'b0);
assign tmp_143_1_2_2_fu_2561_p2 = (src_kernel_win_1_val_0_1_7_reg_3868 > ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3754_pp0_it9? 1'b1: 1'b0);
assign tmp_143_1_2_fu_2452_p2 = (src_kernel_win_1_val_1_0_13_reg_3832 > src_kernel_win_1_val_0_1_fu_266? 1'b1: 1'b0);
assign tmp_143_1_fu_1915_p2 = (src_kernel_win_1_val_2_1_fu_290 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_143_2_0_1_fu_2189_p2 = (src_kernel_win_2_val_2_1_6_reg_3652 > src_kernel_win_2_val_2_1_5_reg_3594? 1'b1: 1'b0);
assign tmp_143_2_0_2_fu_2252_p2 = (src_kernel_win_2_val_2_1_7_reg_3730 > src_kernel_win_2_val_2_0_load_reg_3724? 1'b1: 1'b0);
assign tmp_143_2_1_1_fu_2369_p2 = (src_kernel_win_2_val_1_1_6_reg_3802 > ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3693_pp0_it5? 1'b1: 1'b0);
assign tmp_143_2_1_2_fu_2414_p2 = (src_kernel_win_2_val_1_1_7_reg_3820 > ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3778_pp0_it6? 1'b1: 1'b0);
assign tmp_143_2_1_fu_2310_p2 = (src_kernel_win_2_val_2_0_8_reg_3784 > src_kernel_win_2_val_1_1_fu_318? 1'b1: 1'b0);
assign tmp_143_2_2_1_fu_2531_p2 = (src_kernel_win_2_val_0_1_6_reg_3856 > ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3686_pp0_it8? 1'b1: 1'b0);
assign tmp_143_2_2_2_fu_2576_p2 = (src_kernel_win_2_val_0_1_7_reg_3874 > ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3772_pp0_it9? 1'b1: 1'b0);
assign tmp_143_2_2_fu_2472_p2 = (src_kernel_win_2_val_1_0_13_reg_3838 > src_kernel_win_2_val_0_1_fu_302? 1'b1: 1'b0);
assign tmp_143_2_fu_1992_p2 = (src_kernel_win_2_val_2_1_fu_306 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_49_fu_1142_p2 = (tmp_57_fu_1084_p1 ^ ap_const_lv2_3);
assign tmp_51_fu_1204_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(ref_reg_2967)? 1'b1: 1'b0);
assign tmp_52_fu_1237_p3 = ((tmp_51_fu_1204_p2)? ap_const_lv2_2: tmp_59_reg_3004);
assign tmp_53_fu_1209_p2 = (ImagLoc_y_fu_1172_p2 < rows_cast_reg_2942? 1'b1: 1'b0);
assign tmp_54_fu_1229_p3 = ((tmp_53_fu_1209_p2)? ImagLoc_y_fu_1172_p2: p_assign_s_fu_1222_p3);
assign tmp_55_fu_1324_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_56_fu_1442_p2 = (ImagLoc_x_fu_1432_p2 < cols_cast7_reg_2956? 1'b1: 1'b0);
assign tmp_57_fu_1084_p1 = cols[1:0];
assign tmp_58_fu_1655_p1 = $signed(x_reg_3215);
assign tmp_59_fu_1093_p1 = ref_fu_1069_p2[1:0];
assign tmp_5_fu_1087_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_1FFD);
assign tmp_60_fu_1474_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_60_fu_1474_p2 = ($signed(tmp_60_fu_1474_p0) < $signed(cols_cast8_reg_2976)? 1'b1: 1'b0);
assign tmp_61_fu_1214_p3 = ImagLoc_y_fu_1172_p2[ap_const_lv32_C];
assign tmp_62_fu_1484_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_63_fu_1244_p1 = tmp_54_fu_1229_p3[1:0];
assign tmp_64_fu_1491_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_5_reg_2997)? 1'b1: 1'b0);
assign tmp_65_fu_1649_p1 = $signed(x_reg_3215);
assign tmp_66_fu_1593_p2 = (tmp_s_reg_2986 == x_reg_3215? 1'b1: 1'b0);
assign tmp_67_fu_1603_p2 = ($signed(tmp_s_reg_2986) > $signed(x_reg_3215)? 1'b1: 1'b0);
assign tmp_68_fu_1259_p3 = ImagLoc_y_3_fu_1248_p2[ap_const_lv32_C];
assign tmp_69_fu_1613_p1 = $signed(x_reg_3215);
assign tmp_6_fu_1156_p2 = (tmp19_cast_fu_1152_p1 < heightloop_cast59_cast_reg_2949? 1'b1: 1'b0);
assign tmp_70_fu_1842_p2 = (src_kernel_win_0_val_2_1_fu_254 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_72_cast1_fu_1401_p1 = $unsigned(t_V_2_reg_774);
assign tmp_72_fu_1282_p1 = tmp_132_0_1_v_fu_1274_p3[1:0];
assign tmp_74_fu_1297_p3 = ImagLoc_y_4_fu_1286_p2[ap_const_lv32_C];
assign tmp_76_fu_1320_p1 = tmp_132_0_2_v_fu_1312_p3[1:0];
assign tmp_77_fu_1447_p3 = ImagLoc_x_fu_1432_p2[ap_const_lv32_C];
assign tmp_78_fu_1496_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_79_fu_1626_p1 = x_reg_3215[1:0];
assign tmp_7_fu_1405_p2 = (tmp_72_cast1_fu_1401_p1 < widthloop_reg_2961? 1'b1: 1'b0);
assign tmp_81_fu_1618_p1 = x_reg_3215[1:0];
assign tmp_82_fu_1548_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_83_fu_1703_p1 = x_reg_3215[1:0];
assign tmp_85_fu_1695_p1 = x_reg_3215[1:0];
assign tmp_86_fu_1579_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_87_fu_1776_p1 = x_reg_3215[1:0];
assign tmp_87_not_fu_1182_p2 = ($signed(ImagLoc_y_fu_1172_p2) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_89_fu_1768_p1 = x_reg_3215[1:0];
assign tmp_93_2_fu_1335_p0 = $signed(ImagLoc_y_fu_1172_p2);
assign tmp_93_2_fu_1335_p2 = ($signed(tmp_93_2_fu_1335_p0) < $signed(heightloop_cast59_cast_reg_2949)? 1'b1: 1'b0);
assign tmp_94_1_fu_1732_p1 = $signed(x_reg_3215);
assign tmp_94_2_fu_1805_p1 = $signed(x_reg_3215);
assign tmp_99_0_1_fu_1254_p2 = (ImagLoc_y_3_fu_1248_p2 < rows_cast_reg_2942? 1'b1: 1'b0);
assign tmp_99_0_2_fu_1292_p2 = (ImagLoc_y_4_fu_1286_p2 < rows_cast_reg_2942? 1'b1: 1'b0);
assign tmp_s_fu_1078_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_1FFF);
assign tr5_fu_1188_p4 = {{ImagLoc_y_fu_1172_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1416_p4 = {{t_V_2_reg_774[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult2_fu_1505_p2 = (tmp_72_cast1_fu_1401_p1 < widthloop_reg_2961? 1'b1: 1'b0);
assign ult_fu_1167_p2 = (tmp19_cast_fu_1152_p1 < heightloop_cast59_cast_reg_2949? 1'b1: 1'b0);
assign widthloop_fu_1063_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_2);
assign x_fu_1462_p3 = ((tmp_56_fu_1442_p2)? ImagLoc_x_fu_1432_p2: p_assign_1_fu_1455_p3);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2942[12] <= 1'b0;
    heightloop_cast59_cast_reg_2949[13] <= 1'b0;
    cols_cast7_reg_2956[12] <= 1'b0;
    cols_cast8_reg_2976[13:12] <= 2'b00;
end



endmodule //filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s

