#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  4 15:15:50 2019
# Process ID: 2032
# Current directory: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10664 C:\Users\SET253-INS1U\Documents\GitHub\ENES246\11IP\2_Square_Root_IP\SquareRootIP.xpr
# Log file: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/vivado.log
# Journal file: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/12IP/2_Square_Root_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 716.438 ; gain = 154.809
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  4 15:19:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/runme.log
[Mon Mar  4 15:19:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SquareRoot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 885.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SquareRoot' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
ERROR: [Synth 8-524] part-select [3:0] out of range of prefix 'segment' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:38]
ERROR: [Synth 8-6156] failed synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'SquareRoot' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 885.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SquareRoot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 885.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SquareRoot' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
ERROR: [Synth 8-524] part-select [19:16] out of range of prefix 'BCD1' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:99]
ERROR: [Synth 8-6156] failed synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'SquareRoot' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 885.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SquareRoot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 885.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SquareRoot' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-2032-SET253-INS1C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:131]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:132]
WARNING: [Synth 8-5788] Register dp_reg in module Eight7SegDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:26]
WARNING: [Synth 8-5788] Register segment_reg in module Eight7SegDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:26]
WARNING: [Synth 8-87] always_comb on 'priority_encoder_truthTable_reg' did not result in combinational logic [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:125]
WARNING: [Synth 8-87] always_comb on 'priority_encoder_truthTable1_reg' did not result in combinational logic [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:129]
WARNING: [Synth 8-87] always_comb on 'abc_reg' did not result in combinational logic [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:139]
WARNING: [Synth 8-87] always_comb on 'abc1_reg' did not result in combinational logic [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:142]
WARNING: [Synth 8-87] always_comb on 'abc2_reg' did not result in combinational logic [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (2#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/5_reUseable7SegDisplay/Eight7SegDisplay.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'display_o' does not match port width (16) of module 'Eight7SegDisplay' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'SquareRoot' (3#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
WARNING: [Synth 8-3917] design SquareRoot has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 892.883 ; gain = 7.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 892.883 ; gain = 7.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 892.883 ; gain = 7.637
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'instan1'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 15 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_i[14]'. [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'data_i[15]'. [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:31]
Finished Parsing XDC File [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SquareRoot_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1230.734 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1230.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1272.355 ; gain = 387.109
16 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1272.355 ; gain = 387.109
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  4 16:29:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/runme.log
[Mon Mar  4 16:29:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar  4 16:42:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/runme.log
[Mon Mar  4 16:42:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4022BA
set_property PROGRAM.FILE {C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/SquareRoot.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-INS1U/Documents/GitHub/ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/SquareRoot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 16:49:08 2019...
