#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 14:08:06 2019
# Process ID: 14016
# Current directory: C:/Users/workspace/RISC_V_32I/RISC_V_32I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13328 C:\Users\workspace\RISC_V_32I\RISC_V_32I\RISC_V_32I.xpr
# Log file: C:/Users/workspace/RISC_V_32I/RISC_V_32I/vivado.log
# Journal file: C:/Users/workspace/RISC_V_32I/RISC_V_32I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 772.938 ; gain = 169.074
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/EXSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/HarzardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IDSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IFSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ImmOperandUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmOperandUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/MEMSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/WBSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionRam
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialing reg values...
Loading DataRam Content from file...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 861.625 ; gain = 25.223
set_property -name {xsim.simulate.runtime} -value {25000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25000ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 926.730 ; gain = 3.871
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/Instr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.031 ; gain = 0.000
run 10 us
run 10 us
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/ImmType}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/AluContrlD}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.117 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.117 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testBench/RV32Core1/ControlUnit1/SLLI}} {{/testBench/RV32Core1/ControlUnit1/SRLI}} {{/testBench/RV32Core1/ControlUnit1/SRAI}} {{/testBench/RV32Core1/ControlUnit1/SLL}} {{/testBench/RV32Core1/ControlUnit1/SRL}} {{/testBench/RV32Core1/ControlUnit1/SRA}} {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/SUB}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} {{/testBench/RV32Core1/ControlUnit1/SLT}} {{/testBench/RV32Core1/ControlUnit1/SLTU}} {{/testBench/RV32Core1/ControlUnit1/SLTI}} {{/testBench/RV32Core1/ControlUnit1/XOR}} {{/testBench/RV32Core1/ControlUnit1/OR}} {{/testBench/RV32Core1/ControlUnit1/AND}} {{/testBench/RV32Core1/ControlUnit1/XORI}} {{/testBench/RV32Core1/ControlUnit1/ORI}} {{/testBench/RV32Core1/ControlUnit1/ANDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} {{/testBench/RV32Core1/ControlUnit1/LB}} {{/testBench/RV32Core1/ControlUnit1/LH}} {{/testBench/RV32Core1/ControlUnit1/LW}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/LHU}} {{/testBench/RV32Core1/ControlUnit1/SB}} {{/testBench/RV32Core1/ControlUnit1/SH}} {{/testBench/RV32Core1/ControlUnit1/SW}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.793 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 11 15:27:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/EXSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/HarzardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IDSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IFSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ImmOperandUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmOperandUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/MEMSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/WBSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionRam
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25000ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.793 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
log_wave {/testBench/RV32Core1/RegisterFile1/RegFile[3]} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/AluContrlD}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SRA}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.793 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/LH}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLLI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SRLI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SRAI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLL}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SRL}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SRA}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/ADD}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SUB}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLT}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLTU}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLTI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SLTIU}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/XOR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/OR}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/AND}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/XORI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/ORI}} {{/testBench/RV32Core1/ControlUnit1/ANDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/ORI}} {{/testBench/RV32Core1/ControlUnit1/ANDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} {{/testBench/RV32Core1/ControlUnit1/LB}} {{/testBench/RV32Core1/ControlUnit1/LH}} {{/testBench/RV32Core1/ControlUnit1/LW}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/LHU}} {{/testBench/RV32Core1/ControlUnit1/SB}} 
current_wave_config {Untitled 3}
Untitled 3
log_wave {/testBench/RV32Core1/ControlUnit1/SH} {/testBench/RV32Core1/ControlUnit1/SW} {/testBench/RV32Core1/ControlUnit1/RegWD_NL} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testBench/RV32Core1/ControlUnit1/SH}} {{/testBench/RV32Core1/ControlUnit1/SW}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
remove_forces { {/testBench/RV32Core1/ControlUnit1/RegWD_NL} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25000ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.074 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/AluContrlD}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SLLI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SRLI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SRAI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SLL}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SLL}} {{/testBench/RV32Core1/ControlUnit1/SRL}} {{/testBench/RV32Core1/ControlUnit1/SRA}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/SUB}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SLT}} {{/testBench/RV32Core1/ControlUnit1/SLTU}} {{/testBench/RV32Core1/ControlUnit1/SLTI}} {{/testBench/RV32Core1/ControlUnit1/SLTIU}} {{/testBench/RV32Core1/ControlUnit1/XOR}} {{/testBench/RV32Core1/ControlUnit1/OR}} {{/testBench/RV32Core1/ControlUnit1/AND}} {{/testBench/RV32Core1/ControlUnit1/XORI}} {{/testBench/RV32Core1/ControlUnit1/ORI}} {{/testBench/RV32Core1/ControlUnit1/ANDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} {{/testBench/RV32Core1/ControlUnit1/LB}} {{/testBench/RV32Core1/ControlUnit1/LH}} {{/testBench/RV32Core1/ControlUnit1/LW}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/LHU}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/ControlUnit1/SB}} {{/testBench/RV32Core1/ControlUnit1/SH}} {{/testBench/RV32Core1/ControlUnit1/SW}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.074 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testBench/RV32Core1/Instr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.074 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16430 ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
run all
Finish Instruction Execution!
Saving DataRam Content to file...
Saving InstRam Content to file...
Simulation Ended!
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/EXSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/HarzardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IDSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IFSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ImmOperandUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmOperandUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/MEMSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/WBSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d06674e4c6f54bd890ff20824bc65cd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionRam
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.074 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16430 ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
run 16430 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16430 ns
Initialing reg values...
Loading DataRam Content from file...
Loading InstRam Content from file...
Start Instruction Execution!
run 2 ns
