# Copyright (c) 2011-2024 Columbia University, System Level Design Group
# SPDX-License-Identifier: Apache-2.0

### Supported technology libraries ###
#ASICLIBS = inferred gf12 sky130
FPGALIBS = virtex7 virtexu virtexup


### Check for technology library definition ###
ifeq ("$(TECHLIB)","")
$(error technology library not specified)
endif

ifeq ("$(XILINX_VIVADO)","")
$(error XILINX_VIVADO path not specified)
endif

ifneq ($(findstring profpga, $(BOARD)),)

ifeq ("$(PROFPGA)","")
$(error proFPGA path not specified)
endif

PROFPGA_REQUIRED_VER = proFPGA-2021A
PROFPGA_CURRENT_VER = $(shell basename $(PROFPGA))
ifneq ("$(PROFPGA_REQUIRED_VER)", "$(PROFPGA_CURRENT_VER)")
$(error proFPGA tools version must be "$(PROFPGA_REQUIRED_VER)")
endif

endif


### Create FPGA part name ###
ifeq ($(TECH_TYPE),asic)
DEVICE = ASIC-$(TECHLIB)
else ifneq ($(filter $(TECHLIB),$(FPGALIBS)),)
include $(ESP_ROOT)/constraints/$(BOARD)/Makefile.inc
DEVICE = $(PART)-$(PACKAGE)-$(SPEED)
TECH_TYPE = fpga
#else ifneq ($(filter $(TECHLIB),$(ASICLIBS)),)
#DEVICE = ASIC-$(TECHLIB)
#TECH_TYPE = asic
else
$(error technology library not supported)
endif


### Simulate BRAMs ###
ifneq ($(filter $(TECHLIB),$(FPGALIBS)),)
EXTRA_SIMTOP  = glbl
else
EXTRA_SIMTOP  =
endif


### Include grlib and ESP configuration (remake may occur) ###
-include $(GRLIB_CFG_BUILD)/.grlib_config
-include $(ESP_CFG_BUILD)/.esp_config


### Toolchain
ifeq ("$(SMP)", "1")
LINUX_CONFIG = $(CPU_ARCH)_smp_defconfig
else
LINUX_CONFIG = $(CPU_ARCH)_defconfig
endif

ifeq ("$(CPU_ARCH)", "ariane")
ARCH=riscv
CROSS_COMPILE_ELF = riscv64-unknown-elf-
CROSS_COMPILE_LINUX = riscv64-unknown-linux-gnu-
endif

ifeq ("$(CPU_ARCH)", "ibex")
ARCH=riscv
CROSS_COMPILE_ELF = riscv32-unknown-elf-
endif

ifeq ("$(CPU_ARCH)", "leon3")
ARCH=sparc
CROSS_COMPILE_ELF = sparc-elf-
CROSS_COMPILE_LINUX = sparc-linux-
endif

# Random MAC address for Linux
LINUX_MAC ?= $(shell echo 0000$$(dd if=/dev/urandom count=1 2>/dev/null | md5sum | sed 's/^\(..\)\(..\)\(..\)\(..\).*$$/\1\2\3\4/'))


### Common design files ###
SOCKETGEN_VHDL_RTL_PKGS += $(DESIGN_PATH)/$(ESP_CFG_BUILD)/esp_global.vhd
SOCKETGEN_VHDL_RTL_PKGS += $(DESIGN_PATH)/socketgen/sld_devices.vhd
SOCKETGEN_VHDL_RTL_PKGS += $(DESIGN_PATH)/socketgen/allacc.vhd
SOCKETGEN_VHDL_RTL_PKGS += $(DESIGN_PATH)/socketgen/genacc.vhd
SOCKETGEN_VHDL_RTL_PKGS += $(DESIGN_PATH)/socketgen/allcaches.vhd

TOP_VHDL_RTL_PKGS += $(DESIGN_PATH)/$(GRLIB_CFG_BUILD)/grlib_config.vhd
TOP_VHDL_RTL_PKGS += $(DESIGN_PATH)/$(ESP_CFG_BUILD)/socmap.vhd
TOP_VHDL_RTL_PKGS += $(DESIGN_PATH)/socketgen/sldacc.vhd
TOP_VHDL_RTL_PKGS += $(ESP_ROOT)/rtl/tiles/tiles_pkg.vhd
TOP_VHDL_RTL_PKGS += $(ESP_ROOT)/rtl/tiles/asic/tiles_asic_pkg.vhd
TOP_VHDL_RTL_PKGS += $(ESP_ROOT)/rtl/tiles/fpga/tiles_fpga_pkg.vhd
TOP_VHDL_RTL_PKGS += $(EXTRA_TOP_VHDL_RTL_PKGS)

TOP_VHDL_SIM_PKGS +=

TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/socketgen/accelerators.vhd
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/socketgen/caches.vhd
TOP_VHDL_RTL_SRCS += $(wildcard $(DESIGN_PATH)/socketgen/noc_*.vhd)
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/socketgen/tile_acc.vhd
ifeq ($(filter $(TECHLIB),$(FPGALIBS)),)
# ASIC flow: the top module of the hierarchy connects the FPGA design
# for testing with the chip desing and is used only for simulation
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/$(CHIP_TOP).vhd
TOP_VHDL_SIM_SRCS += $(DESIGN_PATH)/chip_emu_top.vhd
TOP_VHDL_SIM_SRCS += $(DESIGN_PATH)/$(TOP).vhd
else
ifneq ("$(OVR_TECHLIB)", "")
# FPGA emulation top of design for ASIC flow
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/$(CHIP_TOP).vhd
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/chip_emu_top.vhd
# FPGA proxy top for emulation or testing of design for ASIC flow
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/$(TOP).vhd
#TODO: emulation and proxy on single FPGA
else
# FPGA flow: add FPGA top module
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/$(TOP).vhd
endif
endif

# Testbench
TOP_VHDL_SIM_SRCS += $(DESIGN_PATH)/$(SIMTOP).vhd

ifeq ($(TECH_TYPE),asic)
ifneq ($(TECHLIB),inferred)
TOP_VLOG_RTL_SRCS += $(DESIGN_PATH)/cache_def_mem_asic.sv
endif
endif

ifneq ($(filter $(TECHLIB),$(FPGALIBS)),)
TOP_VLOG_SIM_SRCS += $(XILINX_VIVADO)/data/verilog/src/glbl.v
endif

TOP_VLOG_SIM_SRCS +=
