0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.sim/sim_1/synth/func/xsim/fpga_design_wrapper_func_synth.vhd,1553215672,vhdl,,,,fpga_design;fpga_design_central_interface_0_0;fpga_design_central_interface_0_0_central_interface;fpga_design_fifo_generator_0_0;fpga_design_fifo_generator_0_0_builtin_extdepth_v6;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_0;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_1;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_2;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_3;fpga_design_fifo_generator_0_0_builtin_prim_v6;fpga_design_fifo_generator_0_0_builtin_prim_v6_4;fpga_design_fifo_generator_0_0_builtin_prim_v6_5;fpga_design_fifo_generator_0_0_builtin_prim_v6_6;fpga_design_fifo_generator_0_0_builtin_prim_v6_7;fpga_design_fifo_generator_0_0_builtin_top_v6;fpga_design_fifo_generator_0_0_fifo_generator_top;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_builtin;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_synth;fpga_design_fifo_generator_0_0_reset_builtin;fpga_design_fifo_protector_0_0;fpga_design_fifo_protector_0_0_fifo_protector;fpga_design_image_thresholding_0_0;fpga_design_image_thresholding_0_0_image_thresholding;fpga_design_threshold_memory_0_0;fpga_design_threshold_memory_0_0_threshold_memory;fpga_design_uart_tx_0_0;fpga_design_uart_tx_0_0_uart_tx;fpga_design_wrapper,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.sim/sim_1/synth/func/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
