#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb 26 11:18:59 2024
# Process ID: 4441
# Current directory: /xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1
# Command line: vivado -log pidmc_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pidmc_bd_wrapper.tcl
# Log file: /xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/pidmc_bd_wrapper.vds
# Journal file: /xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/vivado.jou
# Running On: ub2020p4p3vm, OS: Linux, CPU Frequency: 1992.001 MHz, CPU Physical cores: 3, Host memory: 10437 MB
#-----------------------------------------------------------
source pidmc_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.551 ; gain = 90.836 ; free physical = 5800 ; free virtual = 24467
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top pidmc_bd_wrapper -part xc7z030sbg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4447
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.547 ; gain = 404.684 ; free physical = 4707 ; free virtual = 23393
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pidmc_bd_wrapper' [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/sources_1/imports/hdl/pidmc_bd_wrapper.vhd:38]
INFO: [Synth 8-3491] module 'pidmc_bd' declared at '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/synth/pidmc_bd.vhd:15' bound to instance 'pidmc_bd_i' of component 'pidmc_bd' [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/sources_1/imports/hdl/pidmc_bd_wrapper.vhd:62]
INFO: [Synth 8-638] synthesizing module 'pidmc_bd' [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/synth/pidmc_bd.vhd:42]
INFO: [Synth 8-3491] module 'pidmc_bd_pidmc_1_0' declared at '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/.Xil/Vivado-4441-ub2020p4p3vm/realtime/pidmc_bd_pidmc_1_0_stub.vhdl:6' bound to instance 'pidmc_1' of component 'pidmc_bd_pidmc_1_0' [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/synth/pidmc_bd.vhd:140]
INFO: [Synth 8-638] synthesizing module 'pidmc_bd_pidmc_1_0' [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/.Xil/Vivado-4441-ub2020p4p3vm/realtime/pidmc_bd_pidmc_1_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'pidmc_bd' (0#1) [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/synth/pidmc_bd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pidmc_bd_wrapper' (0#1) [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/sources_1/imports/hdl/pidmc_bd_wrapper.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2223.484 ; gain = 494.621 ; free physical = 4601 ; free virtual = 23290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2238.328 ; gain = 509.465 ; free physical = 4598 ; free virtual = 23287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2238.328 ; gain = 509.465 ; free physical = 4598 ; free virtual = 23287
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.328 ; gain = 0.000 ; free physical = 4599 ; free virtual = 23288
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/ip/pidmc_bd_pidmc_1_0/pidmc_bd_pidmc_1_0/pidmc_bd_pidmc_1_0_in_context.xdc] for cell 'pidmc_bd_i/pidmc_1'
Finished Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.gen/sources_1/bd/pidmc_bd/ip/pidmc_bd_pidmc_1_0/pidmc_bd_pidmc_1_0/pidmc_bd_pidmc_1_0_in_context.xdc] for cell 'pidmc_bd_i/pidmc_1'
Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc_clock.xdc]
Finished Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc_clock.xdc]
Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc]
WARNING: [Vivado 12-508] No pins matched 'pidmc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q'. [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc:2]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -flat -endpoints [get_pins {pidmc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]'. [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc:2]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints [get_pins {pidmc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]'. [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc:4]
Finished Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pidmc_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.srcs/constrs_1/imports/sysgen/pidmc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pidmc_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pidmc_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.246 ; gain = 0.000 ; free physical = 4583 ; free virtual = 23274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2271.281 ; gain = 0.000 ; free physical = 4582 ; free virtual = 23274
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4581 ; free virtual = 23273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4581 ; free virtual = 23273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pidmc_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pidmc_bd_i/pidmc_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4582 ; free virtual = 23273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4580 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4580 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4580 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4580 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |pidmc_bd_pidmc_1_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |pidmc_bd_pidmc_1_0_bbox |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2271.281 ; gain = 509.465 ; free physical = 4579 ; free virtual = 23272
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.281 ; gain = 542.418 ; free physical = 4579 ; free virtual = 23272
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.281 ; gain = 0.000 ; free physical = 4578 ; free virtual = 23272
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.281 ; gain = 0.000 ; free physical = 4851 ; free virtual = 23544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a161ab
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2271.281 ; gain = 914.855 ; free physical = 4851 ; free virtual = 23544
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1996.774; main = 1688.077; forked = 413.711
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3303.328; main = 2271.250; forked = 1032.078
INFO: [Common 17-1381] The checkpoint '/xilinxworks/sysgen/pid_panda/netlist/ip/pidmc/src/ip_catalog/pidmc.runs/synth_1/pidmc_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pidmc_bd_wrapper_utilization_synth.rpt -pb pidmc_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 11:19:53 2024...
