# Proposed pin placement for mem_1r1w
# Macro dimensions: 260 x 280 microns

# Top Edge: Clock Pin (centered)
clk               TOP     1

# Left Edge: Read control and address signals
read              LEFT    1
read_addr[0]      LEFT    2
read_addr[1]      LEFT    3
read_addr[2]      LEFT    4
read_addr[3]      LEFT    5

# Right Edge: Read data bus (all 32 bits in sequential order)
read_data[0]      RIGHT   1
read_data[1]      RIGHT   2
read_data[2]      RIGHT   3
read_data[3]      RIGHT   4
read_data[4]      RIGHT   5
read_data[5]      RIGHT   6
read_data[6]      RIGHT   7
read_data[7]      RIGHT   8
read_data[8]      RIGHT   9
read_data[9]      RIGHT   10
read_data[10]     RIGHT   11
read_data[11]     RIGHT   12
read_data[12]     RIGHT   13
read_data[13]     RIGHT   14
read_data[14]     RIGHT   15
read_data[15]     RIGHT   16
read_data[16]     RIGHT   17
read_data[17]     RIGHT   18
read_data[18]     RIGHT   19
read_data[19]     RIGHT   20
read_data[20]     RIGHT   21
read_data[21]     RIGHT   22
read_data[22]     RIGHT   23
read_data[23]     RIGHT   24
read_data[24]     RIGHT   25
read_data[25]     RIGHT   26
read_data[26]     RIGHT   27
read_data[27]     RIGHT   28
read_data[28]     RIGHT   29
read_data[29]     RIGHT   30
read_data[30]     RIGHT   31
read_data[31]     RIGHT   32

# Bottom Edge: Write control, address, and data signals
write             BOTTOM  1
write_addr[0]     BOTTOM  2
write_addr[1]     BOTTOM  3
write_addr[2]     BOTTOM  4
write_addr[3]     BOTTOM  5

write_data[0]     BOTTOM  6
write_data[1]     BOTTOM  7
write_data[2]     BOTTOM  8
write_data[3]     BOTTOM  9
write_data[4]     BOTTOM  10
write_data[5]     BOTTOM  11
write_data[6]     BOTTOM  12
write_data[7]     BOTTOM  13
write_data[8]     BOTTOM  14
write_data[9]     BOTTOM  15
write_data[10]    BOTTOM  16
write_data[11]    BOTTOM  17
write_data[12]    BOTTOM  18
write_data[13]    BOTTOM  19
write_data[14]    BOTTOM  20
write_data[15]    BOTTOM  21
write_data[16]    BOTTOM  22
write_data[17]    BOTTOM  23
write_data[18]    BOTTOM  24
write_data[19]    BOTTOM  25
write_data[20]    BOTTOM  26
write_data[21]    BOTTOM  27
write_data[22]    BOTTOM  28
write_data[23]    BOTTOM  29
write_data[24]    BOTTOM  30
write_data[25]    BOTTOM  31
write_data[26]    BOTTOM  32
write_data[27]    BOTTOM  33
write_data[28]    BOTTOM  34
write_data[29]    BOTTOM  35
write_data[30]    BOTTOM  36
write_data[31]    BOTTOM  37

# Power Pins: Place on the left (or bottom left) for easy routing
VPWR              LEFT    40
VGND              LEFT    41