ieeevarstd_logic_1164ieee.sym/std_logic_1164/prim.var
ieeesrcstd_logic_1164stdlogic.vhd
ieeevarstd_logic_arithieee.sym/std_logic_arith/prim.var
ieeesrcstd_logic_arithstdlogicarith.vhd
ieeevarstd_logic_unsignedieee.sym/std_logic_unsigned/prim.var
ieeesrcstd_logic_unsignedstdlogicunsigned.vhd
.varmux5x1_tb(sim1)mux5x1.sym/mux5x1_tb/_sim1.var
.srcmux5x1_tb(sim1)c:/altera/13.0/2.mux5x1/mux5x1_tb.vhdl
.varmux5x1_tbmux5x1.sym/mux5x1_tb/prim.var
