# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic       
# functions, and any output files any of the foregoing           
# (including device programming or simulation files), and any    
# associated documentation or information are expressly subject  
# to the terms and conditions of the Altera Program License      
# Subscription Agreement, Altera MegaCore Function License       
# Agreement, or other applicable license agreement, including,   
# without limitation, that your use is for the sole purpose of   
# programming logic devices manufactured by Altera and sold by   
# Altera or its authorized distributors.  Please refer to the    
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		ledwater_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 5.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:35:58  SEPTEMBER 01, 2005"
set_global_assignment -name LAST_QUARTUS_VERSION 11.0
set_global_assignment -name VERILOG_FILE ledwater.v
set_global_assignment -name CDF_FILE ledwater.cdf

# Pin & Location Assignments
# ==========================
set_location_assignment PIN_J13 -to dataout[0]
set_location_assignment PIN_F16 -to dataout[1]
set_location_assignment PIN_G15 -to dataout[2]
set_location_assignment PIN_D16 -to dataout[3]
set_location_assignment PIN_F15 -to dataout[4]
set_location_assignment PIN_C16 -to dataout[5]
set_location_assignment PIN_J15 -to rst

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name TOP_LEVEL_ENTITY ledwater

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 18

# Assembler Assignments
# =====================

set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name MISC_FILE "G:/Verlog/跑马灯/ledwater.dpf"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_E1 -to clk_50M
set_global_assignment -name MISC_FILE "G:/做视频教材要用的/vreolg/好的程序/LED跑马灯/ledwater.dpf"
set_global_assignment -name MISC_FILE "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.dpf"
set_global_assignment -name MISC_FILE "E:/A-C8V4整理的Verilog程序/LED花样跑马灯/ledwater.dpf"
set_global_assignment -name MISC_FILE "E:/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：利用语言实现LED花样跑马灯/ledwater.dpf"
set_location_assignment PIN_D15 -to dataout[6]
set_location_assignment PIN_B16 -to dataout[7]
set_global_assignment -name MISC_FILE "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.dpf"
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name MISC_FILE "D:/C-M240/Verilog-Examples/17-ledwater/ledwater.dpf"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MISC_FILE "F:/english/A-C2FB/Verilog-Examples/17-ledwater/ledwater.dpf"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top