(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : tstFixture_calTRL.mcm                         )
(    Software Version : 17.2S049                                      )
(    Date/Time        : Wed Aug 26 10:57:34 2020                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:\Work\SiP Sigfox\Hardware\Work\designFlow_RFmodeling\V1I1\Design Files\Netlist_calTRL'
Design Directory:            'D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Layout'
Old design name:             'D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Layout/tstFixture_calTRL.mcm'
New design name:             'D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Layout/tstFixture_calTRL.mcm'

CmdLine: netrev.exe -y 1 -n -z -i D:\Work\SiP Sigfox\Hardware\Work\designFlow_RFmodeling\V1I1\Design Files\Netlist_calTRL D:\Work\SiP Sigfox\Hardware\Work\designFlow_RFmodeling\V1I1\Design Files\Layout\tstFixture_calTRL.mcm D:\Work\SiP Sigfox\Hardware\Work\designFlow_RFmodeling\V1I1\Design Files\Layout\tstFixture_calTRL.mcm

------ Preparing to read pst files ------

Starting to read D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstchip.dat 
   Finished reading D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstchip.dat (00:00:00.06)
Starting to read D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstxprt.dat 
   Finished reading D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstxprt.dat (00:00:00.00)
Starting to read D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstxnet.dat 
   Finished reading D:/Work/SiP Sigfox/Hardware/Work/designFlow_RFmodeling/V1I1/Design Files/Netlist_calTRL/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.2/share/local/pcb/modules 
           C:/Users/Felipe/Desktop/Design_Reuse_Capture_Allegro/LAB/BOT/Design/allegro 
           C:/Users/Felipe/Desktop/Design_Reuse_Capture_Allegro/LAB/BOT/library/allegro 
           D:/Work/cadence_lib/blocks_symbols/ 
           D:/Work/cadence_lib/symbols_drawing/ 
           D:/Work/cadence_lib/blocks/ 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/symbols 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 
           D:/Work/cadence_lib/symbols_drawing/ 
           D:/Work/cadence_lib/mechanical_symbols/ 
           D:/Work/cadence_lib/blocks_symbols/ 
           D:/Work/cadence_lib/blocks/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 
           D:/Work/cadence_lib/symbols_drawing/ 
           D:/Work/cadence_lib/vias/ 
           D:/Work/cadence_lib/mechanical_symbols/ 
           D:/Work/cadence_lib/blocks_symbols/ 


------ Summary Statistics ------


netrev run on Aug 26 10:57:34 2020
   DESIGN NAME : 'TSTFIXTURE_CALTRL'
   PACKAGING ON Oct 29 2018 20:45:38

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:03:55
elapsed time  0:00:02

