FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NV10_GR_H__
/* bench 6880.4.0 5e4f3ba675bd */
/* bench 6880.4.1 7fdb973f793a */
/* bench 6880.4.2 246bc1890e97 */
/* bench 13484.2.0 504994bebec4 */
/* bench 13484.2.1 00bb489eb033 */
/* bench 13484.2.2 3d9144acd40c */
/* bench 13484.2.3 1de5e7d6bcd0 */
/* bench 13484.2.4 5f3fadd78a65 */
/* bench 13484.2.5 9a7be2c964b9 */
/* bench 13484.2.6 061bdde4cf56 */
/* bench 13484.2.7 fe8bccc061c7 */
/* bench 13484.2.8 a7213427da12 */
/* bench 13484.2.9 49986cc6b595 */
/* bench 6880.4.5 b3cdcef44c96 */
/* bench 6880.4.6 382c240b23d9 */
/* bench 6880.4.7 f2da8a4e646e */
/* bench 6880.4.8 00df79d279dd */
/* bench 6880.4.9 da0f2aebb411 */
/* bench 6880.4.10 2d31ce59110b */
/* bench 6880.4.11 fa86508e791b */
/* bench 6880.4.12 ccf93485d473 */
/* bench 6880.4.13 f8fc40b7d399 */
/* bench 6880.4.14 bd36dbda8d94 */
int nv10_gr_new_(const struct nvkm_gr_func *, struct nvkm_device *, enum nvkm_subdev_type, int,
		 struct nvkm_gr **);
int nv10_gr_init(struct nvkm_gr *);
void nv10_gr_intr(struct nvkm_gr *);
void nv10_gr_tile(struct nvkm_gr *, int, struct nvkm_fb_tile *);

int nv10_gr_chan_new(struct nvkm_gr *, struct nvkm_fifo_chan *,
		     const struct nvkm_oclass *, struct nvkm_object **);
#endif
