Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
****************************************
Report : qor
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************

  Timing Path Group 'ideal_clock1' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                    2.76
  Critical Path Slack:                    -2.81
  Total Negative Slack:                -3166.87
  No. of Violating Paths:                  2048
  ---------------------------------------------

  Timing Path Group 'ideal_clock1' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                    0.67
  Critical Path Slack:                     0.21
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                 1728
  Hierarchical Port Count:                 5184
  Leaf Cell Count:                         5730
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:                4699.14
  Total cell area:                     22670.08
  Design Area:                         27369.22
  Area Cost:                          -27369.22
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:            19880
  Total DRC Cost:                          0.00
  ---------------------------------------------

1
