Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12067
gpu_sim_insn = 6559671
gpu_ipc =     543.6041
gpu_tot_sim_cycle = 12067
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     543.6041
gpu_tot_issued_cta = 51
gpu_occupancy = 39.2530% 
gpu_tot_occupancy = 39.2530% 
max_total_param_size = 0
gpu_stall_dramfull = 739
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2602
partiton_level_parallism_total  =       3.2602
partiton_level_parallism_util =       7.4509
partiton_level_parallism_util_total  =       7.4509
L2_BW  =     125.1922 GB/Sec
L2_BW_total  =     125.1922 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 165, Reservation_fails = 75
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 163, Reservation_fails = 72
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 162, Reservation_fails = 44
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 167, Reservation_fails = 99
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 168, Reservation_fails = 50
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 157, Reservation_fails = 29
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 164, Reservation_fails = 53
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 160, Reservation_fails = 90
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 170, Reservation_fails = 201
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 164, Reservation_fails = 182
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 174, Reservation_fails = 196
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 169, Reservation_fails = 149
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 177, Reservation_fails = 200
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 87, Reservation_fails = 54
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 55
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 85, Reservation_fails = 54
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 85, Reservation_fails = 54
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 88, Reservation_fails = 57
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 82, Reservation_fails = 62
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 62
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 93, Reservation_fails = 54
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 80
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 87, Reservation_fails = 75
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 74, Reservation_fails = 56
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 92, Reservation_fails = 77
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 80, Reservation_fails = 67
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 72
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 84, Reservation_fails = 56
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 87, Reservation_fails = 61
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 64
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 83, Reservation_fails = 77
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 89
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 86, Reservation_fails = 53
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 64
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 82, Reservation_fails = 62
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 93, Reservation_fails = 60
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 86, Reservation_fails = 78
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 101
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4291
	L1D_total_cache_reservation_fails = 3084
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4291
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2815
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 269
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:106017	W0_Idle:84013	W0_Scoreboard:562905	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1742 
max_icnt2mem_latency = 357 
maxmrqlatency = 128 
max_icnt2sh_latency = 48 
averagemflatency = 361 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 3 
mrq_lat_table:6757 	187 	221 	405 	903 	1568 	184 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26870 	1449 	10827 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37342 	1929 	44 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31038 	6068 	1615 	464 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14         7        11        19        16        19        16        12         9        11        12        10         7         8         8         7 
dram[1]:         6        10        11        11        11        12        17        21         7         7        15        19        11        15        19        16 
dram[2]:         5         7        14        11        11        12        12         8        22        21        14        13        14        16         8        13 
dram[3]:        14         8        15        11        14        16         8         8         7         8        18        20         7         6         3         7 
dram[4]:         9         9        11        12        10        10         5        12         9         7        22        18         7        10        10         9 
dram[5]:        11         9        10        19        12        12         7         8        11         9        21        24         0         0         5         9 
dram[6]:         8        11        12         9        16        17        16        12        16        12        14        15        11        10        12         5 
dram[7]:        11         5        15        18        21        14        10        11         6        12        12        10        11        16        11        12 
dram[8]:         8        12        10        14        11        13        11        11        23        26        12        12        13        13        16        12 
dram[9]:         7        10        11        17        10        13        12         8        11        16        17        17         7        12         4        12 
dram[10]:        10         6         8        13        11        19         5        12        16        10        22        18         5         4        14         8 
dram[11]:         8        10        15        23        10        14        18        12        10        12        11        12         9        16         8         8 
dram[12]:        11         7        10         9        19        10        12        15        15         9         9        14        10        12         6         5 
dram[13]:        11         6        15        13        11        12        12         7        11        10        11        11        10        19        13        14 
dram[14]:         7         8        16        12        12         7        11        11        10         8         0        21        10         8        16        11 
dram[15]:        10        16        26        15        21        11        10        13        12        22        20        20         0         0         6         7 
maximum service time to same row:
dram[0]:      6038      6015      6006      6011      6035      6021      6013      6026      6431      6037      6004      6013      6401      6019      6425      6425 
dram[1]:      6014      6453      6034      5987      6018      6040      6304      6017      6406      6929      5165      5977      6041      6062      6774      5974 
dram[2]:      6035      6441      5992      6016      6396      6407      6002      6041      6367      5983      6378      6033      6405      6412      6015      6011 
dram[3]:      5981      5998      6014      6010      6063      6064      6030      6033      6008      6403      6031      6036      6458      6404      6058      6023 
dram[4]:      5982      5995      5997      6004      6285      6013      6020      6027      6412      6401      6047      6991      6030      6056      6014      6032 
dram[5]:      6018      5985      6011      5983      6057      6054      6004      6005      6059      5980      6003      6022      6050      6029      6034      6400 
dram[6]:      6452      6027      6001      6035      6057      6367      5995      5993      5978      5990      6372      6369      6446      6454      5992      6017 
dram[7]:      6439      7075      6390      6004      6383      6395      6282      6011      6000      6021      6402      7310      6423      6418      6432      6035 
dram[8]:      6033      5990      5991      5976      6008      6035      6041      6010      6019      6015      6411      7159      6061      6064      6026      6003 
dram[9]:      5986      5996      5993      5992      6415      6012      6006      6013      5989      5988      6019      6016      6062      6414      5998      6029 
dram[10]:      5988      6008      6011      6005      6384      6381      6003      5987      5993      6391      5991      5986      6066      6946      6806      6828 
dram[11]:      6003      6028      6022      6018      6406      6118      6109      6869      6373      6371      5292      6114      6075      6130      6430      6432 
dram[12]:      6006      6006      6378      6373      6016      6029      6011      6007      6040      6018      6008      6820      6413      6415      6044      5991 
dram[13]:      6812      6009      6007      5982      6059      6362      6010      6019      6429      6044      5165      6375      6431      6407      5990      5994 
dram[14]:      5994      5993      5978      5986      6819      6394      6056      7045      6375      6399      5995      5991      6055      5987      6019      6011 
dram[15]:      6054      6050      6005      6555      6058      6387      6013      5982      6386      5984      5328      6557      6982      6579      6442      6616 
average row accesses per activate:
dram[0]:  3.600000  3.250000  4.900000  5.875000  5.636364  5.800000  3.692308  4.727273  3.833333  4.555555  5.125000  5.000000 10.500000  3.800000  4.285714  5.600000 
dram[1]:  4.500000  5.444445  6.000000  5.300000  5.090909  4.142857  5.000000  5.500000  2.785714  4.857143  8.333333 15.000000  5.142857  4.666667  5.500000  7.500000 
dram[2]:  4.000000  3.888889  5.444445  5.500000  3.769231  5.875000  5.000000  4.181818  7.250000  5.500000  6.200000  6.500000  7.000000  5.000000  4.375000  4.181818 
dram[3]:  4.285714  4.333333  4.181818  4.666667  5.083333  4.076923  4.333333  4.583333  3.166667  3.545455  8.250000 17.000000  4.000000  3.333333  7.000000  7.666667 
dram[4]:  4.200000  3.800000  5.250000  5.375000  5.000000  5.111111  3.833333  3.357143  3.909091  3.285714 12.500000  7.666667  5.800000  4.285714  5.000000  5.750000 
dram[5]:  4.071429  4.500000  4.222222  4.333333  4.333333  4.000000  3.375000  3.400000  5.800000  4.153846 14.000000 15.500000 18.000000 20.000000  2.066667 10.333333 
dram[6]:  3.363636  5.125000  4.750000  3.272727  6.125000  6.500000  4.428571  5.727273  4.181818  3.666667  8.500000  9.333333  6.750000  5.250000  4.714286  3.750000 
dram[7]:  4.166667  6.500000  4.000000  6.142857  4.400000  5.250000  4.142857  4.666667  3.900000  7.000000 12.000000  5.250000  2.900000  4.500000  5.111111  5.250000 
dram[8]:  4.833333  7.500000  4.888889  4.181818  6.625000  4.636364  5.000000  4.181818  9.333333  9.250000  9.333333  4.500000  7.600000  7.600000  4.625000  4.777778 
dram[9]:  6.000000  3.300000  4.250000  3.583333  7.000000  5.100000  5.000000  3.466667  5.500000  5.428571  4.900000  7.666667  4.800000 11.000000  7.000000  4.600000 
dram[10]:  7.500000  2.666667  4.181818  5.250000  4.200000  6.555555  3.615385  4.250000  4.777778  3.500000 16.000000  5.666667  4.600000  4.000000  5.166667  7.750000 
dram[11]:  4.875000  5.285714  6.857143  6.833333  3.928571  8.571428  9.750000  4.100000  3.900000  5.111111  5.000000  7.000000  4.571429  4.714286  3.909091  4.777778 
dram[12]:  4.500000  3.200000  3.750000  3.545455  6.571429  6.000000  5.250000  4.916667  6.571429  4.600000  7.750000  5.800000  5.000000  7.666667  3.444444  3.100000 
dram[13]:  4.000000  4.375000  7.500000  5.000000  4.333333  5.500000  5.454545  3.733333  5.500000  4.428571  5.142857  5.166667  8.500000  7.750000  9.500000  3.750000 
dram[14]:  3.916667  5.100000  7.166667  5.750000  3.818182  3.909091  4.083333  5.111111  3.909091  3.900000 21.000000 11.000000  6.000000  4.222222  5.777778  4.181818 
dram[15]:  4.272727  4.800000  6.833333  6.000000  7.571429  5.500000  5.090909  5.888889  6.111111  5.600000  9.333333  6.750000 18.000000 18.000000  3.090909  5.400000 
average row locality = 10226/2080 = 4.916346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1452      1380      1294      1294      1286      1265      1248      1212      1292      1425      1300      1294      1765      1950      1690      1680
dram[1]:       1338      1333      1515      1537      1312      1302      1299      1477      1439      1441      3123      1585      1546      1374      1519      1392
dram[2]:       1605      1447      1289      1326      1234      1334      1413      1365      1515      1436      1524      1590      1305      1380      1426      1279
dram[3]:       1523      1726      1262      1379      1199      1232      1293      1336      1314      1271      1525      1496      1743      1903      1720      1755
dram[4]:       1344      1382      1480      1324      1309      1372      1309      1348      1292      1297      1654      1674      1526      1530      1317      1324
dram[5]:       1256      1276      1352      1365      1287      1312      1292      1312      1230      1215      1550      1549      1958      1893      1500      1470
dram[6]:       1421      1316      1390      1371      1315      1220      1337      1222      1278      1275      1388      1590      1698      1842      1398      1570
dram[7]:       1839      1649      1428      1285      1268      1363      1234      1294      1246      1316      1797      2046      1607      1421      1254      1381
dram[8]:       1522      1514      1274      1369      1243      1276      1304      1367      1543      1303      1573      1594      1397      1333      1391      1354
dram[9]:       1477      1439      1207      1321      1217      1289      1333      1338      1362      1377      1302      1179      1774      1750      1824      1592
dram[10]:       1206      1500      1287      1414      1235      1229      1348      1297      1340      1299      1455      1381      1749      1897      1594      1639
dram[11]:       1346      1432      1335      1403      1246      1235      1314      1317      1422      1326      2302      1605      1411      1525      1397      1365
dram[12]:       1423      1464      1459      1328      1321      1252      1178      1210      1210      1280      1474      1584      1664      1872      1556      1495
dram[13]:       1486      1481      1356      1230      1348      1268      1260      1333      1373      1493      1710      1453      1414      1446      1399      1308
dram[14]:       1339      1271      1339      1235      1309      1343      1265      1381      1335      1379      1752      1735      1518      1333      1253      1362
dram[15]:       1335      1380      1371      1504      1259      1244      1396      1283      1321      1222      2412      1680      2020      2042      1496      1556
maximum mf latency per bank:
dram[0]:        722       717       696       715       721       711       774       803       725       699       738       683       685       714       696       686
dram[1]:        850      1465      1480      1485      1461      1123       780      1434      1472       692      1742      1442      1475      1076      1449      1443
dram[2]:        736       737       704       714       718       734       729       728       671       714       681       687       710       724       744       761
dram[3]:        746       725       685       707       729       701       739       743       685       711       687       679       721       729       696       731
dram[4]:        718       724       698       691       705       700       720       725       716       694       673       665       766       779       702       716
dram[5]:        726       676       721       695       715       728       735       777       723       718       719       703       717       674       714       680
dram[6]:        763       682       706       792       723       731       776       775       711       713       721       704       685       711       730       717
dram[7]:        699       685       690       712       713       715       765       711       749       673       681       686       734       714       705       684
dram[8]:        682       702       675       691       713       697       697       691       692       710       676       683       721       712       675       699
dram[9]:        714       690       711       675       697       728       778       719       710       693       693       724       731       685       701       709
dram[10]:        694       697       731       710       740       723       767       733       683       686       678       740       713       679       681       707
dram[11]:        742       728       756       739       738       761       776       727       673       693      1445       755       710       748       733       734
dram[12]:        707       730       675       713       686       698       717       754       703       735       677       676       722       686       707       720
dram[13]:        763       727       726       721       826       724       748       746       713       676       678       676       715       717       744       729
dram[14]:        694       691       695       709       750       757       706       684       706       718       670       670       696       710       699       708
dram[15]:       1232      1192       684      1214       869      1228      1230      1240      1201       862      1443      1212       653      1209       840       840
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69481 n_act=141 n_pre=125 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009333
n_activity=24082 dram_eff=0.02728
bk0: 36a 68005i bk1: 39a 67506i bk2: 49a 67992i bk3: 47a 68219i bk4: 62a 67407i bk5: 58a 67707i bk6: 48a 66983i bk7: 52a 67659i bk8: 46a 67358i bk9: 41a 68296i bk10: 41a 68310i bk11: 40a 68441i bk12: 21a 69830i bk13: 19a 69072i bk14: 30a 68666i bk15: 28a 69346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785388
Row_Buffer_Locality_read = 0.785388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.064450
Bank_Level_Parallism_Col = 1.642616
Bank_Level_Parallism_Ready = 1.100457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429372 

BW Util details:
bwutil = 0.009333 
total_CMD = 70396 
util_bw = 657 
Wasted_Col = 11528 
Wasted_Row = 5348 
Idle = 52863 

BW Util Bottlenecks: 
RCDc_limit = 13409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6667 
rwq = 0 
CCDLc_limit_alone = 6667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69481 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 657 
Row_Bus_Util =  0.003779 
CoL_Bus_Util = 0.009333 
Either_Row_CoL_Bus_Util = 0.012998 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.008743 
queue_avg = 0.674598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.674598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69460 n_act=134 n_pre=118 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009773
n_activity=23003 dram_eff=0.02991
bk0: 45a 67774i bk1: 49a 68084i bk2: 48a 68304i bk3: 53a 67479i bk4: 56a 67415i bk5: 58a 66997i bk6: 40a 68595i bk7: 44a 68381i bk8: 39a 67074i bk9: 34a 68755i bk10: 25a 69786i bk11: 30a 69921i bk12: 36a 68527i bk13: 42a 68231i bk14: 44a 68193i bk15: 45a 68724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805233
Row_Buffer_Locality_read = 0.805233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.203332
Bank_Level_Parallism_Col = 1.649690
Bank_Level_Parallism_Ready = 1.085756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418301 

BW Util details:
bwutil = 0.009773 
total_CMD = 70396 
util_bw = 688 
Wasted_Col = 11144 
Wasted_Row = 3955 
Idle = 54609 

BW Util Bottlenecks: 
RCDc_limit = 12716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6781 
rwq = 0 
CCDLc_limit_alone = 6781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69460 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 688 
Row_Bus_Util =  0.003580 
CoL_Bus_Util = 0.009773 
Either_Row_CoL_Bus_Util = 0.013296 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.004274 
queue_avg = 0.711120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.71112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69537 n_act=127 n_pre=111 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008935
n_activity=21273 dram_eff=0.02957
bk0: 32a 68442i bk1: 35a 68138i bk2: 49a 68124i bk3: 44a 68548i bk4: 49a 67380i bk5: 47a 68185i bk6: 45a 68018i bk7: 46a 67671i bk8: 29a 69540i bk9: 33a 68914i bk10: 31a 69279i bk11: 26a 69462i bk12: 42a 68736i bk13: 40a 68306i bk14: 35a 68274i bk15: 46a 67247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798092
Row_Buffer_Locality_read = 0.798092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.171958
Bank_Level_Parallism_Col = 1.723539
Bank_Level_Parallism_Ready = 1.139905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473283 

BW Util details:
bwutil = 0.008935 
total_CMD = 70396 
util_bw = 629 
Wasted_Col = 10186 
Wasted_Row = 4241 
Idle = 55340 

BW Util Bottlenecks: 
RCDc_limit = 12042 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6512 
rwq = 0 
CCDLc_limit_alone = 6512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69537 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 629 
Row_Bus_Util =  0.003381 
CoL_Bus_Util = 0.008935 
Either_Row_CoL_Bus_Util = 0.012202 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.009313 
queue_avg = 0.615731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.615731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69567 n_act=129 n_pre=113 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008481
n_activity=22537 dram_eff=0.02649
bk0: 30a 68562i bk1: 26a 68973i bk2: 46a 68050i bk3: 42a 68478i bk4: 61a 67690i bk5: 53a 67400i bk6: 52a 67484i bk7: 55a 67500i bk8: 38a 67815i bk9: 39a 67759i bk10: 33a 69357i bk11: 34a 69842i bk12: 24a 68965i bk13: 20a 69016i bk14: 21a 69767i bk15: 23a 69578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783920
Row_Buffer_Locality_read = 0.783920
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.971801
Bank_Level_Parallism_Col = 1.569288
Bank_Level_Parallism_Ready = 1.063652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.399379 

BW Util details:
bwutil = 0.008481 
total_CMD = 70396 
util_bw = 597 
Wasted_Col = 10404 
Wasted_Row = 4567 
Idle = 54828 

BW Util Bottlenecks: 
RCDc_limit = 12271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5172 
rwq = 0 
CCDLc_limit_alone = 5172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69567 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 597 
Row_Bus_Util =  0.003438 
CoL_Bus_Util = 0.008481 
Either_Row_CoL_Bus_Util = 0.011776 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.012063 
queue_avg = 0.426729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.426729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69500 n_act=140 n_pre=124 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009106
n_activity=23211 dram_eff=0.02762
bk0: 42a 68189i bk1: 38a 68254i bk2: 42a 68399i bk3: 43a 68498i bk4: 45a 68140i bk5: 46a 68246i bk6: 46a 67575i bk7: 47a 67188i bk8: 43a 67743i bk9: 46a 67227i bk10: 25a 70005i bk11: 23a 69796i bk12: 29a 68976i bk13: 30a 68474i bk14: 50a 67907i bk15: 46a 68313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781591
Row_Buffer_Locality_read = 0.781591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.178032
Bank_Level_Parallism_Col = 1.687220
Bank_Level_Parallism_Ready = 1.084243
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449171 

BW Util details:
bwutil = 0.009106 
total_CMD = 70396 
util_bw = 641 
Wasted_Col = 10813 
Wasted_Row = 4178 
Idle = 54764 

BW Util Bottlenecks: 
RCDc_limit = 13298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6263 
rwq = 0 
CCDLc_limit_alone = 6263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69500 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 641 
Row_Bus_Util =  0.003750 
CoL_Bus_Util = 0.009106 
Either_Row_CoL_Bus_Util = 0.012728 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.010045 
queue_avg = 0.510114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.510114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69466 n_act=147 n_pre=131 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009489
n_activity=22411 dram_eff=0.02981
bk0: 57a 66729i bk1: 54a 67743i bk2: 38a 68156i bk3: 39a 68423i bk4: 52a 67538i bk5: 52a 67021i bk6: 54a 66326i bk7: 51a 66604i bk8: 58a 67866i bk9: 54a 67357i bk10: 28a 69656i bk11: 31a 69751i bk12: 18a 70109i bk13: 20a 70212i bk14: 31a 67039i bk15: 31a 69691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779940
Row_Buffer_Locality_read = 0.779940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.332762
Bank_Level_Parallism_Col = 1.757568
Bank_Level_Parallism_Ready = 1.112275
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504580 

BW Util details:
bwutil = 0.009489 
total_CMD = 70396 
util_bw = 668 
Wasted_Col = 10844 
Wasted_Row = 4256 
Idle = 54628 

BW Util Bottlenecks: 
RCDc_limit = 13922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6411 
rwq = 0 
CCDLc_limit_alone = 6411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69466 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 668 
Row_Bus_Util =  0.003949 
CoL_Bus_Util = 0.009489 
Either_Row_CoL_Bus_Util = 0.013211 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.017204 
queue_avg = 0.567831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.567831
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69517 n_act=132 n_pre=116 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009106
n_activity=21959 dram_eff=0.02919
bk0: 37a 67658i bk1: 41a 68507i bk2: 38a 68537i bk3: 36a 67734i bk4: 49a 68462i bk5: 52a 68555i bk6: 62a 66536i bk7: 63a 67319i bk8: 46a 67636i bk9: 44a 67440i bk10: 34a 69327i bk11: 28a 69703i bk12: 27a 69528i bk13: 21a 69524i bk14: 33a 68792i bk15: 30a 68423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794072
Row_Buffer_Locality_read = 0.794072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.114166
Bank_Level_Parallism_Col = 1.628582
Bank_Level_Parallism_Ready = 1.070203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476448 

BW Util details:
bwutil = 0.009106 
total_CMD = 70396 
util_bw = 641 
Wasted_Col = 10685 
Wasted_Row = 4423 
Idle = 54647 

BW Util Bottlenecks: 
RCDc_limit = 12547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5692 
rwq = 0 
CCDLc_limit_alone = 5692 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69517 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 641 
Row_Bus_Util =  0.003523 
CoL_Bus_Util = 0.009106 
Either_Row_CoL_Bus_Util = 0.012487 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.011377 
queue_avg = 0.535016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.535016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69571 n_act=126 n_pre=110 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008552
n_activity=23196 dram_eff=0.02595
bk0: 25a 69120i bk1: 26a 69516i bk2: 36a 68500i bk3: 43a 68643i bk4: 44a 67913i bk5: 42a 68382i bk6: 58a 66874i bk7: 56a 67484i bk8: 39a 68027i bk9: 35a 69386i bk10: 24a 69868i bk11: 21a 69422i bk12: 29a 68111i bk13: 36a 68534i bk14: 46a 68365i bk15: 42a 68449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790698
Row_Buffer_Locality_read = 0.790698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.921723
Bank_Level_Parallism_Col = 1.548029
Bank_Level_Parallism_Ready = 1.053156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393426 

BW Util details:
bwutil = 0.008552 
total_CMD = 70396 
util_bw = 602 
Wasted_Col = 10435 
Wasted_Row = 4753 
Idle = 54606 

BW Util Bottlenecks: 
RCDc_limit = 12016 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5106 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69571 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 602 
Row_Bus_Util =  0.003352 
CoL_Bus_Util = 0.008552 
Either_Row_CoL_Bus_Util = 0.011719 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.015758 
queue_avg = 0.478564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.478564
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69579 n_act=112 n_pre=96 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008807
n_activity=20534 dram_eff=0.03019
bk0: 29a 69200i bk1: 30a 69445i bk2: 44a 68338i bk3: 46a 67682i bk4: 53a 68453i bk5: 51a 67950i bk6: 45a 68239i bk7: 46a 67847i bk8: 28a 69530i bk9: 37a 69327i bk10: 28a 69659i bk11: 27a 69118i bk12: 38a 69052i bk13: 38a 69134i bk14: 37a 68568i bk15: 43a 68118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819355
Row_Buffer_Locality_read = 0.819355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.000880
Bank_Level_Parallism_Col = 1.655706
Bank_Level_Parallism_Ready = 1.095161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.486274 

BW Util details:
bwutil = 0.008807 
total_CMD = 70396 
util_bw = 620 
Wasted_Col = 9369 
Wasted_Row = 3653 
Idle = 56754 

BW Util Bottlenecks: 
RCDc_limit = 10590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5625 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69579 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 620 
Row_Bus_Util =  0.002955 
CoL_Bus_Util = 0.008807 
Either_Row_CoL_Bus_Util = 0.011606 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.013464 
queue_avg = 0.362478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.362478
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69544 n_act=127 n_pre=111 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008907
n_activity=23407 dram_eff=0.02679
bk0: 30a 69309i bk1: 33a 68219i bk2: 51a 67332i bk3: 43a 67791i bk4: 56a 68518i bk5: 51a 67813i bk6: 55a 67180i bk7: 52a 66808i bk8: 33a 68980i bk9: 38a 68546i bk10: 49a 67992i bk11: 46a 68798i bk12: 24a 69130i bk13: 22a 69805i bk14: 21a 69491i bk15: 23a 69305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797448
Row_Buffer_Locality_read = 0.797448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.999875
Bank_Level_Parallism_Col = 1.633304
Bank_Level_Parallism_Ready = 1.116427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388780 

BW Util details:
bwutil = 0.008907 
total_CMD = 70396 
util_bw = 627 
Wasted_Col = 10658 
Wasted_Row = 4689 
Idle = 54422 

BW Util Bottlenecks: 
RCDc_limit = 12122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6315 
rwq = 0 
CCDLc_limit_alone = 6315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69544 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 627 
Row_Bus_Util =  0.003381 
CoL_Bus_Util = 0.008907 
Either_Row_CoL_Bus_Util = 0.012103 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.015258 
queue_avg = 0.597619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.597619
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69515 n_act=135 n_pre=119 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009106
n_activity=20658 dram_eff=0.03103
bk0: 45a 68860i bk1: 32a 67570i bk2: 46a 67585i bk3: 42a 68348i bk4: 63a 66314i bk5: 59a 68028i bk6: 47a 67010i bk7: 51a 67331i bk8: 43a 68321i bk9: 42a 67778i bk10: 32a 69771i bk11: 34a 68824i bk12: 23a 69132i bk13: 20a 69249i bk14: 31a 69098i bk15: 31a 69448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789392
Row_Buffer_Locality_read = 0.789392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.274143
Bank_Level_Parallism_Col = 1.703959
Bank_Level_Parallism_Ready = 1.093604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495369 

BW Util details:
bwutil = 0.009106 
total_CMD = 70396 
util_bw = 641 
Wasted_Col = 10419 
Wasted_Row = 4027 
Idle = 55309 

BW Util Bottlenecks: 
RCDc_limit = 12847 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6111 
rwq = 0 
CCDLc_limit_alone = 6111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69515 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 641 
Row_Bus_Util =  0.003608 
CoL_Bus_Util = 0.009106 
Either_Row_CoL_Bus_Util = 0.012515 
Issued_on_Two_Bus_Simul_Util = 0.000199 
issued_two_Eff = 0.015891 
queue_avg = 0.555827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.555827
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69525 n_act=125 n_pre=109 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009219
n_activity=22651 dram_eff=0.02865
bk0: 39a 68582i bk1: 37a 68842i bk2: 48a 68734i bk3: 41a 69002i bk4: 55a 67008i bk5: 60a 68445i bk6: 39a 69394i bk7: 41a 68024i bk8: 39a 68212i bk9: 46a 68200i bk10: 25a 69335i bk11: 28a 69581i bk12: 32a 68653i bk13: 33a 68590i bk14: 43a 67856i bk15: 43a 67943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807396
Row_Buffer_Locality_read = 0.807396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.961896
Bank_Level_Parallism_Col = 1.585013
Bank_Level_Parallism_Ready = 1.083205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401493 

BW Util details:
bwutil = 0.009219 
total_CMD = 70396 
util_bw = 649 
Wasted_Col = 10527 
Wasted_Row = 4413 
Idle = 54807 

BW Util Bottlenecks: 
RCDc_limit = 11918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5637 
rwq = 0 
CCDLc_limit_alone = 5637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69525 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 649 
Row_Bus_Util =  0.003324 
CoL_Bus_Util = 0.009219 
Either_Row_CoL_Bus_Util = 0.012373 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.013777 
queue_avg = 0.430948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.430948
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69541 n_act=130 n_pre=114 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008822
n_activity=23047 dram_eff=0.02694
bk0: 36a 68387i bk1: 32a 68010i bk2: 30a 68654i bk3: 39a 67835i bk4: 46a 68537i bk5: 54a 68170i bk6: 63a 67422i bk7: 59a 67038i bk8: 46a 68349i bk9: 46a 67621i bk10: 31a 69501i bk11: 29a 69298i bk12: 25a 68984i bk13: 23a 69626i bk14: 31a 68366i bk15: 31a 67825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790660
Row_Buffer_Locality_read = 0.790660
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.137754
Bank_Level_Parallism_Col = 1.726681
Bank_Level_Parallism_Ready = 1.125604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451711 

BW Util details:
bwutil = 0.008822 
total_CMD = 70396 
util_bw = 621 
Wasted_Col = 10330 
Wasted_Row = 4642 
Idle = 54803 

BW Util Bottlenecks: 
RCDc_limit = 12351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6626 
rwq = 0 
CCDLc_limit_alone = 6626 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69541 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 621 
Row_Bus_Util =  0.003466 
CoL_Bus_Util = 0.008822 
Either_Row_CoL_Bus_Util = 0.012146 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.011696 
queue_avg = 0.612748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.612748
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69541 n_act=124 n_pre=108 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00902
n_activity=23521 dram_eff=0.027
bk0: 32a 68590i bk1: 35a 68527i bk2: 45a 68545i bk3: 45a 68196i bk4: 39a 68178i bk5: 44a 68621i bk6: 60a 67257i bk7: 56a 66946i bk8: 33a 68986i bk9: 31a 69012i bk10: 36a 68944i bk11: 31a 69173i bk12: 34a 69486i bk13: 31a 69317i bk14: 38a 68922i bk15: 45a 67582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804724
Row_Buffer_Locality_read = 0.804724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.945420
Bank_Level_Parallism_Col = 1.643268
Bank_Level_Parallism_Ready = 1.129134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419534 

BW Util details:
bwutil = 0.009020 
total_CMD = 70396 
util_bw = 635 
Wasted_Col = 10375 
Wasted_Row = 4765 
Idle = 54621 

BW Util Bottlenecks: 
RCDc_limit = 11815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5890 
rwq = 0 
CCDLc_limit_alone = 5890 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69541 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 635 
Row_Bus_Util =  0.003296 
CoL_Bus_Util = 0.009020 
Either_Row_CoL_Bus_Util = 0.012146 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.014035 
queue_avg = 0.466149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.466149
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69495 n_act=137 n_pre=121 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009347
n_activity=22333 dram_eff=0.02946
bk0: 47a 67407i bk1: 51a 67935i bk2: 43a 68639i bk3: 46a 68341i bk4: 42a 67799i bk5: 43a 67415i bk6: 49a 67577i bk7: 46a 68471i bk8: 43a 67798i bk9: 39a 67888i bk10: 21a 70052i bk11: 22a 69842i bk12: 30a 69140i bk13: 38a 68197i bk14: 52a 68078i bk15: 46a 67773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791793
Row_Buffer_Locality_read = 0.791793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.111030
Bank_Level_Parallism_Col = 1.646811
Bank_Level_Parallism_Ready = 1.088146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439787 

BW Util details:
bwutil = 0.009347 
total_CMD = 70396 
util_bw = 658 
Wasted_Col = 11015 
Wasted_Row = 4737 
Idle = 53986 

BW Util Bottlenecks: 
RCDc_limit = 13041 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6115 
rwq = 0 
CCDLc_limit_alone = 6115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69495 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 658 
Row_Bus_Util =  0.003665 
CoL_Bus_Util = 0.009347 
Either_Row_CoL_Bus_Util = 0.012799 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.016648 
queue_avg = 0.530158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.530158
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=70396 n_nop=69544 n_act=114 n_pre=98 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009262
n_activity=21706 dram_eff=0.03004
bk0: 47a 67783i bk1: 48a 67987i bk2: 41a 68954i bk3: 36a 69012i bk4: 53a 68550i bk5: 55a 67862i bk6: 56a 67951i bk7: 53a 68165i bk8: 55a 68280i bk9: 56a 67959i bk10: 28a 69805i bk11: 27a 69498i bk12: 18a 70227i bk13: 18a 70145i bk14: 34a 67588i bk15: 27a 69330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825153
Row_Buffer_Locality_read = 0.825153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.880402
Bank_Level_Parallism_Col = 1.515313
Bank_Level_Parallism_Ready = 1.065951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362185 

BW Util details:
bwutil = 0.009262 
total_CMD = 70396 
util_bw = 652 
Wasted_Col = 10108 
Wasted_Row = 4073 
Idle = 55563 

BW Util Bottlenecks: 
RCDc_limit = 10905 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5196 
rwq = 0 
CCDLc_limit_alone = 5196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70396 
n_nop = 69544 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 652 
Row_Bus_Util =  0.003012 
CoL_Bus_Util = 0.009262 
Either_Row_CoL_Bus_Util = 0.012103 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.014085 
queue_avg = 0.345048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.345048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 49, Reservation_fails = 1578
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 55, Reservation_fails = 797
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 49, Reservation_fails = 405
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 55, Reservation_fails = 1187
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1288
L2_total_cache_reservation_fails = 3967
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3967
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12067
Req_Network_injected_packets_per_cycle =       3.2602 
Req_Network_conflicts_per_cycle =       0.9856
Req_Network_conflicts_per_cycle_util =       2.2512
Req_Bank_Level_Parallism =       7.4467
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1719
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1364

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12067
Reply_Network_injected_packets_per_cycle =        3.2602
Reply_Network_conflicts_per_cycle =        1.2047
Reply_Network_conflicts_per_cycle_util =       2.7642
Reply_Bank_Level_Parallism =       7.4807
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1336
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0858
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2413 (cycle/sec)
gpgpu_silicon_slowdown = 497306x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
