// Seed: 1355373858
module module_0 (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand module_0,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11
    , id_19,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    output wire id_15,
    input wor id_16,
    output wand id_17
);
  wire id_20;
  tri1 id_21;
  assign id_21 = 1;
  wand id_22 = id_12;
  tri0 id_23 = id_22;
  assign id_21 = id_4;
  wire id_24;
  wire id_25;
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2,
    input wand id_3,
    input wor id_4,
    input uwire id_5,
    output tri id_6,
    output wand id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input wire id_13,
    output supply0 id_14
);
  wire id_16;
  module_0(
      id_5,
      id_10,
      id_10,
      id_5,
      id_1,
      id_3,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_8,
      id_13,
      id_10,
      id_1,
      id_14,
      id_12,
      id_6
  );
  reg id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  always repeat (id_25) id_23 = #1 1;
endmodule
