{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493060614915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493060614924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 00:33:34 2017 " "Processing started: Tue Apr 25 00:33:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493060614924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060614924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reorder_buffer -c reorder_buffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off reorder_buffer -c reorder_buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060614924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493060615380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493060615380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-m " "Found design unit 1: multiplexer-m" {  } { { "multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630985 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/multiplexer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060630985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/fetch/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/fetch/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../FETCH/registers.vhd" "" { Text "C:/Users/dell/Desktop/FETCH/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630989 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../FETCH/registers.vhd" "" { Text "C:/Users/dell/Desktop/FETCH/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060630989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorder_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reorder_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reorder_buffer-ROB " "Found design unit 1: reorder_buffer-ROB" {  } { { "reorder_buffer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/reorder_buffer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630992 ""} { "Info" "ISGN_ENTITY_NAME" "1 reorder_buffer " "Found entity 1: reorder_buffer" {  } { { "reorder_buffer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/reorder_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060630992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493060630995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060630995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reorder_buffer " "Elaborating entity \"reorder_buffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493060631037 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "N reorder_buffer.vhd(9) " "VHDL error at reorder_buffer.vhd(9): formal port or parameter \"N\" must have actual or default value" {  } { { "reorder_buffer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/reorder_buffer.vhd" 9 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1493060631040 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "X math_real_vhdl1993.vhd(2898) " "VHDL error at math_real_vhdl1993.vhd(2898): formal port or parameter \"X\" must have actual or default value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2898 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1493060631040 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "LOG2 reorder_buffer.vhd(27) " "VHDL Subprogram error at reorder_buffer.vhd(27):  failed to elaborate call to subprogram \"LOG2\"" {  } { { "reorder_buffer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/reorder_buffer.vhd" 27 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493060631041 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"-\" reorder_buffer.vhd(27) " "VHDL Operator error at reorder_buffer.vhd(27): failed to evaluate call to operator \"\"-\"\"" {  } { { "reorder_buffer.vhd" "" { Text "C:/Users/dell/Desktop/DECODE/reorder_buffer.vhd" 27 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493060631041 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493060631041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493060631224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 25 00:33:51 2017 " "Processing ended: Tue Apr 25 00:33:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493060631224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493060631224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493060631224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060631224 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493060631875 ""}
