{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741677982439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741677982452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 14:26:22 2025 " "Processing started: Tue Mar 11 14:26:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741677982452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741677982452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741677982452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741677994597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741677994597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/bram.sv " "Can't analyze file -- file ../src/bram.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1741678166230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/alu.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""} { "Info" "ISGN_ENTITY_NAME" "2 selOperand " "Found entity 2: selOperand" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlSel " "Found entity 3: controlSel" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftLeft " "Found entity 4: shiftLeft" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftRight " "Found entity 5: shiftRight" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""} { "Info" "ISGN_ENTITY_NAME" "6 selOutputAlu " "Found entity 6: selOutputAlu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genImm " "Found entity 1: genImm" {  } { { "../src/genImm.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/genImm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerSet " "Found entity 1: registerSet" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166273 ""} { "Info" "ISGN_ENTITY_NAME" "2 register32bit " "Found entity 2: register32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166273 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder32bit " "Found entity 3: decoder32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166273 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32 " "Found entity 4: mux32" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741678166273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678166273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lsu.sv(132) " "Verilog HDL error at lsu.sv(132): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 132 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166278 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lsu.sv(145) " "Verilog HDL error at lsu.sv(145): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 145 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166279 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lsu.sv(158) " "Verilog HDL error at lsu.sv(158): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166279 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lsu.sv(174) " "Verilog HDL error at lsu.sv(174): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166280 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lsu.sv(190) " "Verilog HDL error at lsu.sv(190): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166280 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw lsu.sv(208) " "Verilog HDL error at lsu.sv(208): object \"sw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 208 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166281 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "button lsu.sv(209) " "Verilog HDL error at lsu.sv(209): object \"button\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/lsu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/lsu.sv" 209 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1741678166281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741678200753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 11 14:30:00 2025 " "Processing ended: Tue Mar 11 14:30:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741678200753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:38 " "Elapsed time: 00:03:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741678200753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741678200753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678200753 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741678220888 ""}
