// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_6_i,
        col_sum_6_o,
        col_sum_6_o_ap_vld,
        col_sum_8_i,
        col_sum_8_o,
        col_sum_8_o_ap_vld,
        col_sum_10_i,
        col_sum_10_o,
        col_sum_10_o_ap_vld,
        col_sum_12_i,
        col_sum_12_o,
        col_sum_12_o_ap_vld,
        col_sum_14_i,
        col_sum_14_o,
        col_sum_14_o_ap_vld,
        col_sum_16_i,
        col_sum_16_o,
        col_sum_16_o_ap_vld,
        col_sum_18_i,
        col_sum_18_o,
        col_sum_18_o_ap_vld,
        col_sum_20_i,
        col_sum_20_o,
        col_sum_20_o_ap_vld,
        col_sum_22_i,
        col_sum_22_o,
        col_sum_22_o_ap_vld,
        col_sum_24_i,
        col_sum_24_o,
        col_sum_24_o_ap_vld,
        col_sum_26_i,
        col_sum_26_o,
        col_sum_26_o_ap_vld,
        col_sum_28_i,
        col_sum_28_o,
        col_sum_28_o_ap_vld,
        col_sum_30_i,
        col_sum_30_o,
        col_sum_30_o_ap_vld,
        col_sum_32_i,
        col_sum_32_o,
        col_sum_32_o_ap_vld,
        col_sum_34_i,
        col_sum_34_o,
        col_sum_34_o_ap_vld,
        col_sum_36_i,
        col_sum_36_o,
        col_sum_36_o_ap_vld,
        col_sum_38_i,
        col_sum_38_o,
        col_sum_38_o_ap_vld,
        col_sum_40_i,
        col_sum_40_o,
        col_sum_40_o_ap_vld,
        col_sum_42_i,
        col_sum_42_o,
        col_sum_42_o_ap_vld,
        col_sum_44_i,
        col_sum_44_o,
        col_sum_44_o_ap_vld,
        col_sum_46_i,
        col_sum_46_o,
        col_sum_46_o_ap_vld,
        col_sum_48_i,
        col_sum_48_o,
        col_sum_48_o_ap_vld,
        col_sum_50_i,
        col_sum_50_o,
        col_sum_50_o_ap_vld,
        col_sum_52_i,
        col_sum_52_o,
        col_sum_52_o_ap_vld,
        col_sum_54_i,
        col_sum_54_o,
        col_sum_54_o_ap_vld,
        col_sum_56_i,
        col_sum_56_o,
        col_sum_56_o_ap_vld,
        col_sum_58_i,
        col_sum_58_o,
        col_sum_58_o_ap_vld,
        col_sum_60_i,
        col_sum_60_o,
        col_sum_60_o_ap_vld,
        col_sum_62_i,
        col_sum_62_o,
        col_sum_62_o_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_6_i;
output  [23:0] col_sum_6_o;
output   col_sum_6_o_ap_vld;
input  [23:0] col_sum_8_i;
output  [23:0] col_sum_8_o;
output   col_sum_8_o_ap_vld;
input  [23:0] col_sum_10_i;
output  [23:0] col_sum_10_o;
output   col_sum_10_o_ap_vld;
input  [23:0] col_sum_12_i;
output  [23:0] col_sum_12_o;
output   col_sum_12_o_ap_vld;
input  [23:0] col_sum_14_i;
output  [23:0] col_sum_14_o;
output   col_sum_14_o_ap_vld;
input  [23:0] col_sum_16_i;
output  [23:0] col_sum_16_o;
output   col_sum_16_o_ap_vld;
input  [23:0] col_sum_18_i;
output  [23:0] col_sum_18_o;
output   col_sum_18_o_ap_vld;
input  [23:0] col_sum_20_i;
output  [23:0] col_sum_20_o;
output   col_sum_20_o_ap_vld;
input  [23:0] col_sum_22_i;
output  [23:0] col_sum_22_o;
output   col_sum_22_o_ap_vld;
input  [23:0] col_sum_24_i;
output  [23:0] col_sum_24_o;
output   col_sum_24_o_ap_vld;
input  [23:0] col_sum_26_i;
output  [23:0] col_sum_26_o;
output   col_sum_26_o_ap_vld;
input  [23:0] col_sum_28_i;
output  [23:0] col_sum_28_o;
output   col_sum_28_o_ap_vld;
input  [23:0] col_sum_30_i;
output  [23:0] col_sum_30_o;
output   col_sum_30_o_ap_vld;
input  [23:0] col_sum_32_i;
output  [23:0] col_sum_32_o;
output   col_sum_32_o_ap_vld;
input  [23:0] col_sum_34_i;
output  [23:0] col_sum_34_o;
output   col_sum_34_o_ap_vld;
input  [23:0] col_sum_36_i;
output  [23:0] col_sum_36_o;
output   col_sum_36_o_ap_vld;
input  [23:0] col_sum_38_i;
output  [23:0] col_sum_38_o;
output   col_sum_38_o_ap_vld;
input  [23:0] col_sum_40_i;
output  [23:0] col_sum_40_o;
output   col_sum_40_o_ap_vld;
input  [23:0] col_sum_42_i;
output  [23:0] col_sum_42_o;
output   col_sum_42_o_ap_vld;
input  [23:0] col_sum_44_i;
output  [23:0] col_sum_44_o;
output   col_sum_44_o_ap_vld;
input  [23:0] col_sum_46_i;
output  [23:0] col_sum_46_o;
output   col_sum_46_o_ap_vld;
input  [23:0] col_sum_48_i;
output  [23:0] col_sum_48_o;
output   col_sum_48_o_ap_vld;
input  [23:0] col_sum_50_i;
output  [23:0] col_sum_50_o;
output   col_sum_50_o_ap_vld;
input  [23:0] col_sum_52_i;
output  [23:0] col_sum_52_o;
output   col_sum_52_o_ap_vld;
input  [23:0] col_sum_54_i;
output  [23:0] col_sum_54_o;
output   col_sum_54_o_ap_vld;
input  [23:0] col_sum_56_i;
output  [23:0] col_sum_56_o;
output   col_sum_56_o_ap_vld;
input  [23:0] col_sum_58_i;
output  [23:0] col_sum_58_o;
output   col_sum_58_o_ap_vld;
input  [23:0] col_sum_60_i;
output  [23:0] col_sum_60_o;
output   col_sum_60_o_ap_vld;
input  [23:0] col_sum_62_i;
output  [23:0] col_sum_62_o;
output   col_sum_62_o_ap_vld;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;

reg ap_idle;
reg[23:0] col_sum_6_o;
reg col_sum_6_o_ap_vld;
reg[23:0] col_sum_8_o;
reg col_sum_8_o_ap_vld;
reg[23:0] col_sum_10_o;
reg col_sum_10_o_ap_vld;
reg[23:0] col_sum_12_o;
reg col_sum_12_o_ap_vld;
reg[23:0] col_sum_14_o;
reg col_sum_14_o_ap_vld;
reg[23:0] col_sum_16_o;
reg col_sum_16_o_ap_vld;
reg[23:0] col_sum_18_o;
reg col_sum_18_o_ap_vld;
reg[23:0] col_sum_20_o;
reg col_sum_20_o_ap_vld;
reg[23:0] col_sum_22_o;
reg col_sum_22_o_ap_vld;
reg[23:0] col_sum_24_o;
reg col_sum_24_o_ap_vld;
reg[23:0] col_sum_26_o;
reg col_sum_26_o_ap_vld;
reg[23:0] col_sum_28_o;
reg col_sum_28_o_ap_vld;
reg[23:0] col_sum_30_o;
reg col_sum_30_o_ap_vld;
reg[23:0] col_sum_32_o;
reg col_sum_32_o_ap_vld;
reg[23:0] col_sum_34_o;
reg col_sum_34_o_ap_vld;
reg[23:0] col_sum_36_o;
reg col_sum_36_o_ap_vld;
reg[23:0] col_sum_38_o;
reg col_sum_38_o_ap_vld;
reg[23:0] col_sum_40_o;
reg col_sum_40_o_ap_vld;
reg[23:0] col_sum_42_o;
reg col_sum_42_o_ap_vld;
reg[23:0] col_sum_44_o;
reg col_sum_44_o_ap_vld;
reg[23:0] col_sum_46_o;
reg col_sum_46_o_ap_vld;
reg[23:0] col_sum_48_o;
reg col_sum_48_o_ap_vld;
reg[23:0] col_sum_50_o;
reg col_sum_50_o_ap_vld;
reg[23:0] col_sum_52_o;
reg col_sum_52_o_ap_vld;
reg[23:0] col_sum_54_o;
reg col_sum_54_o_ap_vld;
reg[23:0] col_sum_56_o;
reg col_sum_56_o_ap_vld;
reg[23:0] col_sum_58_o;
reg col_sum_58_o_ap_vld;
reg[23:0] col_sum_60_o;
reg col_sum_60_o_ap_vld;
reg[23:0] col_sum_62_o;
reg col_sum_62_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln90_fu_762_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln91_fu_798_p3;
reg   [5:0] select_ln91_reg_1204;
reg   [5:0] select_ln91_reg_1204_pp0_iter1_reg;
wire   [23:0] col_sum_fu_997_p2;
reg   [23:0] col_sum_reg_1217;
wire   [0:0] icmp_ln93_5_fu_1009_p2;
wire   [0:0] and_ln93_fu_1096_p2;
reg   [0:0] and_ln93_reg_1254;
wire   [0:0] and_ln93_4_fu_1108_p2;
reg   [0:0] and_ln93_4_reg_1258;
wire   [0:0] xor_ln93_8_fu_1114_p2;
reg   [0:0] xor_ln93_8_reg_1262;
wire   [63:0] zext_ln93_fu_840_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_196;
wire   [6:0] add_ln91_fu_845_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_200;
wire   [8:0] select_ln90_fu_810_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten97_fu_204;
wire   [11:0] add_ln90_fu_768_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten97_load;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred245_state3;
reg    ap_predicate_pred262_state4;
reg    ap_predicate_pred268_state4;
reg    ap_predicate_pred282_state3;
reg    ap_predicate_pred291_state4;
reg    ap_predicate_pred295_state4;
reg    ap_predicate_pred307_state3;
reg    ap_predicate_pred316_state4;
reg    ap_predicate_pred320_state4;
reg    ap_predicate_pred332_state3;
reg    ap_predicate_pred341_state4;
reg    ap_predicate_pred345_state4;
reg    ap_predicate_pred357_state3;
reg    ap_predicate_pred366_state4;
reg    ap_predicate_pred370_state4;
reg    ap_predicate_pred382_state3;
reg    ap_predicate_pred391_state4;
reg    ap_predicate_pred395_state4;
reg    ap_predicate_pred407_state3;
reg    ap_predicate_pred416_state4;
reg    ap_predicate_pred420_state4;
reg    ap_predicate_pred432_state3;
reg    ap_predicate_pred441_state4;
reg    ap_predicate_pred445_state4;
reg    ap_predicate_pred457_state3;
reg    ap_predicate_pred466_state4;
reg    ap_predicate_pred470_state4;
reg    ap_predicate_pred482_state3;
reg    ap_predicate_pred491_state4;
reg    ap_predicate_pred495_state4;
reg    ap_predicate_pred507_state3;
reg    ap_predicate_pred516_state4;
reg    ap_predicate_pred520_state4;
reg    ap_predicate_pred532_state3;
reg    ap_predicate_pred541_state4;
reg    ap_predicate_pred545_state4;
reg    ap_predicate_pred557_state3;
reg    ap_predicate_pred566_state4;
reg    ap_predicate_pred570_state4;
reg    ap_predicate_pred582_state3;
reg    ap_predicate_pred591_state4;
reg    ap_predicate_pred595_state4;
reg    ap_predicate_pred607_state3;
reg    ap_predicate_pred616_state4;
reg    ap_predicate_pred620_state4;
reg    ap_predicate_pred632_state3;
reg    ap_predicate_pred641_state4;
reg    ap_predicate_pred645_state4;
reg    ap_predicate_pred657_state3;
reg    ap_predicate_pred666_state4;
reg    ap_predicate_pred670_state4;
reg    ap_predicate_pred682_state3;
reg    ap_predicate_pred691_state4;
reg    ap_predicate_pred695_state4;
reg    ap_predicate_pred707_state3;
reg    ap_predicate_pred716_state4;
reg    ap_predicate_pred720_state4;
reg    ap_predicate_pred732_state3;
reg    ap_predicate_pred741_state4;
reg    ap_predicate_pred745_state4;
reg    ap_predicate_pred757_state3;
reg    ap_predicate_pred766_state4;
reg    ap_predicate_pred770_state4;
reg    ap_predicate_pred782_state3;
reg    ap_predicate_pred791_state4;
reg    ap_predicate_pred795_state4;
reg    ap_predicate_pred807_state3;
reg    ap_predicate_pred816_state4;
reg    ap_predicate_pred820_state4;
reg    ap_predicate_pred832_state3;
reg    ap_predicate_pred841_state4;
reg    ap_predicate_pred845_state4;
reg    ap_predicate_pred857_state3;
reg    ap_predicate_pred866_state4;
reg    ap_predicate_pred870_state4;
reg    ap_predicate_pred882_state3;
reg    ap_predicate_pred891_state4;
reg    ap_predicate_pred895_state4;
reg    ap_predicate_pred907_state3;
reg    ap_predicate_pred916_state4;
reg    ap_predicate_pred920_state4;
reg    ap_predicate_pred932_state3;
reg    ap_predicate_pred941_state4;
reg    ap_predicate_pred945_state4;
reg    ap_predicate_pred1039_state3;
reg    ap_predicate_pred1100_state4;
reg    ap_predicate_pred1104_state4;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
wire   [0:0] tmp_fu_790_p3;
wire   [5:0] trunc_ln90_fu_780_p1;
wire   [8:0] add_ln90_3_fu_784_p2;
wire   [7:0] trunc_ln93_fu_818_p1;
wire   [2:0] lshr_ln91_6_fu_822_p4;
wire   [10:0] tmp_s_fu_832_p3;
wire   [6:0] zext_ln90_fu_806_p1;
wire   [23:0] tmp_4_fu_866_p59;
wire  signed [23:0] tmp_4_fu_866_p61;
wire  signed [23:0] sext_ln93_4_fu_993_p0;
wire  signed [23:0] col_sum_fu_997_p0;
wire  signed [24:0] sext_ln93_4_fu_993_p1;
wire  signed [24:0] sext_ln93_fu_989_p1;
wire   [24:0] add_ln93_4_fu_1003_p2;
wire   [0:0] tmp_10_fu_1015_p3;
wire   [0:0] tmp_11_fu_1082_p3;
wire   [0:0] xor_ln93_fu_1090_p2;
wire   [0:0] xor_ln93_7_fu_1102_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1318;
reg    ap_condition_1324;
reg    ap_condition_1330;
reg    ap_condition_1336;
reg    ap_condition_1342;
reg    ap_condition_1348;
reg    ap_condition_1354;
reg    ap_condition_1360;
reg    ap_condition_1366;
reg    ap_condition_1372;
reg    ap_condition_1378;
reg    ap_condition_1384;
reg    ap_condition_1390;
reg    ap_condition_1396;
reg    ap_condition_1402;
reg    ap_condition_1408;
reg    ap_condition_1414;
reg    ap_condition_1420;
reg    ap_condition_1426;
reg    ap_condition_1432;
reg    ap_condition_1438;
reg    ap_condition_1444;
reg    ap_condition_1450;
reg    ap_condition_1456;
reg    ap_condition_1462;
reg    ap_condition_1468;
reg    ap_condition_1476;
reg    ap_condition_1482;
reg    ap_condition_1488;
wire   [5:0] tmp_4_fu_866_p1;
wire   [5:0] tmp_4_fu_866_p3;
wire   [5:0] tmp_4_fu_866_p5;
wire   [5:0] tmp_4_fu_866_p7;
wire   [5:0] tmp_4_fu_866_p9;
wire   [5:0] tmp_4_fu_866_p11;
wire   [5:0] tmp_4_fu_866_p13;
wire   [5:0] tmp_4_fu_866_p15;
wire   [5:0] tmp_4_fu_866_p17;
wire   [5:0] tmp_4_fu_866_p19;
wire   [5:0] tmp_4_fu_866_p21;
wire   [5:0] tmp_4_fu_866_p23;
wire   [5:0] tmp_4_fu_866_p25;
wire  signed [5:0] tmp_4_fu_866_p27;
wire  signed [5:0] tmp_4_fu_866_p29;
wire  signed [5:0] tmp_4_fu_866_p31;
wire  signed [5:0] tmp_4_fu_866_p33;
wire  signed [5:0] tmp_4_fu_866_p35;
wire  signed [5:0] tmp_4_fu_866_p37;
wire  signed [5:0] tmp_4_fu_866_p39;
wire  signed [5:0] tmp_4_fu_866_p41;
wire  signed [5:0] tmp_4_fu_866_p43;
wire  signed [5:0] tmp_4_fu_866_p45;
wire  signed [5:0] tmp_4_fu_866_p47;
wire  signed [5:0] tmp_4_fu_866_p49;
wire  signed [5:0] tmp_4_fu_866_p51;
wire  signed [5:0] tmp_4_fu_866_p53;
wire  signed [5:0] tmp_4_fu_866_p55;
wire  signed [5:0] tmp_4_fu_866_p57;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_196 = 7'd0;
#0 i_fu_200 = 9'd0;
#0 indvar_flatten97_fu_204 = 12'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_59_6_24_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h6 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'hA ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'hE ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h10 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h12 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h14 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h16 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h18 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h1A ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h1C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h1E ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h20 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h22 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h24 ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h26 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h28 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h2A ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h2C ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h2E ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h30 ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h32 ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h34 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h36 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h38 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h3A ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h3C ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h3E ),
    .din28_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_59_6_24_1_1_x_U2657(
    .din0(col_sum_6_i),
    .din1(col_sum_8_i),
    .din2(col_sum_10_i),
    .din3(col_sum_12_i),
    .din4(col_sum_14_i),
    .din5(col_sum_16_i),
    .din6(col_sum_18_i),
    .din7(col_sum_20_i),
    .din8(col_sum_22_i),
    .din9(col_sum_24_i),
    .din10(col_sum_26_i),
    .din11(col_sum_28_i),
    .din12(col_sum_30_i),
    .din13(col_sum_32_i),
    .din14(col_sum_34_i),
    .din15(col_sum_36_i),
    .din16(col_sum_38_i),
    .din17(col_sum_40_i),
    .din18(col_sum_42_i),
    .din19(col_sum_44_i),
    .din20(col_sum_46_i),
    .din21(col_sum_48_i),
    .din22(col_sum_50_i),
    .din23(col_sum_52_i),
    .din24(col_sum_54_i),
    .din25(col_sum_56_i),
    .din26(col_sum_58_i),
    .din27(col_sum_60_i),
    .din28(col_sum_62_i),
    .def(tmp_4_fu_866_p59),
    .sel(select_ln91_reg_1204),
    .dout(tmp_4_fu_866_p61)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_762_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_200 <= select_ln90_fu_810_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_200 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_762_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten97_fu_204 <= add_ln90_fu_768_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten97_fu_204 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_762_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_196 <= add_ln91_fu_845_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_196 <= 7'd6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln93_4_reg_1258 <= and_ln93_4_fu_1108_p2;
        and_ln93_reg_1254 <= and_ln93_fu_1096_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred1039_state3 <= (~(select_ln91_reg_1204 == 6'd6) & ~(select_ln91_reg_1204 == 6'd8) & ~(select_ln91_reg_1204 == 6'd10) & ~(select_ln91_reg_1204 == 6'd12) & ~(select_ln91_reg_1204 == 6'd14) & ~(select_ln91_reg_1204 == 6'd16) & ~(select_ln91_reg_1204 == 6'd18) & ~(select_ln91_reg_1204 == 6'd20) & ~(select_ln91_reg_1204 == 6'd22) & ~(select_ln91_reg_1204 == 6'd24) & ~(select_ln91_reg_1204 == 6'd26) & ~(select_ln91_reg_1204 == 6'd28) & ~(select_ln91_reg_1204 == 6'd30) & ~(select_ln91_reg_1204 == 6'd32) & ~(select_ln91_reg_1204 == 6'd34) & ~(select_ln91_reg_1204 == 6'd36) & ~(select_ln91_reg_1204 == 6'd38) & ~(select_ln91_reg_1204 == 6'd40) & ~(select_ln91_reg_1204 == 6'd42) & ~(select_ln91_reg_1204 == 6'd44) & ~(select_ln91_reg_1204 == 6'd46) & ~(select_ln91_reg_1204 == 6'd48) & ~(select_ln91_reg_1204 == 6'd50) & ~(select_ln91_reg_1204 == 6'd52) & ~(select_ln91_reg_1204 == 6'd54) & ~(select_ln91_reg_1204 == 6'd56) & ~(select_ln91_reg_1204 == 6'd58) & ~(select_ln91_reg_1204 == 6'd60));
        ap_predicate_pred245_state3 <= (select_ln91_reg_1204 == 6'd60);
        ap_predicate_pred282_state3 <= (select_ln91_reg_1204 == 6'd58);
        ap_predicate_pred307_state3 <= (select_ln91_reg_1204 == 6'd56);
        ap_predicate_pred332_state3 <= (select_ln91_reg_1204 == 6'd54);
        ap_predicate_pred357_state3 <= (select_ln91_reg_1204 == 6'd52);
        ap_predicate_pred382_state3 <= (select_ln91_reg_1204 == 6'd50);
        ap_predicate_pred407_state3 <= (select_ln91_reg_1204 == 6'd48);
        ap_predicate_pred432_state3 <= (select_ln91_reg_1204 == 6'd46);
        ap_predicate_pred457_state3 <= (select_ln91_reg_1204 == 6'd44);
        ap_predicate_pred482_state3 <= (select_ln91_reg_1204 == 6'd42);
        ap_predicate_pred507_state3 <= (select_ln91_reg_1204 == 6'd40);
        ap_predicate_pred532_state3 <= (select_ln91_reg_1204 == 6'd38);
        ap_predicate_pred557_state3 <= (select_ln91_reg_1204 == 6'd36);
        ap_predicate_pred582_state3 <= (select_ln91_reg_1204 == 6'd34);
        ap_predicate_pred607_state3 <= (select_ln91_reg_1204 == 6'd32);
        ap_predicate_pred632_state3 <= (select_ln91_reg_1204 == 6'd30);
        ap_predicate_pred657_state3 <= (select_ln91_reg_1204 == 6'd28);
        ap_predicate_pred682_state3 <= (select_ln91_reg_1204 == 6'd26);
        ap_predicate_pred707_state3 <= (select_ln91_reg_1204 == 6'd24);
        ap_predicate_pred732_state3 <= (select_ln91_reg_1204 == 6'd22);
        ap_predicate_pred757_state3 <= (select_ln91_reg_1204 == 6'd20);
        ap_predicate_pred782_state3 <= (select_ln91_reg_1204 == 6'd18);
        ap_predicate_pred807_state3 <= (select_ln91_reg_1204 == 6'd16);
        ap_predicate_pred832_state3 <= (select_ln91_reg_1204 == 6'd14);
        ap_predicate_pred857_state3 <= (select_ln91_reg_1204 == 6'd12);
        ap_predicate_pred882_state3 <= (select_ln91_reg_1204 == 6'd10);
        ap_predicate_pred907_state3 <= (select_ln91_reg_1204 == 6'd8);
        ap_predicate_pred932_state3 <= (select_ln91_reg_1204 == 6'd6);
        col_sum_reg_1217 <= col_sum_fu_997_p2;
        select_ln91_reg_1204 <= select_ln91_fu_798_p3;
        select_ln91_reg_1204_pp0_iter1_reg <= select_ln91_reg_1204;
        xor_ln93_8_reg_1262 <= xor_ln93_8_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_predicate_pred1100_state4 <= (~(select_ln91_reg_1204_pp0_iter1_reg == 6'd6) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd10) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd12) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd14) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd18) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd20) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd22) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd26) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd28) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd30) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd34) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd36) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd38) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd42) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd44) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd46) 
    & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd48) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd50) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd52) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd54) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd56) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd58) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd60) & (1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1));
        ap_predicate_pred1104_state4 <= (~(select_ln91_reg_1204_pp0_iter1_reg == 6'd6) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd10) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd12) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd14) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd18) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd20) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd22) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd26) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd28) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd30) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd34) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd36) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd38) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd42) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd44) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd46) 
    & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd48) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd50) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd52) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd54) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd56) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd58) & ~(select_ln91_reg_1204_pp0_iter1_reg == 6'd60) & (1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1));
        ap_predicate_pred262_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd60));
        ap_predicate_pred268_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd60));
        ap_predicate_pred291_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd58));
        ap_predicate_pred295_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd58));
        ap_predicate_pred316_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd56));
        ap_predicate_pred320_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd56));
        ap_predicate_pred341_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd54));
        ap_predicate_pred345_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd54));
        ap_predicate_pred366_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd52));
        ap_predicate_pred370_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd52));
        ap_predicate_pred391_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd50));
        ap_predicate_pred395_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd50));
        ap_predicate_pred416_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd48));
        ap_predicate_pred420_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd48));
        ap_predicate_pred441_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd46));
        ap_predicate_pred445_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd46));
        ap_predicate_pred466_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd44));
        ap_predicate_pred470_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd44));
        ap_predicate_pred491_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd42));
        ap_predicate_pred495_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd42));
        ap_predicate_pred516_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd40));
        ap_predicate_pred520_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd40));
        ap_predicate_pred541_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd38));
        ap_predicate_pred545_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd38));
        ap_predicate_pred566_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd36));
        ap_predicate_pred570_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd36));
        ap_predicate_pred591_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd34));
        ap_predicate_pred595_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd34));
        ap_predicate_pred616_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd32));
        ap_predicate_pred620_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd32));
        ap_predicate_pred641_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd30));
        ap_predicate_pred645_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd30));
        ap_predicate_pred666_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd28));
        ap_predicate_pred670_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd28));
        ap_predicate_pred691_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd26));
        ap_predicate_pred695_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd26));
        ap_predicate_pred716_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd24));
        ap_predicate_pred720_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd24));
        ap_predicate_pred741_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd22));
        ap_predicate_pred745_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd22));
        ap_predicate_pred766_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd20));
        ap_predicate_pred770_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd20));
        ap_predicate_pred791_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd18));
        ap_predicate_pred795_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd18));
        ap_predicate_pred816_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd16));
        ap_predicate_pred820_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd16));
        ap_predicate_pred841_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd14));
        ap_predicate_pred845_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd14));
        ap_predicate_pred866_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd12));
        ap_predicate_pred870_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd12));
        ap_predicate_pred891_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd10));
        ap_predicate_pred895_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd10));
        ap_predicate_pred916_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd8));
        ap_predicate_pred920_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd8));
        ap_predicate_pred941_state4 <= ((1'd1 == and_ln93_4_reg_1258) & (1'd0 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd6));
        ap_predicate_pred945_state4 <= ((1'd1 == and_ln93_reg_1254) & (xor_ln93_8_reg_1262 == 1'd1) & (select_ln91_reg_1204_pp0_iter1_reg == 6'd6));
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_762_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_200;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten97_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten97_load = indvar_flatten97_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd6;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_196;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred895_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_10_o = 24'd8388607;
        end else if (((ap_predicate_pred891_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_10_o = 24'd8388608;
        end else if (((ap_predicate_pred882_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_10_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1318)) begin
            col_sum_10_o = 24'd0;
        end else begin
            col_sum_10_o = col_sum_10_i;
        end
    end else begin
        col_sum_10_o = col_sum_10_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred895_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred891_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred882_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd10)))) begin
        col_sum_10_o_ap_vld = 1'b1;
    end else begin
        col_sum_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred870_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_12_o = 24'd8388607;
        end else if (((ap_predicate_pred866_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_12_o = 24'd8388608;
        end else if (((ap_predicate_pred857_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_12_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1324)) begin
            col_sum_12_o = 24'd0;
        end else begin
            col_sum_12_o = col_sum_12_i;
        end
    end else begin
        col_sum_12_o = col_sum_12_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred870_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred866_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred857_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd12)))) begin
        col_sum_12_o_ap_vld = 1'b1;
    end else begin
        col_sum_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred845_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_14_o = 24'd8388607;
        end else if (((ap_predicate_pred841_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_14_o = 24'd8388608;
        end else if (((ap_predicate_pred832_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_14_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1330)) begin
            col_sum_14_o = 24'd0;
        end else begin
            col_sum_14_o = col_sum_14_i;
        end
    end else begin
        col_sum_14_o = col_sum_14_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred845_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred841_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred832_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd14)))) begin
        col_sum_14_o_ap_vld = 1'b1;
    end else begin
        col_sum_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred820_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388607;
        end else if (((ap_predicate_pred816_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388608;
        end else if (((ap_predicate_pred807_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_16_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1336)) begin
            col_sum_16_o = 24'd0;
        end else begin
            col_sum_16_o = col_sum_16_i;
        end
    end else begin
        col_sum_16_o = col_sum_16_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred820_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred816_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred807_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd16)))) begin
        col_sum_16_o_ap_vld = 1'b1;
    end else begin
        col_sum_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred795_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_18_o = 24'd8388607;
        end else if (((ap_predicate_pred791_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_18_o = 24'd8388608;
        end else if (((ap_predicate_pred782_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_18_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1342)) begin
            col_sum_18_o = 24'd0;
        end else begin
            col_sum_18_o = col_sum_18_i;
        end
    end else begin
        col_sum_18_o = col_sum_18_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred795_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred791_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred782_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd18)))) begin
        col_sum_18_o_ap_vld = 1'b1;
    end else begin
        col_sum_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred770_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_20_o = 24'd8388607;
        end else if (((ap_predicate_pred766_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_20_o = 24'd8388608;
        end else if (((ap_predicate_pred757_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_20_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1348)) begin
            col_sum_20_o = 24'd0;
        end else begin
            col_sum_20_o = col_sum_20_i;
        end
    end else begin
        col_sum_20_o = col_sum_20_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred770_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred766_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred757_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd20)))) begin
        col_sum_20_o_ap_vld = 1'b1;
    end else begin
        col_sum_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred745_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_22_o = 24'd8388607;
        end else if (((ap_predicate_pred741_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_22_o = 24'd8388608;
        end else if (((ap_predicate_pred732_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_22_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1354)) begin
            col_sum_22_o = 24'd0;
        end else begin
            col_sum_22_o = col_sum_22_i;
        end
    end else begin
        col_sum_22_o = col_sum_22_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred745_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred741_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred732_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd22)))) begin
        col_sum_22_o_ap_vld = 1'b1;
    end else begin
        col_sum_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred720_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_24_o = 24'd8388607;
        end else if (((ap_predicate_pred716_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_24_o = 24'd8388608;
        end else if (((ap_predicate_pred707_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_24_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1360)) begin
            col_sum_24_o = 24'd0;
        end else begin
            col_sum_24_o = col_sum_24_i;
        end
    end else begin
        col_sum_24_o = col_sum_24_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred720_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred716_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred707_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd24)))) begin
        col_sum_24_o_ap_vld = 1'b1;
    end else begin
        col_sum_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred695_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_26_o = 24'd8388607;
        end else if (((ap_predicate_pred691_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_26_o = 24'd8388608;
        end else if (((ap_predicate_pred682_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_26_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1366)) begin
            col_sum_26_o = 24'd0;
        end else begin
            col_sum_26_o = col_sum_26_i;
        end
    end else begin
        col_sum_26_o = col_sum_26_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred695_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred691_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred682_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd26)))) begin
        col_sum_26_o_ap_vld = 1'b1;
    end else begin
        col_sum_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred670_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_28_o = 24'd8388607;
        end else if (((ap_predicate_pred666_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_28_o = 24'd8388608;
        end else if (((ap_predicate_pred657_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_28_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1372)) begin
            col_sum_28_o = 24'd0;
        end else begin
            col_sum_28_o = col_sum_28_i;
        end
    end else begin
        col_sum_28_o = col_sum_28_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred670_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred666_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred657_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd28)))) begin
        col_sum_28_o_ap_vld = 1'b1;
    end else begin
        col_sum_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred645_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_30_o = 24'd8388607;
        end else if (((ap_predicate_pred641_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_30_o = 24'd8388608;
        end else if (((ap_predicate_pred632_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_30_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1378)) begin
            col_sum_30_o = 24'd0;
        end else begin
            col_sum_30_o = col_sum_30_i;
        end
    end else begin
        col_sum_30_o = col_sum_30_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred645_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred641_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred632_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd30)))) begin
        col_sum_30_o_ap_vld = 1'b1;
    end else begin
        col_sum_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred620_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_32_o = 24'd8388607;
        end else if (((ap_predicate_pred616_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_32_o = 24'd8388608;
        end else if (((ap_predicate_pred607_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_32_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1384)) begin
            col_sum_32_o = 24'd0;
        end else begin
            col_sum_32_o = col_sum_32_i;
        end
    end else begin
        col_sum_32_o = col_sum_32_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred620_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred616_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred607_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd32)))) begin
        col_sum_32_o_ap_vld = 1'b1;
    end else begin
        col_sum_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred595_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_34_o = 24'd8388607;
        end else if (((ap_predicate_pred591_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_34_o = 24'd8388608;
        end else if (((ap_predicate_pred582_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_34_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1390)) begin
            col_sum_34_o = 24'd0;
        end else begin
            col_sum_34_o = col_sum_34_i;
        end
    end else begin
        col_sum_34_o = col_sum_34_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred595_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred591_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred582_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd34)))) begin
        col_sum_34_o_ap_vld = 1'b1;
    end else begin
        col_sum_34_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred570_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_36_o = 24'd8388607;
        end else if (((ap_predicate_pred566_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_36_o = 24'd8388608;
        end else if (((ap_predicate_pred557_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_36_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1396)) begin
            col_sum_36_o = 24'd0;
        end else begin
            col_sum_36_o = col_sum_36_i;
        end
    end else begin
        col_sum_36_o = col_sum_36_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred570_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred566_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred557_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd36)))) begin
        col_sum_36_o_ap_vld = 1'b1;
    end else begin
        col_sum_36_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred545_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_38_o = 24'd8388607;
        end else if (((ap_predicate_pred541_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_38_o = 24'd8388608;
        end else if (((ap_predicate_pred532_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_38_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1402)) begin
            col_sum_38_o = 24'd0;
        end else begin
            col_sum_38_o = col_sum_38_i;
        end
    end else begin
        col_sum_38_o = col_sum_38_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred545_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred541_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred532_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd38)))) begin
        col_sum_38_o_ap_vld = 1'b1;
    end else begin
        col_sum_38_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred520_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_40_o = 24'd8388607;
        end else if (((ap_predicate_pred516_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_40_o = 24'd8388608;
        end else if (((ap_predicate_pred507_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_40_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1408)) begin
            col_sum_40_o = 24'd0;
        end else begin
            col_sum_40_o = col_sum_40_i;
        end
    end else begin
        col_sum_40_o = col_sum_40_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred520_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred516_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred507_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd40)))) begin
        col_sum_40_o_ap_vld = 1'b1;
    end else begin
        col_sum_40_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred495_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_42_o = 24'd8388607;
        end else if (((ap_predicate_pred491_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_42_o = 24'd8388608;
        end else if (((ap_predicate_pred482_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_42_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1414)) begin
            col_sum_42_o = 24'd0;
        end else begin
            col_sum_42_o = col_sum_42_i;
        end
    end else begin
        col_sum_42_o = col_sum_42_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred495_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred491_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred482_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd42)))) begin
        col_sum_42_o_ap_vld = 1'b1;
    end else begin
        col_sum_42_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred470_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_44_o = 24'd8388607;
        end else if (((ap_predicate_pred466_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_44_o = 24'd8388608;
        end else if (((ap_predicate_pred457_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_44_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1420)) begin
            col_sum_44_o = 24'd0;
        end else begin
            col_sum_44_o = col_sum_44_i;
        end
    end else begin
        col_sum_44_o = col_sum_44_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred470_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred466_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred457_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd44)))) begin
        col_sum_44_o_ap_vld = 1'b1;
    end else begin
        col_sum_44_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred445_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_46_o = 24'd8388607;
        end else if (((ap_predicate_pred441_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_46_o = 24'd8388608;
        end else if (((ap_predicate_pred432_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_46_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1426)) begin
            col_sum_46_o = 24'd0;
        end else begin
            col_sum_46_o = col_sum_46_i;
        end
    end else begin
        col_sum_46_o = col_sum_46_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred445_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred441_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred432_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd46)))) begin
        col_sum_46_o_ap_vld = 1'b1;
    end else begin
        col_sum_46_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred420_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_48_o = 24'd8388607;
        end else if (((ap_predicate_pred416_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_48_o = 24'd8388608;
        end else if (((ap_predicate_pred407_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_48_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1432)) begin
            col_sum_48_o = 24'd0;
        end else begin
            col_sum_48_o = col_sum_48_i;
        end
    end else begin
        col_sum_48_o = col_sum_48_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred420_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred416_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred407_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd48)))) begin
        col_sum_48_o_ap_vld = 1'b1;
    end else begin
        col_sum_48_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred395_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_50_o = 24'd8388607;
        end else if (((ap_predicate_pred391_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_50_o = 24'd8388608;
        end else if (((ap_predicate_pred382_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_50_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1438)) begin
            col_sum_50_o = 24'd0;
        end else begin
            col_sum_50_o = col_sum_50_i;
        end
    end else begin
        col_sum_50_o = col_sum_50_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred395_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred391_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred382_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd50)))) begin
        col_sum_50_o_ap_vld = 1'b1;
    end else begin
        col_sum_50_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred370_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_52_o = 24'd8388607;
        end else if (((ap_predicate_pred366_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_52_o = 24'd8388608;
        end else if (((ap_predicate_pred357_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_52_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1444)) begin
            col_sum_52_o = 24'd0;
        end else begin
            col_sum_52_o = col_sum_52_i;
        end
    end else begin
        col_sum_52_o = col_sum_52_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred370_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred366_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred357_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd52)))) begin
        col_sum_52_o_ap_vld = 1'b1;
    end else begin
        col_sum_52_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred345_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_54_o = 24'd8388607;
        end else if (((ap_predicate_pred341_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_54_o = 24'd8388608;
        end else if (((ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_54_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1450)) begin
            col_sum_54_o = 24'd0;
        end else begin
            col_sum_54_o = col_sum_54_i;
        end
    end else begin
        col_sum_54_o = col_sum_54_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred345_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred341_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred332_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd54)))) begin
        col_sum_54_o_ap_vld = 1'b1;
    end else begin
        col_sum_54_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred320_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_56_o = 24'd8388607;
        end else if (((ap_predicate_pred316_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_56_o = 24'd8388608;
        end else if (((ap_predicate_pred307_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_56_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1456)) begin
            col_sum_56_o = 24'd0;
        end else begin
            col_sum_56_o = col_sum_56_i;
        end
    end else begin
        col_sum_56_o = col_sum_56_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred320_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred316_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred307_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd56)))) begin
        col_sum_56_o_ap_vld = 1'b1;
    end else begin
        col_sum_56_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred295_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_58_o = 24'd8388607;
        end else if (((ap_predicate_pred291_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_58_o = 24'd8388608;
        end else if (((ap_predicate_pred282_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_58_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1462)) begin
            col_sum_58_o = 24'd0;
        end else begin
            col_sum_58_o = col_sum_58_i;
        end
    end else begin
        col_sum_58_o = col_sum_58_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred295_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred291_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred282_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd58)))) begin
        col_sum_58_o_ap_vld = 1'b1;
    end else begin
        col_sum_58_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred268_state4 == 1'b1))) begin
            col_sum_60_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred262_state4 == 1'b1))) begin
            col_sum_60_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred245_state3 == 1'b1))) begin
            col_sum_60_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1468)) begin
            col_sum_60_o = 24'd0;
        end else begin
            col_sum_60_o = col_sum_60_i;
        end
    end else begin
        col_sum_60_o = col_sum_60_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred268_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred262_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred245_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd60)))) begin
        col_sum_60_o_ap_vld = 1'b1;
    end else begin
        col_sum_60_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1104_state4 == 1'b1))) begin
            col_sum_62_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1100_state4 == 1'b1))) begin
            col_sum_62_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1039_state3 == 1'b1))) begin
            col_sum_62_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1476)) begin
            col_sum_62_o = 24'd0;
        end else begin
            col_sum_62_o = col_sum_62_i;
        end
    end else begin
        col_sum_62_o = col_sum_62_i;
    end
end

always @ (*) begin
    if (((~(select_ln91_reg_1204 == 6'd6) & ~(select_ln91_reg_1204 == 6'd8) & ~(select_ln91_reg_1204 == 6'd10) & ~(select_ln91_reg_1204 == 6'd12) & ~(select_ln91_reg_1204 == 6'd14) & ~(select_ln91_reg_1204 == 6'd16) & ~(select_ln91_reg_1204 == 6'd18) & ~(select_ln91_reg_1204 == 6'd20) & ~(select_ln91_reg_1204 == 6'd22) & ~(select_ln91_reg_1204 == 6'd24) & ~(select_ln91_reg_1204 == 6'd26) & ~(select_ln91_reg_1204 == 6'd28) & ~(select_ln91_reg_1204 == 6'd30) & ~(select_ln91_reg_1204 == 6'd32) & ~(select_ln91_reg_1204 == 6'd34) & ~(select_ln91_reg_1204 == 6'd36) & ~(select_ln91_reg_1204 == 6'd38) & ~(select_ln91_reg_1204 == 6'd40) & ~(select_ln91_reg_1204 == 6'd42) & ~(select_ln91_reg_1204 == 6'd44) & ~(select_ln91_reg_1204 == 6'd46) & ~(select_ln91_reg_1204 == 6'd48) & ~(select_ln91_reg_1204 == 6'd50) & ~(select_ln91_reg_1204 == 6'd52) & ~(select_ln91_reg_1204 == 6'd54) & ~(select_ln91_reg_1204 == 6'd56) & ~(select_ln91_reg_1204 == 6'd58) & ~(select_ln91_reg_1204 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1104_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred1100_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1039_state3 == 1'b1)))) begin
        col_sum_62_o_ap_vld = 1'b1;
    end else begin
        col_sum_62_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred945_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_6_o = 24'd8388607;
        end else if (((ap_predicate_pred941_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_6_o = 24'd8388608;
        end else if (((ap_predicate_pred932_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_6_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1482)) begin
            col_sum_6_o = 24'd0;
        end else begin
            col_sum_6_o = col_sum_6_i;
        end
    end else begin
        col_sum_6_o = col_sum_6_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred945_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred941_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred932_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd6)))) begin
        col_sum_6_o_ap_vld = 1'b1;
    end else begin
        col_sum_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred920_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388607;
        end else if (((ap_predicate_pred916_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388608;
        end else if (((ap_predicate_pred907_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_8_o = col_sum_reg_1217;
        end else if ((1'b1 == ap_condition_1488)) begin
            col_sum_8_o = 24'd0;
        end else begin
            col_sum_8_o = col_sum_8_i;
        end
    end else begin
        col_sum_8_o = col_sum_8_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred920_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred916_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred907_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd8)))) begin
        col_sum_8_o_ap_vld = 1'b1;
    end else begin
        col_sum_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_3_fu_784_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln90_fu_768_p2 = (ap_sig_allocacmp_indvar_flatten97_load + 12'd1);

assign add_ln91_fu_845_p2 = (zext_ln90_fu_806_p1 + 7'd8);

assign add_ln93_4_fu_1003_p2 = ($signed(sext_ln93_4_fu_993_p1) + $signed(sext_ln93_fu_989_p1));

assign and_ln93_4_fu_1108_p2 = (xor_ln93_7_fu_1102_p2 & tmp_10_fu_1015_p3);

assign and_ln93_fu_1096_p2 = (xor_ln93_fu_1090_p2 & tmp_11_fu_1082_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1318 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd10));
end

always @ (*) begin
    ap_condition_1324 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd12));
end

always @ (*) begin
    ap_condition_1330 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd14));
end

always @ (*) begin
    ap_condition_1336 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd16));
end

always @ (*) begin
    ap_condition_1342 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd18));
end

always @ (*) begin
    ap_condition_1348 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd20));
end

always @ (*) begin
    ap_condition_1354 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd22));
end

always @ (*) begin
    ap_condition_1360 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd24));
end

always @ (*) begin
    ap_condition_1366 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd26));
end

always @ (*) begin
    ap_condition_1372 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd28));
end

always @ (*) begin
    ap_condition_1378 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd30));
end

always @ (*) begin
    ap_condition_1384 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd32));
end

always @ (*) begin
    ap_condition_1390 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd34));
end

always @ (*) begin
    ap_condition_1396 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd36));
end

always @ (*) begin
    ap_condition_1402 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd38));
end

always @ (*) begin
    ap_condition_1408 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd40));
end

always @ (*) begin
    ap_condition_1414 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd42));
end

always @ (*) begin
    ap_condition_1420 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd44));
end

always @ (*) begin
    ap_condition_1426 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd46));
end

always @ (*) begin
    ap_condition_1432 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd48));
end

always @ (*) begin
    ap_condition_1438 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd50));
end

always @ (*) begin
    ap_condition_1444 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd52));
end

always @ (*) begin
    ap_condition_1450 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd54));
end

always @ (*) begin
    ap_condition_1456 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd56));
end

always @ (*) begin
    ap_condition_1462 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd58));
end

always @ (*) begin
    ap_condition_1468 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd60));
end

always @ (*) begin
    ap_condition_1476 = (~(select_ln91_reg_1204 == 6'd6) & ~(select_ln91_reg_1204 == 6'd8) & ~(select_ln91_reg_1204 == 6'd10) & ~(select_ln91_reg_1204 == 6'd12) & ~(select_ln91_reg_1204 == 6'd14) & ~(select_ln91_reg_1204 == 6'd16) & ~(select_ln91_reg_1204 == 6'd18) & ~(select_ln91_reg_1204 == 6'd20) & ~(select_ln91_reg_1204 == 6'd22) & ~(select_ln91_reg_1204 == 6'd24) & ~(select_ln91_reg_1204 == 6'd26) & ~(select_ln91_reg_1204 == 6'd28) & ~(select_ln91_reg_1204 == 6'd30) & ~(select_ln91_reg_1204 == 6'd32) & ~(select_ln91_reg_1204 == 6'd34) & ~(select_ln91_reg_1204 == 6'd36) & ~(select_ln91_reg_1204 == 6'd38) & ~(select_ln91_reg_1204 == 6'd40) & ~(select_ln91_reg_1204 == 6'd42) & ~(select_ln91_reg_1204 == 6'd44) & ~(select_ln91_reg_1204 == 6'd46) & ~(select_ln91_reg_1204 == 6'd48) & ~(select_ln91_reg_1204 == 6'd50) & ~(select_ln91_reg_1204 == 6'd52) & ~(select_ln91_reg_1204 == 6'd54) & ~(select_ln91_reg_1204 == 6'd56) & ~(select_ln91_reg_1204 == 6'd58) & ~(select_ln91_reg_1204 == 6'd60) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (icmp_ln93_5_fu_1009_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1482 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd6));
end

always @ (*) begin
    ap_condition_1488 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_5_fu_1009_p2 == 1'd1) & (select_ln91_reg_1204 == 6'd8));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_fu_997_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;

assign col_sum_fu_997_p2 = ($signed(col_sum_fu_997_p0) + $signed(tmp_4_fu_866_p61));

assign icmp_ln90_fu_762_p2 = ((ap_sig_allocacmp_indvar_flatten97_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln93_5_fu_1009_p2 = ((add_ln93_4_fu_1003_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln91_6_fu_822_p4 = {{select_ln91_fu_798_p3[5:3]}};

assign select_ln90_fu_810_p3 = ((tmp_fu_790_p3[0:0] == 1'b1) ? add_ln90_3_fu_784_p2 : ap_sig_allocacmp_i_load);

assign select_ln91_fu_798_p3 = ((tmp_fu_790_p3[0:0] == 1'b1) ? 6'd6 : trunc_ln90_fu_780_p1);

assign sext_ln93_4_fu_993_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;

assign sext_ln93_4_fu_993_p1 = sext_ln93_4_fu_993_p0;

assign sext_ln93_fu_989_p1 = tmp_4_fu_866_p61;

assign tmp_10_fu_1015_p3 = add_ln93_4_fu_1003_p2[32'd24];

assign tmp_11_fu_1082_p3 = col_sum_fu_997_p2[32'd23];

assign tmp_4_fu_866_p59 = 'bx;

assign tmp_fu_790_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_832_p3 = {{trunc_ln93_fu_818_p1}, {lshr_ln91_6_fu_822_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln93_fu_840_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign trunc_ln90_fu_780_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln93_fu_818_p1 = select_ln90_fu_810_p3[7:0];

assign xor_ln93_7_fu_1102_p2 = (tmp_11_fu_1082_p3 ^ 1'd1);

assign xor_ln93_8_fu_1114_p2 = (tmp_11_fu_1082_p3 ^ tmp_10_fu_1015_p3);

assign xor_ln93_fu_1090_p2 = (tmp_10_fu_1015_p3 ^ 1'd1);

assign zext_ln90_fu_806_p1 = select_ln91_fu_798_p3;

assign zext_ln93_fu_840_p1 = tmp_s_fu_832_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913
