{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 22:55:07 2022 " "Info: Processing started: Sat Feb 05 22:55:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off steper -c steper --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off steper -c steper --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "steper.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/steper.bdf" { { 216 296 464 232 "clk" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst\|inst2 " "Info: Detected ripple clock \"STEP2:inst\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst\|inst3 " "Info: Detected gated clock \"STEP2:inst\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register STEP2:inst\|inst1 STEP2:inst\|inst2 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"STEP2:inst\|inst1\" and destination register \"STEP2:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.524 ns + Longest register register " "Info: + Longest register to register delay is 0.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STEP2:inst\|inst1 1 REG LCFF_X19_Y9_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 3; REG Node = 'STEP2:inst\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.309 ns) 0.524 ns STEP2:inst\|inst2 2 REG LCFF_X19_Y9_N1 1 " "Info: 2: + IC(0.215 ns) + CELL(0.309 ns) = 0.524 ns; Loc. = LCFF_X19_Y9_N1; Fanout = 1; REG Node = 'STEP2:inst\|inst2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.524 ns" { STEP2:inst|inst1 STEP2:inst|inst2 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 58.97 % ) " "Info: Total cell delay = 0.309 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.215 ns ( 41.03 % ) " "Info: Total interconnect delay = 0.215 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.524 ns" { STEP2:inst|inst1 STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.524 ns" { STEP2:inst|inst1 {} STEP2:inst|inst2 {} } { 0.000ns 0.215ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.804 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "steper.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/steper.bdf" { { 216 296 464 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.053 ns) 2.235 ns STEP2:inst\|inst3 2 COMB LCCOMB_X19_Y9_N0 1 " "Info: 2: + IC(1.373 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'STEP2:inst\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { clk STEP2:inst|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 3.543 ns STEP2:inst\|inst3~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 3.543 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'STEP2:inst\|inst3~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { STEP2:inst|inst3 STEP2:inst|inst3~clkctrl } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 4.804 ns STEP2:inst\|inst2 4 REG LCFF_X19_Y9_N1 1 " "Info: 4: + IC(0.643 ns) + CELL(0.618 ns) = 4.804 ns; Loc. = LCFF_X19_Y9_N1; Fanout = 1; REG Node = 'STEP2:inst\|inst2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { STEP2:inst|inst3~clkctrl STEP2:inst|inst2 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 30.81 % ) " "Info: Total cell delay = 1.480 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 69.19 % ) " "Info: Total interconnect delay = 3.324 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst2 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.804 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "steper.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/steper.bdf" { { 216 296 464 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.053 ns) 2.235 ns STEP2:inst\|inst3 2 COMB LCCOMB_X19_Y9_N0 1 " "Info: 2: + IC(1.373 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'STEP2:inst\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { clk STEP2:inst|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 3.543 ns STEP2:inst\|inst3~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 3.543 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'STEP2:inst\|inst3~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { STEP2:inst|inst3 STEP2:inst|inst3~clkctrl } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 4.804 ns STEP2:inst\|inst1 4 REG LCFF_X19_Y9_N11 3 " "Info: 4: + IC(0.643 ns) + CELL(0.618 ns) = 4.804 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 3; REG Node = 'STEP2:inst\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { STEP2:inst|inst3~clkctrl STEP2:inst|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 30.81 % ) " "Info: Total cell delay = 1.480 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 69.19 % ) " "Info: Total interconnect delay = 3.324 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst1 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst2 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst1 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.524 ns" { STEP2:inst|inst1 STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.524 ns" { STEP2:inst|inst1 {} STEP2:inst|inst2 {} } { 0.000ns 0.215ns } { 0.000ns 0.309ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst2 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst1 {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst|inst2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { STEP2:inst|inst2 {} } {  } {  } "" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk T1 STEP2:inst\|inst 8.803 ns register " "Info: tco from clock \"clk\" to destination pin \"T1\" through register \"STEP2:inst\|inst\" is 8.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.804 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "steper.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/steper.bdf" { { 216 296 464 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.053 ns) 2.235 ns STEP2:inst\|inst3 2 COMB LCCOMB_X19_Y9_N0 1 " "Info: 2: + IC(1.373 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'STEP2:inst\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { clk STEP2:inst|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 3.543 ns STEP2:inst\|inst3~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 3.543 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'STEP2:inst\|inst3~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { STEP2:inst|inst3 STEP2:inst|inst3~clkctrl } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 4.804 ns STEP2:inst\|inst 4 REG LCFF_X19_Y9_N17 3 " "Info: 4: + IC(0.643 ns) + CELL(0.618 ns) = 4.804 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 3; REG Node = 'STEP2:inst\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { STEP2:inst|inst3~clkctrl STEP2:inst|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 30.81 % ) " "Info: Total cell delay = 1.480 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 69.19 % ) " "Info: Total interconnect delay = 3.324 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.905 ns + Longest register pin " "Info: + Longest register to pin delay is 3.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STEP2:inst\|inst 1 REG LCFF_X19_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 3; REG Node = 'STEP2:inst\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(2.134 ns) 3.905 ns T1 2 PIN PIN_R4 0 " "Info: 2: + IC(1.771 ns) + CELL(2.134 ns) = 3.905 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'T1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { STEP2:inst|inst T1 } "NODE_NAME" } } { "steper.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/steper/steper.bdf" { { 216 712 888 232 "T1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 54.65 % ) " "Info: Total cell delay = 2.134 ns ( 54.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 45.35 % ) " "Info: Total interconnect delay = 1.771 ns ( 45.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { STEP2:inst|inst T1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { STEP2:inst|inst {} T1 {} } { 0.000ns 1.771ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { clk STEP2:inst|inst3 STEP2:inst|inst3~clkctrl STEP2:inst|inst } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { clk {} clk~combout {} STEP2:inst|inst3 {} STEP2:inst|inst3~clkctrl {} STEP2:inst|inst {} } { 0.000ns 0.000ns 1.373ns 1.308ns 0.643ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { STEP2:inst|inst T1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { STEP2:inst|inst {} T1 {} } { 0.000ns 1.771ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4365 " "Info: Peak virtual memory: 4365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 22:55:08 2022 " "Info: Processing ended: Sat Feb 05 22:55:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
