
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49389000                       # Number of ticks simulated
final_tick                                   49389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79952                       # Simulator instruction rate (inst/s)
host_op_rate                                    84188                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23103257                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                     2.14                       # Real time elapsed on the host
sim_insts                                      170914                       # Number of instructions simulated
sim_ops                                        179971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 925                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         646621717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         463908968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16845856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5183340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          15550021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6479176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           6479176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5183340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           3887505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6479176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1295835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5183340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5183340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           3887505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           6479176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1198647472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    646621717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16845856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     15550021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      6479176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      3887505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1295835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      3887505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        694567616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        646621717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        463908968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16845856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5183340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         15550021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6479176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          6479176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5183340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          3887505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6479176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1295835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5183340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5183340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          3887505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          6479176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1198647472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         925                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       925                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  59200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49345500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   925                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.615385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.258399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.361677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90     43.27%     43.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     20.19%     63.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     12.50%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.85%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.88%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.33%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.40%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.40%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      8.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          208                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10069000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27412750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10885.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29635.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1198.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1198.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      707                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53346.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1368360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   746625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5834400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31895775                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               210750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               43107270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            917.517586                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       145000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45333000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20189115                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10468500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               34972245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.664662                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17459000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28108000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10495                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8059                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1010                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8080                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4456                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.148515                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    913                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 120                       # Number of system calls
system.cpu0.numCycles                           98779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         63782                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10495                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5369                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        35397                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2119                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7747                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             57853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.264273                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.637403                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   44932     77.67%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1063      1.84%     79.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1324      2.29%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     773      1.34%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1254      2.17%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     662      1.14%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1242      2.15%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1490      2.58%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5113      8.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               57853                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.106247                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.645704                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   15786                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                31315                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7500                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2499                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   753                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1091                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 63374                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1160                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   753                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17017                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3537                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10223                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8715                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                17608                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 61247                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  4352                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   104                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              68776                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               290787                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           81466                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                43390                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   25386                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               145                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           145                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    12319                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9220                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8688                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              534                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             414                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     58188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    42988                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1907                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          19905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        74990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        57853                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.743056                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.939940                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34898     60.32%     60.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2922      5.05%     65.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              20033     34.63%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          57853                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                26991     62.79%     62.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2114      4.92%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6893     16.03%     83.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6987     16.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 42988                       # Type of FU issued
system.cpu0.iq.rate                          0.435194                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            145680                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            78370                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        41898                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 42960                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3719                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2023                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2826                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  445                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              58472                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9220                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8688                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               132                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  430                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           178                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 749                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                42526                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6681                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              462                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       13558                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5486                       # Number of branches executed
system.cpu0.iew.exec_stores                      6877                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.430517                       # Inst execution rate
system.cpu0.iew.wb_sent                         42105                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        41926                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26312                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    59620                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.424442                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.441328                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          19915                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              704                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.702394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.434977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        38296     69.76%     69.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5727     10.43%     80.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7305     13.31%     93.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1083      1.97%     95.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          461      0.84%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          537      0.98%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          670      1.22%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          127      0.23%     98.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          692      1.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54898                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               32974                       # Number of instructions committed
system.cpu0.commit.committedOps                 38560                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12166                       # Number of memory references committed
system.cpu0.commit.loads                         5501                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      4813                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    34294                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 312                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           24313     63.05%     63.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.39%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5501     14.27%     82.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6665     17.28%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            38560                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  692                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      112316                       # The number of ROB reads
system.cpu0.rob.rob_writes                     119913                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      32974                       # Number of Instructions Simulated
system.cpu0.committedOps                        38560                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.995663                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.995663                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.333816                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.333816                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   55096                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  26665                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   146333                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   20449                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  14862                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   119                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               31                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          196.016717                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               9653                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.810160                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   196.016717                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.191423                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.191423                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.334961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            26383                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           26383                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6093                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3462                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         9555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         9558                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9558                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          264                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3050                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3314                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3314                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3314                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3314                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16030710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16030710                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    223272756                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    223272756                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    239303466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    239303466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    239303466                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    239303466                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        12869                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        12869                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        12872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        12872                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.041529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.041529                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.468366                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.468366                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.257518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.257458                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257458                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60722.386364                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60722.386364                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73204.182295                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73204.182295                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        36900                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        36900                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14000.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 72209.856970                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72209.856970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 72209.856970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72209.856970                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2788                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2788                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2890                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2890                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2890                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          262                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10308277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10308277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20135738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20135738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       176000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       176000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     30444015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30444015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     30444015                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30444015                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.025484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.025484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032940                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032940                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63631.339506                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63631.339506                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 76853.961832                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76853.961832                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        35200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71801.922170                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71801.922170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71801.922170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71801.922170                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              229                       # number of replacements
system.cpu0.icache.tags.tagsinuse          245.913212                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6947                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              610                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.388525                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   245.913212                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.480299                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.480299                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16104                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16104                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6947                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6947                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6947                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6947                       # number of overall hits
system.cpu0.icache.overall_hits::total           6947                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          800                       # number of overall misses
system.cpu0.icache.overall_misses::total          800                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     51928718                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     51928718                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     51928718                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     51928718                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     51928718                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     51928718                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7747                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7747                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7747                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7747                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.103266                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103266                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.103266                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103266                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.103266                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103266                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 64910.897500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64910.897500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 64910.897500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64910.897500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 64910.897500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64910.897500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          188                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          188                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     40802529                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40802529                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     40802529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40802529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     40802529                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40802529                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.078998                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.078998                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.078998                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.078998                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.078998                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.078998                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 66670.799020                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66670.799020                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 66670.799020                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66670.799020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 66670.799020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66670.799020                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4667                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4265                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              151                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3067                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2596                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.642974                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16843                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         27941                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4667                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2724                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        10413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    341                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     2142                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             14048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.093821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.276277                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    9398     66.90%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     439      3.12%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     140      1.00%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     231      1.64%     72.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     205      1.46%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     238      1.69%     75.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     206      1.47%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     772      5.50%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2419     17.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               14048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.277088                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.658909                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2418                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 7903                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1237                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2349                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   141                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 198                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 26737                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   141                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3218                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    899                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1153                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     2747                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 5890                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 26213                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  5766                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              39863                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               127648                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           38077                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                33206                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6656                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    11484                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                5029                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                867                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              207                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              57                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     25645                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    21674                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              527                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        20633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        14048                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.542853                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.821605                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2998     21.34%     21.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                426      3.03%     24.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              10624     75.63%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          14048                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                15403     71.07%     71.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      7.11%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4269     19.70%     97.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                462      2.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 21674                       # Type of FU issued
system.cpu1.iq.rate                          1.286825                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             57921                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            30522                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        21427                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 21674                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1065                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   141                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    532                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              25711                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 5029                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 867                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 133                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                21580                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4196                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               92                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4649                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3640                       # Number of branches executed
system.cpu1.iew.exec_stores                       453                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.281244                       # Inst execution rate
system.cpu1.iew.wb_sent                         21453                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        21427                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    16828                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    31347                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.272161                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.536830                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4805                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              122                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        13375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.562617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.972279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4655     34.80%     34.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4366     32.64%     67.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1548     11.57%     79.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1177      8.80%     87.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           25      0.19%     88.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          964      7.21%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           33      0.25%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           67      0.50%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          540      4.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        13375                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               20398                       # Number of instructions committed
system.cpu1.commit.committedOps                 20900                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4385                       # Number of memory references committed
system.cpu1.commit.loads                         3964                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      3563                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    17420                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           14976     71.66%     71.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      7.36%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           3964     18.97%     97.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           421      2.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            20900                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  540                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       38371                       # The number of ROB reads
system.cpu1.rob.rob_writes                      52094                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      20398                       # Number of Instructions Simulated
system.cpu1.committedOps                        20900                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.825718                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.825718                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.211067                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.211067                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   31200                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  13234                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    76962                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   20686                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5173                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            8.341145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4406                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.757576                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     8.341145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.008146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             9236                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            9236                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4024                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4024                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           382                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4406                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4406                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4408                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           28                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          155                       # number of overall misses
system.cpu1.dcache.overall_misses::total          155                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3752977                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3752977                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2053000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2053000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        49499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        49499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5805977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5805977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5805977                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5805977                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4563                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4563                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030361                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.068293                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068293                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.033772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.033772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.033969                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.033969                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29785.531746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29785.531746                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 73321.428571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73321.428571                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7071.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7071.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37701.149351                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37701.149351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37457.916129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37457.916129                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          257                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           78                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           78                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           64                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           77                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       570017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       570017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       589750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       589750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        38001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        38001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1159767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1159767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1162267                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1162267                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016875                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016875                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8906.515625                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8906.515625                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 49145.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49145.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5428.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5428.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15260.092105                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15260.092105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15094.376623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15094.376623                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.204246                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2063                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.509091                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.204246                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.014071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.014071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4339                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4339                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2063                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2063                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2063                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2063                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2063                       # number of overall hits
system.cpu1.icache.overall_hits::total           2063                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4820934                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4820934                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4820934                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4820934                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4820934                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4820934                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2142                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2142                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2142                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2142                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.036881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.036881                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.036881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.036881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.036881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.036881                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61024.481013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61024.481013                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61024.481013                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61024.481013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61024.481013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61024.481013                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3034042                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3034042                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3034042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3034042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3034042                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3034042                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.025677                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.025677                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.025677                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.025677                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.025677                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.025677                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 55164.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55164.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 55164.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55164.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 55164.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55164.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4812                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4403                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              148                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3189                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2658                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.349012                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    130                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           16293                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         28404                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4812                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2788                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        10423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    335                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2115                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             13978                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.138360                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.304429                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    9277     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     439      3.14%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     141      1.01%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     224      1.60%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     215      1.54%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     212      1.52%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     220      1.57%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     743      5.32%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2507     17.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               13978                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.295342                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.743325                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2395                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 7789                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1223                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2433                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   138                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 27223                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   138                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3213                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    695                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1050                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     2788                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 6094                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 26686                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  5974                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              40796                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               129932                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           38676                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                34217                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6568                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    11821                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5085                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                881                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              160                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     26184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    22235                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              525                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        20457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        13978                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.590714                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.788751                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               2658     19.02%     19.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                405      2.90%     21.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              10915     78.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          13978                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                15879     71.41%     71.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      6.93%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4342     19.53%     97.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                474      2.13%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 22235                       # Type of FU issued
system.cpu2.iq.rate                          1.364696                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             58971                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            31018                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        22001                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 22235                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1039                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   138                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    523                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              26246                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5085                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 881                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 130                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                22153                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4276                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               80                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4744                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3774                       # Number of branches executed
system.cpu2.iew.exec_stores                       468                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.359664                       # Inst execution rate
system.cpu2.iew.wb_sent                         22031                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        22001                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    17252                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    32244                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.350334                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.535045                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4705                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              119                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        13317                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.612676                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.970269                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4312     32.38%     32.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         4518     33.93%     66.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1584     11.89%     78.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1231      9.24%     87.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           54      0.41%     87.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          975      7.32%     95.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           36      0.27%     95.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           66      0.50%     95.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          541      4.06%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        13317                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               20945                       # Number of instructions committed
system.cpu2.commit.committedOps                 21476                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4481                       # Number of memory references committed
system.cpu2.commit.loads                         4046                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                      3697                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    17867                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  56                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           15456     71.97%     71.97% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      7.17%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.13% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4046     18.84%     97.97% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           435      2.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            21476                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  541                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       38775                       # The number of ROB reads
system.cpu2.rob.rob_writes                      53088                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       82485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      20945                       # Number of Instructions Simulated
system.cpu2.committedOps                        21476                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.777894                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.777894                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.285521                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.285521                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   31970                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  13478                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    78921                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   21463                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5261                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            8.486678                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4497                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            67.119403                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     8.486678                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.008288                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008288                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9443                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9443                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4100                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4100                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          397                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           397                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4497                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4497                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4499                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4499                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          142                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           31                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          173                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           173                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          174                       # number of overall misses
system.cpu2.dcache.overall_misses::total          174                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2473483                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2473483                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1810750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1810750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4284233                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4284233                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4284233                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4284233                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4242                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4242                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4670                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4670                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4673                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4673                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.033475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.033475                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.072430                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.072430                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.037045                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037045                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.037235                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037235                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17418.894366                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17418.894366                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 58411.290323                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58411.290323                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         9000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24764.352601                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24764.352601                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24622.028736                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24622.028736                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           75                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           94                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           94                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           79                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           80                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       513013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       513013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       538000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       538000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1051013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1051013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1053513                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1053513                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015794                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015794                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.028037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.028037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016916                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016916                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.017120                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017120                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7656.910448                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7656.910448                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13303.962025                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13303.962025                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13168.912500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13168.912500                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.197843                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2039                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.072727                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.197843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014058                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014058                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4285                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4285                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2039                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2039                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2039                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2039                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2039                       # number of overall hits
system.cpu2.icache.overall_hits::total           2039                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           76                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           76                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           76                       # number of overall misses
system.cpu2.icache.overall_misses::total           76                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4128949                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4128949                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4128949                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4128949                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4128949                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4128949                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2115                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2115                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2115                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2115                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2115                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2115                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.035934                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.035934                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.035934                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.035934                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.035934                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.035934                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 54328.276316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54328.276316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 54328.276316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54328.276316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 54328.276316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54328.276316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2705793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2705793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2705793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2705793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2705793                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2705793                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.026005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.026005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.026005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.026005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.026005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.026005                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 49196.236364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49196.236364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 49196.236364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49196.236364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 49196.236364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49196.236364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4754                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4329                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              153                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3152                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2629                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.407360                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    135                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           15661                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         28414                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4754                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2764                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        10688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    345                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     2187                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             14047                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.132484                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.290661                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    9297     66.18%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     454      3.23%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     147      1.05%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     240      1.71%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     199      1.42%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     263      1.87%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     203      1.45%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     794      5.65%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2450     17.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               14047                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.303557                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.814316                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2270                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 8016                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1251                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2368                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   142                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 203                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 27055                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  123                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   142                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3083                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    830                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1270                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     2773                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 5949                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 26526                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  5825                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              40305                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               129194                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           38507                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                33510                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6795                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    11572                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                5084                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                879                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              210                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              62                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     25929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    21873                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              546                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        21041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            22                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        14047                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.557130                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.812121                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2899     20.64%     20.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                423      3.01%     23.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              10725     76.35%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          14047                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                15576     71.21%     71.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      7.04%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4291     19.62%     97.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                466      2.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 21873                       # Type of FU issued
system.cpu3.iq.rate                          1.396654                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             58339                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            30934                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        21628                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 21873                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1099                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          458                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   142                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    546                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              25998                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 5084                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 879                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 134                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                21785                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4225                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               88                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4681                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3684                       # Number of branches executed
system.cpu3.iew.exec_stores                       456                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.391035                       # Inst execution rate
system.cpu3.iew.wb_sent                         21656                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        21628                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    16974                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    31634                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.381010                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.536575                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4866                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              123                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        13358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.576733                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.977883                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4578     34.27%     34.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4404     32.97%     67.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1550     11.60%     78.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1176      8.80%     87.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           21      0.16%     87.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          984      7.37%     95.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           34      0.25%     95.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           66      0.49%     95.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          545      4.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        13358                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               20560                       # Number of instructions committed
system.cpu3.commit.committedOps                 21062                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4406                       # Number of memory references committed
system.cpu3.commit.loads                         3985                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                      3603                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    17542                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           15117     71.77%     71.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      7.31%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           3985     18.92%     98.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           421      2.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            21062                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  545                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       38572                       # The number of ROB reads
system.cpu3.rob.rob_writes                      52615                       # The number of ROB writes
system.cpu3.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       83117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      20560                       # Number of Instructions Simulated
system.cpu3.committedOps                        21062                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.761722                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.761722                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.312815                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.312815                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   31499                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  13317                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    77652                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   20959                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5201                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            8.460999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4421                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            65.014706                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     8.460999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.008263                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.008263                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.066406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             9289                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            9289                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4042                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4042                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          379                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           379                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4421                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4421                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4423                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4423                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          134                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           31                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            8                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          165                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           165                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          166                       # number of overall misses
system.cpu3.dcache.overall_misses::total          166                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3475984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3475984                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2612250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2612250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        82998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        82998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6088234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6088234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6088234                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6088234                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4176                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4176                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4586                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4586                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.032088                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.032088                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075610                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075610                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.035979                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035979                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.036173                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036173                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25940.179104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25940.179104                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 84266.129032                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84266.129032                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 10374.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10374.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 36898.387879                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36898.387879                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 36676.108434                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36676.108434                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           67                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           86                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           79                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           80                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       527512                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       527512                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       716750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       716750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        70002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        70002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1244262                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1244262                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1246762                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1246762                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016044                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.016044                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.017226                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017226                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.017433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017433                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7873.313433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7873.313433                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 59729.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59729.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  8750.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8750.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 15750.151899                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15750.151899                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 15584.525000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15584.525000                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.234091                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2113                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            37.732143                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.234091                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4430                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4430                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2113                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2113                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2113                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2113                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2113                       # number of overall hits
system.cpu3.icache.overall_hits::total           2113                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           74                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           74                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           74                       # number of overall misses
system.cpu3.icache.overall_misses::total           74                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3328456                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3328456                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3328456                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3328456                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3328456                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3328456                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2187                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2187                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2187                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2187                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.033836                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033836                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.033836                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033836                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.033836                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033836                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44979.135135                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44979.135135                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44979.135135                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44979.135135                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44979.135135                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44979.135135                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           56                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           56                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2039533                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2039533                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2039533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2039533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2039533                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2039533                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.025606                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.025606                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.025606                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.025606                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.025606                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.025606                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 36420.232143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36420.232143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 36420.232143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36420.232143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 36420.232143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36420.232143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   4679                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             4282                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              156                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3128                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2592                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            82.864450                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    141                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           15099                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         28414                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       4679                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2733                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        10556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    351                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2181                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             13881                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.159210                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.312257                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    9160     65.99%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     448      3.23%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     138      0.99%     70.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     213      1.53%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     235      1.69%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     222      1.60%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     211      1.52%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     739      5.32%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    2515     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               13881                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.309888                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.881846                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2237                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 7841                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     1313                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2345                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   145                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 192                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 27170                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   145                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3031                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    827                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1235                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     2814                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 5829                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 26567                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  5709                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              40081                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               129423                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           38643                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                32962                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    7111                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                    11391                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                5127                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                927                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              153                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     25900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    21582                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              576                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           5166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        22420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        13881                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.554787                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.812572                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               2868     20.66%     20.66% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                444      3.20%     23.86% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              10569     76.14%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          13881                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                15294     70.86%     70.86% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      7.14%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.00% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4276     19.81%     97.81% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                472      2.19%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 21582                       # Type of FU issued
system.cpu4.iq.rate                          1.429366                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             57619                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            31127                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        21323                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 21582                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1174                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          496                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   145                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    570                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              25959                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 5127                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 927                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 133                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                21490                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4207                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts               90                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4670                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3598                       # Number of branches executed
system.cpu4.iew.exec_stores                       463                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.423273                       # Inst execution rate
system.cpu4.iew.wb_sent                         21352                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        21323                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    16745                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    31191                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.412213                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.536854                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           5105                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              126                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        13166                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.579067                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.974336                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         4495     34.14%     34.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         4331     32.90%     67.04% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         1540     11.70%     78.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1185      9.00%     87.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           25      0.19%     87.92% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5          947      7.19%     95.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           44      0.33%     95.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           67      0.51%     95.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          532      4.04%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        13166                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               20268                       # Number of instructions committed
system.cpu4.commit.committedOps                 20790                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4384                       # Number of memory references committed
system.cpu4.commit.loads                         3953                       # Number of loads committed
system.cpu4.commit.membars                         23                       # Number of memory barriers committed
system.cpu4.commit.branches                      3529                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    17348                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  55                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           14867     71.51%     71.51% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      7.40%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           3953     19.01%     97.93% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           431      2.07%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            20790                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  532                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       38347                       # The number of ROB reads
system.cpu4.rob.rob_writes                      52570                       # The number of ROB writes
system.cpu4.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       83679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      20268                       # Number of Instructions Simulated
system.cpu4.committedOps                        20790                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.744967                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.744967                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.342341                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.342341                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   31072                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13216                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    76677                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   20485                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5176                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            8.354751                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               4426                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            65.088235                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     8.354751                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.008159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.008159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.066406                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             9290                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            9290                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4034                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4034                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          392                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           392                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         4426                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            4426                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         4428                       # number of overall hits
system.cpu4.dcache.overall_hits::total           4428                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          134                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           31                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            5                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          165                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           165                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          166                       # number of overall misses
system.cpu4.dcache.overall_misses::total          166                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3193736                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3193736                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2536750                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2536750                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        37995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        37995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      5730486                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      5730486                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      5730486                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      5730486                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4168                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4168                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         4591                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         4591                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         4594                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         4594                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.032150                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032150                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.073286                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.073286                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.035940                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.035940                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.036134                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.036134                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 23833.850746                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 23833.850746                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 81830.645161                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81830.645161                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         7599                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         7599                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 34730.218182                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 34730.218182                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data        34521                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total        34521                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           67                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           86                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           86                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           80                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       480011                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       480011                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       770250                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       770250                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1250261                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1250261                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1252761                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1252761                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.016075                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.016075                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.028369                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.028369                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.017208                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.017208                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.017414                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.017414                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  7164.343284                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7164.343284                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 64187.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64187.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         5901                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5901                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 15826.088608                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 15826.088608                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 15659.512500                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15659.512500                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.281242                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               2109                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            36.362069                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.281242                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.014221                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.014221                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4420                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4420                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         2109                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           2109                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         2109                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            2109                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         2109                       # number of overall hits
system.cpu4.icache.overall_hits::total           2109                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           72                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           72                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           72                       # number of overall misses
system.cpu4.icache.overall_misses::total           72                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2029425                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2029425                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2029425                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2029425                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2029425                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2029425                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2181                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2181                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2181                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2181                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2181                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2181                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.033012                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.033012                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.033012                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.033012                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.033012                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.033012                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 28186.458333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 28186.458333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 28186.458333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 28186.458333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 28186.458333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 28186.458333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           58                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           58                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1645301                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1645301                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1645301                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1645301                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1645301                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1645301                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.026593                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.026593                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.026593                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.026593                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.026593                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.026593                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 28367.258621                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 28367.258621                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 28367.258621                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 28367.258621                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 28367.258621                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 28367.258621                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   4453                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             4059                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              162                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                2841                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2474                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            87.082013                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           14553                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         27862                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       4453                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2590                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         9930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    363                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2238                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             13289                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.206788                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.305644                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    8551     64.35%     64.35% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     520      3.91%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     142      1.07%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     251      1.89%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     192      1.44%     72.66% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     262      1.97%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     180      1.35%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     917      6.90%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    2274     17.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               13289                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.305985                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.914519                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2222                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 7417                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     1330                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2169                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   151                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 183                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 26260                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   151                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2994                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    794                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1172                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     2709                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 5469                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 25635                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  5358                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              38304                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               124995                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           37486                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                31053                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    7249                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                    10521                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                5017                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                859                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              192                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     24837                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    20564                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              566                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           5160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        22179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        13289                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.547445                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.815559                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               2773     20.87%     20.87% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                468      3.52%     24.39% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              10048     75.61%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          13289                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                14452     70.28%     70.28% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      7.49%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.77% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4118     20.03%     97.79% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                454      2.21%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 20564                       # Type of FU issued
system.cpu5.iq.rate                          1.413042                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             54983                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            30060                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        20313                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 20564                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1211                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          445                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   151                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    577                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              24896                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 5017                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 859                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            52                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 142                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                20476                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4064                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               88                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4502                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3349                       # Number of branches executed
system.cpu5.iew.exec_stores                       438                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.406995                       # Inst execution rate
system.cpu5.iew.wb_sent                         20347                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        20313                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    15954                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    29576                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.395795                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.539424                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           5160                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              132                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        12561                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.570974                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.978527                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         4308     34.30%     34.30% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         4148     33.02%     67.32% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         1500     11.94%     79.26% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1057      8.41%     87.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           57      0.45%     88.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5          870      6.93%     95.06% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           40      0.32%     95.37% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           52      0.41%     95.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          529      4.21%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        12561                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               19244                       # Number of instructions committed
system.cpu5.commit.committedOps                 19733                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4220                       # Number of memory references committed
system.cpu5.commit.loads                         3806                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                      3276                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    16538                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  52                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           13974     70.82%     70.82% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      7.80%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.61% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           3806     19.29%     97.90% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           414      2.10%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            19733                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  529                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       36769                       # The number of ROB reads
system.cpu5.rob.rob_writes                      50518                       # The number of ROB writes
system.cpu5.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       84225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      19244                       # Number of Instructions Simulated
system.cpu5.committedOps                        19733                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.756236                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.756236                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.322339                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.322339                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   29723                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  12840                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    73242                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   19030                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5016                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            8.094723                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4271                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            63.746269                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     8.094723                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.007905                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.007905                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             8976                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            8976                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         3896                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           3896                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          374                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           374                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4270                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4270                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4272                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4272                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          131                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           31                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            7                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          162                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           162                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          163                       # number of overall misses
system.cpu5.dcache.overall_misses::total          163                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2105974                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2105974                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1705000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1705000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        45996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        45996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      3810974                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      3810974                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      3810974                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      3810974                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4027                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4027                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4432                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4432                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4435                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4435                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.032530                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032530                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.076543                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.076543                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.036552                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036552                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.036753                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036753                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 16076.137405                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16076.137405                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        55000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        55000                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  6570.857143                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  6570.857143                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 23524.530864                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 23524.530864                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 23380.208589                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 23380.208589                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           64                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           83                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           83                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           80                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       453025                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       453025                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       442250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       442250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        34504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        34504                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data       895275                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total       895275                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data       897775                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total       897775                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.016638                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016638                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.017825                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017825                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.018038                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.018038                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  6761.567164                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  6761.567164                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 36854.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 36854.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  4929.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4929.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 11332.594937                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 11332.594937                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 11222.187500                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11222.187500                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            7.003062                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               2166                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            37.344828                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     7.003062                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013678                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013678                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4534                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4534                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         2166                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2166                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         2166                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2166                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         2166                       # number of overall hits
system.cpu5.icache.overall_hits::total           2166                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           72                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           72                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           72                       # number of overall misses
system.cpu5.icache.overall_misses::total           72                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2086431                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2086431                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2086431                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2086431                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2086431                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2086431                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2238                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2238                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2238                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2238                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2238                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2238                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.032172                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.032172                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.032172                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.032172                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.032172                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.032172                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 28978.208333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 28978.208333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 28978.208333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 28978.208333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 28978.208333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 28978.208333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           58                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           58                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1473800                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1473800                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1473800                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1473800                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1473800                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1473800                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.025916                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.025916                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.025916                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.025916                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.025916                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.025916                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 25410.344828                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 25410.344828                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 25410.344828                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 25410.344828                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 25410.344828                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 25410.344828                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   4172                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3832                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              157                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2617                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2339                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            89.377149                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    100                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13967                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              3047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         26855                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       4172                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2439                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         9502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    347                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     2140                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             12730                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.208405                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.344988                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    8408     66.05%     66.05% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     295      2.32%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     133      1.04%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     201      1.58%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     224      1.76%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     235      1.85%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     174      1.37%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     646      5.07%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    2414     18.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               12730                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.298704                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.922746                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2137                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 7063                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     1281                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2105                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   144                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 152                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 25367                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   144                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2864                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    743                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1118                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     2617                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 5244                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 24734                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  5117                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              36819                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               120732                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           36406                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                29665                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    7150                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                    10138                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4893                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                780                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              212                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              61                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     23862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    19697                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              575                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           4986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        21590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        12730                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.547290                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.813896                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2639     20.73%     20.73% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                485      3.81%     24.54% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               9606     75.46%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          12730                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                13765     69.88%     69.88% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      7.82%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.70% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                3980     20.21%     97.91% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                412      2.09%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 19697                       # Type of FU issued
system.cpu6.iq.rate                          1.410253                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             52697                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            28914                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        19478                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 19697                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1196                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          394                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   144                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    553                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              23925                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4893                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 780                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            51                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                19616                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 3929                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts               79                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4331                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3158                       # Number of branches executed
system.cpu6.iew.exec_stores                       402                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.404453                       # Inst execution rate
system.cpu6.iew.wb_sent                         19506                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        19478                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    15400                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    28506                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.394573                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.540237                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           4926                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              128                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        12033                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.573672                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.984040                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         4130     34.32%     34.32% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         3953     32.85%     67.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         1452     12.07%     79.24% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1032      8.58%     87.82% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           37      0.31%     88.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          824      6.85%     94.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           38      0.32%     95.29% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           49      0.41%     95.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          518      4.30%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        12033                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               18492                       # Number of instructions committed
system.cpu6.commit.committedOps                 18936                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4083                       # Number of memory references committed
system.cpu6.commit.loads                         3697                       # Number of loads committed
system.cpu6.commit.membars                         21                       # Number of memory barriers committed
system.cpu6.commit.branches                      3092                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    15917                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  47                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           13314     70.31%     70.31% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      8.13%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3697     19.52%     97.96% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           386      2.04%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            18936                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  518                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       35234                       # The number of ROB reads
system.cpu6.rob.rob_writes                      48489                       # The number of ROB writes
system.cpu6.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       84811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      18492                       # Number of Instructions Simulated
system.cpu6.committedOps                        18936                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.755300                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.755300                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.323978                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.323978                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   28601                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  12441                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    70323                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   18010                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   4851                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            7.893398                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4110                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            60.441176                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     7.893398                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.007708                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.007708                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.066406                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             8652                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            8652                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3765                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3765                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          343                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           343                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4108                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4108                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4110                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4110                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          128                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           31                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            9                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          159                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           159                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          160                       # number of overall misses
system.cpu6.dcache.overall_misses::total          160                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2364479                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2364479                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1946250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1946250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        86996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        86996                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4310729                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4310729                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4310729                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4310729                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         3893                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3893                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          374                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          374                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4267                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4267                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4270                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4270                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.032880                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032880                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.082888                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.082888                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.037263                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.037263                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.037471                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.037471                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 18472.492188                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 18472.492188                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 62782.258065                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 62782.258065                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  9666.222222                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9666.222222                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27111.503145                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27111.503145                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 26942.056250                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26942.056250                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           63                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           19                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           82                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           82                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           78                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       458516                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       458516                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       539500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       539500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        71504                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        71504                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data       998016                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       998016                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1001016                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1001016                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.016697                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.016697                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.032086                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032086                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.018045                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.018045                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.018267                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.018267                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  7054.092308                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7054.092308                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 44958.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 44958.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         3000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  7944.888889                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7944.888889                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 12961.246753                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12961.246753                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 12833.538462                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12833.538462                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.529617                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               2071                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            36.982143                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.529617                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012753                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012753                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4336                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4336                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         2071                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2071                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         2071                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2071                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         2071                       # number of overall hits
system.cpu6.icache.overall_hits::total           2071                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           69                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           69                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           69                       # number of overall misses
system.cpu6.icache.overall_misses::total           69                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1844181                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1844181                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1844181                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1844181                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1844181                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1844181                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         2140                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2140                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         2140                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2140                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         2140                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2140                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.032243                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.032243                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.032243                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.032243                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.032243                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.032243                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 26727.260870                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 26727.260870                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 26727.260870                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 26727.260870                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 26727.260870                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 26727.260870                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           56                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           56                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1417799                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1417799                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1417799                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1417799                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1417799                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1417799                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.026168                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.026168                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.026168                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.026168                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.026168                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.026168                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25317.839286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25317.839286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25317.839286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25317.839286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25317.839286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25317.839286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   4011                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             3623                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              151                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                3741                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2219                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            59.315691                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    159                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           13613                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              3057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         25589                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       4011                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2378                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         9401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    343                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     2139                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   53                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             12637                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.134446                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.309059                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    8436     66.76%     66.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     321      2.54%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     200      1.58%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     153      1.21%     72.09% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     198      1.57%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     210      1.66%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     209      1.65%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     583      4.61%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    2327     18.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               12637                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.294645                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.879747                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2274                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 6924                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     1249                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2048                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   142                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 190                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 24261                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   142                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2952                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    675                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1299                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     2577                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 4992                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 23777                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  4877                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              35416                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               116053                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           34838                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                28803                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    6612                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                38                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     9731                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                4906                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                730                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              213                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     23185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    19164                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              550                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           4733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        20578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            23                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        12637                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.516499                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.833467                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               2811     22.24%     22.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                488      3.86%     26.11% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               9338     73.89%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          12637                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                13270     69.24%     69.24% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      8.04%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.28% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                3927     20.49%     97.77% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                427      2.23%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 19164                       # Type of FU issued
system.cpu7.iq.rate                          1.407772                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             51513                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            27989                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        18970                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 19164                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1257                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   142                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    524                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              23250                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 4906                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 730                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 126                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                19096                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3876                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               66                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4299                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3003                       # Number of branches executed
system.cpu7.iew.exec_stores                       423                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.402777                       # Inst execution rate
system.cpu7.iew.wb_sent                         19007                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        18970                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    14953                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    27505                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.393521                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.543647                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           4672                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              122                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        11971                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.546571                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.973991                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         4242     35.44%     35.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         3843     32.10%     67.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         1437     12.00%     79.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1038      8.67%     88.21% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           26      0.22%     88.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          782      6.53%     94.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           55      0.46%     95.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           45      0.38%     95.80% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          503      4.20%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        11971                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               18033                       # Number of instructions committed
system.cpu7.commit.committedOps                 18514                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4057                       # Number of memory references committed
system.cpu7.commit.loads                         3649                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      2969                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    15623                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           12918     69.77%     69.77% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      8.31%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.09% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3649     19.71%     97.80% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           408      2.20%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            18514                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  503                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       34472                       # The number of ROB reads
system.cpu7.rob.rob_writes                      47103                       # The number of ROB writes
system.cpu7.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       85165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      18033                       # Number of Instructions Simulated
system.cpu7.committedOps                        18514                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.754894                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.754894                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.324690                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.324690                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   27967                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  12275                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    68649                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   17208                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4862                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.155608                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4120                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            58.028169                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.155608                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.007964                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.007964                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8632                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8632                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3747                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3747                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          370                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           370                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4117                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4117                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4119                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4119                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          118                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           32                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          150                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           150                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          151                       # number of overall misses
system.cpu7.dcache.overall_misses::total          151                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data       995494                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total       995494                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1362250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1362250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data         8000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        44001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        44001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      2357744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      2357744                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      2357744                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      2357744                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3865                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3865                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4267                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4267                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4270                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4270                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.030530                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.030530                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.079602                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.079602                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.035154                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.035154                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.035363                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.035363                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  8436.389831                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  8436.389831                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 42570.312500                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 42570.312500                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        14667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        14667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 15718.293333                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 15718.293333                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 15614.198675                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 15614.198675                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           52                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           70                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           70                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           66                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           80                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           81                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       386504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       386504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       377250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       377250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        39499                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        39499                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data       763754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total       763754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data       766254                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total       766254                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.017076                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.017076                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.018749                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.018749                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.018970                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.018970                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  5856.121212                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  5856.121212                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 26946.428571                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 26946.428571                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13166.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13166.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  9546.925000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9546.925000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  9459.925926                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9459.925926                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.979358                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               2078                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            40.745098                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.979358                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011678                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011678                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4329                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4329                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         2078                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           2078                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         2078                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            2078                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         2078                       # number of overall hits
system.cpu7.icache.overall_hits::total           2078                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total           61                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1474964                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1474964                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1474964                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1474964                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1474964                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1474964                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         2139                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2139                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         2139                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2139                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         2139                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2139                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.028518                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.028518                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.028518                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.028518                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.028518                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.028518                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 24179.737705                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 24179.737705                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 24179.737705                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 24179.737705                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 24179.737705                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 24179.737705                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1206528                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1206528                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1206528                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1206528                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1206528                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1206528                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.023843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.023843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.023843                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.023843                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.023843                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.023843                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 23657.411765                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 23657.411765                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 23657.411765                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 23657.411765                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 23657.411765                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 23657.411765                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   388.519463                       # Cycle average of tags in use
system.l2.tags.total_refs                         462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.701062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.909292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       305.308656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.280463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.969963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.603298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.147057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.674867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.147179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.111913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.308303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.058475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020111                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13372                       # Number of tag accesses
system.l2.tags.data_accesses                    13372                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     468                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               16                       # number of Writeback hits
system.l2.Writeback_hits::total                    16                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      470                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 103                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  23                       # number of overall hits
system.l2.overall_hits::cpu1.data                   9                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu2.data                  10                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu3.data                   9                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu4.data                  11                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu5.data                  10                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu6.data                  11                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu7.data                  12                       # number of overall hits
system.l2.overall_hits::total                     470                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               509                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   779                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 277                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                373                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1056                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               509                       # number of overall misses
system.l2.overall_misses::cpu0.data               373                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                28                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                22                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                17                       # number of overall misses
system.l2.overall_misses::cpu4.data                 6                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data                 6                       # number of overall misses
system.l2.overall_misses::cpu6.inst                12                       # number of overall misses
system.l2.overall_misses::cpu6.data                 5                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 9                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  1056                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39087000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9905750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2715000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       236500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2345250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       151000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1607500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       177500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1132750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        25000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       903250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       102000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       875250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        25500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       698000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        72500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60059750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     19600750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       556250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       683250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       741750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       414750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       510000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       344250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23357000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     29506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       792750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2345250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       860750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1132750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       766750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       903250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       516750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       875250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       698000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       416750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         83416750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39087000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     29506500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2715000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       792750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2345250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       657000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1607500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       860750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1132750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       766750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       903250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       516750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       875250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       535500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       698000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       416750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        83416750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1247                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           16                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                16                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               279                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              612                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1526                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             612                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1526                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.831699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.776398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.581818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.509091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.392857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.293103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.206897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.214286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.176471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.624699                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992832                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.831699                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.907543                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.581818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.509091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.392857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.293103                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.206897                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.214286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.176471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.692005                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.831699                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.907543                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.581818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.392857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.293103                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.206897                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.214286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.176471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.692005                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76791.748527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        79246                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 84843.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 78833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 83758.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        75500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 73068.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 59166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 66632.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        25000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 75270.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        51000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 72937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        25500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 77555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        72500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77098.523748                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 79035.282258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 139062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       126500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 170812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       148350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 103687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data       127500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 86062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84321.299639                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76791.748527                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79105.898123                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data       113250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 83758.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data       109500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 73068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 122964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 66632.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 127791.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 75270.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data        86125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 72937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data       107100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 77555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        83350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78993.134470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76791.748527                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79105.898123                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data       113250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 83758.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data       109500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 73068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 122964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 66632.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 127791.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 75270.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data        86125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 72937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data       107100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 77555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        83350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78993.134470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              131                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                130                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 130                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                130                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              926                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32177000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7474250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1046500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       880250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        60000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       382500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       183000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       169250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data        60500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42489500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        54002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16505250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       507250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       456000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       632250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       678750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       363250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       460000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       293750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19896500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23979500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1046500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       507250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       880250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       382500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       632250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       678750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       363250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       169250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       354250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62386000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23979500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1046500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       507250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       880250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       382500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       632250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       678750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       363250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       169250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       354250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62386000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.816993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.683230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.218182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.089286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.051724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.058824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.520449                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992832                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.816993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.871046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.218182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.089286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.051724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.058824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.606815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.816993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.871046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.236364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.218182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.089286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.051724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.058824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.606815                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst        64354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67947.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst        80500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 73354.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        60000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        76500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        61000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 56416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        60500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65469.183359                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18000.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 66553.427419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 126812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       114000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 158062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       135750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 90812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data       115000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 73437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71828.519856                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst        64354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66981.843575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        80500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 126812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 73354.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       103200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        76500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 158062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        61000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       135750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 90812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data       115000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 56416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data        70850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67371.490281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst        64354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66981.843575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        80500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 126812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 73354.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       103200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 158062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        61000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       135750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 90812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data       115000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 56416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data        70850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67371.490281                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 648                       # Transaction distribution
system.membus.trans_dist::ReadResp                647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        59136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples               966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 966                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1139001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4915490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1680                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1678                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             43                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  98560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             515                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2070    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2070                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1051998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            706981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             91458                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            131733                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             90207                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            129487                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            90967                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           136236                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            92199                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           131734                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            91200                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           134721                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            88201                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           135980                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            79472                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           125247                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
