// Seed: 3214031373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always assert (1 & id_2);
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14 = id_11;
  tri  id_15;
  wand id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_14,
      id_17,
      id_10
  );
  initial id_16 = id_15;
  wire id_18;
  wire id_19;
  assign id_2  = 1;
  assign id_15 = 1;
  assign id_6  = 1;
  id_20 :
  assert property (@(negedge 1) 1 - 1)
  else;
  assign id_18 = id_11;
  assign (strong1, weak0) id_6 = id_13;
endmodule
