vendor_name = ModelSim
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ProcessorRV.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/PC.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/PCSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/IR.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/IRSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/BoothDecoderSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/FullPartialProductSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/CRAAdder30.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/Multiplier32BitsSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/LeftShiftSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/LogicalShiftRightSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/ArithmeticShiftRightSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/Simulaciones ALU/ALUSimDecode1.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/Simulaciones ALU/ALUSimDecode2.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/BlockXORSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/Simulaciones ALU/SIMALUAND.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/Simulaciones ALU/ALUSimDecode3.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Counter.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/MAR.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/MARSim.vwf
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/Simulaciones/CounterSim.vwf
source_file = 1, e:/quartus15/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/quartus15/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/quartus15/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/quartus15/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/db/ProcessorRV.cbx.xml
design_name = Counter
instance = comp, \Conteo[0]~output , Conteo[0]~output, Counter, 1
instance = comp, \Conteo[1]~output , Conteo[1]~output, Counter, 1
instance = comp, \Conteo[2]~output , Conteo[2]~output, Counter, 1
instance = comp, \Conteo[3]~output , Conteo[3]~output, Counter, 1
instance = comp, \Conteo[4]~output , Conteo[4]~output, Counter, 1
instance = comp, \Conteo[5]~output , Conteo[5]~output, Counter, 1
instance = comp, \Conteo[6]~output , Conteo[6]~output, Counter, 1
instance = comp, \Conteo[7]~output , Conteo[7]~output, Counter, 1
instance = comp, \Conteo[8]~output , Conteo[8]~output, Counter, 1
instance = comp, \Conteo[9]~output , Conteo[9]~output, Counter, 1
instance = comp, \Conteo[10]~output , Conteo[10]~output, Counter, 1
instance = comp, \Conteo[11]~output , Conteo[11]~output, Counter, 1
instance = comp, \Conteo[12]~output , Conteo[12]~output, Counter, 1
instance = comp, \Conteo[13]~output , Conteo[13]~output, Counter, 1
instance = comp, \Conteo[14]~output , Conteo[14]~output, Counter, 1
instance = comp, \Conteo[15]~output , Conteo[15]~output, Counter, 1
instance = comp, \Conteo[16]~output , Conteo[16]~output, Counter, 1
instance = comp, \Conteo[17]~output , Conteo[17]~output, Counter, 1
instance = comp, \Conteo[18]~output , Conteo[18]~output, Counter, 1
instance = comp, \Conteo[19]~output , Conteo[19]~output, Counter, 1
instance = comp, \Conteo[20]~output , Conteo[20]~output, Counter, 1
instance = comp, \Conteo[21]~output , Conteo[21]~output, Counter, 1
instance = comp, \Conteo[22]~output , Conteo[22]~output, Counter, 1
instance = comp, \Conteo[23]~output , Conteo[23]~output, Counter, 1
instance = comp, \Conteo[24]~output , Conteo[24]~output, Counter, 1
instance = comp, \Conteo[25]~output , Conteo[25]~output, Counter, 1
instance = comp, \Conteo[26]~output , Conteo[26]~output, Counter, 1
instance = comp, \Conteo[27]~output , Conteo[27]~output, Counter, 1
instance = comp, \Conteo[28]~output , Conteo[28]~output, Counter, 1
instance = comp, \Conteo[29]~output , Conteo[29]~output, Counter, 1
instance = comp, \Conteo[30]~output , Conteo[30]~output, Counter, 1
instance = comp, \Conteo[31]~output , Conteo[31]~output, Counter, 1
instance = comp, \Counter_Control~output , Counter_Control~output, Counter, 1
instance = comp, \Reloj~input , Reloj~input, Counter, 1
instance = comp, \Reloj~inputCLKENA0 , Reloj~inputCLKENA0, Counter, 1
instance = comp, \IR_Counter[0]~input , IR_Counter[0]~input, Counter, 1
instance = comp, \Control_Counter[2]~input , Control_Counter[2]~input, Counter, 1
instance = comp, \Registers_Counter[0]~input , Registers_Counter[0]~input, Counter, 1
instance = comp, \Control_Counter[1]~input , Control_Counter[1]~input, Counter, 1
instance = comp, \Control_Counter[0]~input , Control_Counter[0]~input, Counter, 1
instance = comp, \FF0|Q~0 , FF0|Q~0, Counter, 1
instance = comp, \Reset~input , Reset~input, Counter, 1
instance = comp, \FF0|Q , FF0|Q, Counter, 1
instance = comp, \IR_Counter[1]~input , IR_Counter[1]~input, Counter, 1
instance = comp, \Registers_Counter[1]~input , Registers_Counter[1]~input, Counter, 1
instance = comp, \FF1|Q~1 , FF1|Q~1, Counter, 1
instance = comp, \FF1|Q~5 , FF1|Q~5, Counter, 1
instance = comp, \FF1|Q , FF1|Q, Counter, 1
instance = comp, \IR_Counter[2]~input , IR_Counter[2]~input, Counter, 1
instance = comp, \Registers_Counter[2]~input , Registers_Counter[2]~input, Counter, 1
instance = comp, \FF1|Q~0 , FF1|Q~0, Counter, 1
instance = comp, \auxE[2] , auxE[2], Counter, 1
instance = comp, \FF2|Q~0 , FF2|Q~0, Counter, 1
instance = comp, \FF2|Q , FF2|Q, Counter, 1
instance = comp, \Registers_Counter[3]~input , Registers_Counter[3]~input, Counter, 1
instance = comp, \IR_Counter[3]~input , IR_Counter[3]~input, Counter, 1
instance = comp, \auxE[3] , auxE[3], Counter, 1
instance = comp, \FF3|Q~0 , FF3|Q~0, Counter, 1
instance = comp, \FF3|Q , FF3|Q, Counter, 1
instance = comp, \IR_Counter[4]~input , IR_Counter[4]~input, Counter, 1
instance = comp, \Registers_Counter[4]~input , Registers_Counter[4]~input, Counter, 1
instance = comp, \auxE[4] , auxE[4], Counter, 1
instance = comp, \FF4|Q~0 , FF4|Q~0, Counter, 1
instance = comp, \FF4|Q , FF4|Q, Counter, 1
instance = comp, \IR_Counter[5]~input , IR_Counter[5]~input, Counter, 1
instance = comp, \auxE[5] , auxE[5], Counter, 1
instance = comp, \Registers_Counter[5]~input , Registers_Counter[5]~input, Counter, 1
instance = comp, \FF5|Q~0 , FF5|Q~0, Counter, 1
instance = comp, \FF5|Q , FF5|Q, Counter, 1
instance = comp, \Registers_Counter[6]~input , Registers_Counter[6]~input, Counter, 1
instance = comp, \FF6|Q~0 , FF6|Q~0, Counter, 1
instance = comp, \FF6|Q , FF6|Q, Counter, 1
instance = comp, \Registers_Counter[7]~input , Registers_Counter[7]~input, Counter, 1
instance = comp, \auxE[7] , auxE[7], Counter, 1
instance = comp, \FF7|Q~0 , FF7|Q~0, Counter, 1
instance = comp, \FF7|Q , FF7|Q, Counter, 1
instance = comp, \Registers_Counter[8]~input , Registers_Counter[8]~input, Counter, 1
instance = comp, \auxE[8] , auxE[8], Counter, 1
instance = comp, \FF8|Q~0 , FF8|Q~0, Counter, 1
instance = comp, \FF8|Q , FF8|Q, Counter, 1
instance = comp, \Registers_Counter[9]~input , Registers_Counter[9]~input, Counter, 1
instance = comp, \FF9|Q~0 , FF9|Q~0, Counter, 1
instance = comp, \FF9|Q , FF9|Q, Counter, 1
instance = comp, \Registers_Counter[10]~input , Registers_Counter[10]~input, Counter, 1
instance = comp, \FF10|Q~0 , FF10|Q~0, Counter, 1
instance = comp, \FF10|Q~4 , FF10|Q~4, Counter, 1
instance = comp, \FF10|Q , FF10|Q, Counter, 1
instance = comp, \Registers_Counter[11]~input , Registers_Counter[11]~input, Counter, 1
instance = comp, \auxE[11] , auxE[11], Counter, 1
instance = comp, \FF11|Q~0 , FF11|Q~0, Counter, 1
instance = comp, \FF11|Q , FF11|Q, Counter, 1
instance = comp, \Registers_Counter[12]~input , Registers_Counter[12]~input, Counter, 1
instance = comp, \auxE[12] , auxE[12], Counter, 1
instance = comp, \FF12|Q~0 , FF12|Q~0, Counter, 1
instance = comp, \FF12|Q , FF12|Q, Counter, 1
instance = comp, \Registers_Counter[13]~input , Registers_Counter[13]~input, Counter, 1
instance = comp, \FF13|Q~0 , FF13|Q~0, Counter, 1
instance = comp, \FF13|Q , FF13|Q, Counter, 1
instance = comp, \Registers_Counter[14]~input , Registers_Counter[14]~input, Counter, 1
instance = comp, \FF14|Q~0 , FF14|Q~0, Counter, 1
instance = comp, \FF14|Q~4 , FF14|Q~4, Counter, 1
instance = comp, \FF14|Q , FF14|Q, Counter, 1
instance = comp, \Registers_Counter[15]~input , Registers_Counter[15]~input, Counter, 1
instance = comp, \auxE[15] , auxE[15], Counter, 1
instance = comp, \FF15|Q~0 , FF15|Q~0, Counter, 1
instance = comp, \FF15|Q , FF15|Q, Counter, 1
instance = comp, \Registers_Counter[16]~input , Registers_Counter[16]~input, Counter, 1
instance = comp, \auxE[16] , auxE[16], Counter, 1
instance = comp, \FF16|Q~0 , FF16|Q~0, Counter, 1
instance = comp, \FF16|Q , FF16|Q, Counter, 1
instance = comp, \Registers_Counter[17]~input , Registers_Counter[17]~input, Counter, 1
instance = comp, \FF17|Q~0 , FF17|Q~0, Counter, 1
instance = comp, \FF17|Q , FF17|Q, Counter, 1
instance = comp, \Registers_Counter[18]~input , Registers_Counter[18]~input, Counter, 1
instance = comp, \FF18|Q~0 , FF18|Q~0, Counter, 1
instance = comp, \FF18|Q~4 , FF18|Q~4, Counter, 1
instance = comp, \FF18|Q , FF18|Q, Counter, 1
instance = comp, \Registers_Counter[19]~input , Registers_Counter[19]~input, Counter, 1
instance = comp, \auxE[19] , auxE[19], Counter, 1
instance = comp, \FF19|Q~0 , FF19|Q~0, Counter, 1
instance = comp, \FF19|Q , FF19|Q, Counter, 1
instance = comp, \Registers_Counter[20]~input , Registers_Counter[20]~input, Counter, 1
instance = comp, \auxE[20] , auxE[20], Counter, 1
instance = comp, \FF20|Q~0 , FF20|Q~0, Counter, 1
instance = comp, \FF20|Q , FF20|Q, Counter, 1
instance = comp, \Registers_Counter[21]~input , Registers_Counter[21]~input, Counter, 1
instance = comp, \FF21|Q~0 , FF21|Q~0, Counter, 1
instance = comp, \FF21|Q , FF21|Q, Counter, 1
instance = comp, \Registers_Counter[22]~input , Registers_Counter[22]~input, Counter, 1
instance = comp, \auxE[22] , auxE[22], Counter, 1
instance = comp, \FF22|Q~0 , FF22|Q~0, Counter, 1
instance = comp, \FF22|Q , FF22|Q, Counter, 1
instance = comp, \Registers_Counter[23]~input , Registers_Counter[23]~input, Counter, 1
instance = comp, \auxE[23] , auxE[23], Counter, 1
instance = comp, \FF23|Q~0 , FF23|Q~0, Counter, 1
instance = comp, \FF23|Q , FF23|Q, Counter, 1
instance = comp, \Registers_Counter[24]~input , Registers_Counter[24]~input, Counter, 1
instance = comp, \FF24|Q~0 , FF24|Q~0, Counter, 1
instance = comp, \FF24|Q , FF24|Q, Counter, 1
instance = comp, \Registers_Counter[25]~input , Registers_Counter[25]~input, Counter, 1
instance = comp, \FF25|Q~0 , FF25|Q~0, Counter, 1
instance = comp, \FF25|Q~4 , FF25|Q~4, Counter, 1
instance = comp, \FF25|Q , FF25|Q, Counter, 1
instance = comp, \Registers_Counter[26]~input , Registers_Counter[26]~input, Counter, 1
instance = comp, \auxE[24] , auxE[24], Counter, 1
instance = comp, \FF26|Q~0 , FF26|Q~0, Counter, 1
instance = comp, \FF26|Q~4 , FF26|Q~4, Counter, 1
instance = comp, \FF26|Q , FF26|Q, Counter, 1
instance = comp, \Registers_Counter[27]~input , Registers_Counter[27]~input, Counter, 1
instance = comp, \auxE[27] , auxE[27], Counter, 1
instance = comp, \FF27|Q~0 , FF27|Q~0, Counter, 1
instance = comp, \FF27|Q , FF27|Q, Counter, 1
instance = comp, \Registers_Counter[28]~input , Registers_Counter[28]~input, Counter, 1
instance = comp, \FF28|Q~0 , FF28|Q~0, Counter, 1
instance = comp, \FF28|Q , FF28|Q, Counter, 1
instance = comp, \Registers_Counter[29]~input , Registers_Counter[29]~input, Counter, 1
instance = comp, \FF29|Q~0 , FF29|Q~0, Counter, 1
instance = comp, \FF29|Q~4 , FF29|Q~4, Counter, 1
instance = comp, \FF29|Q , FF29|Q, Counter, 1
instance = comp, \Registers_Counter[30]~input , Registers_Counter[30]~input, Counter, 1
instance = comp, \auxE[28] , auxE[28], Counter, 1
instance = comp, \FF30|Q~0 , FF30|Q~0, Counter, 1
instance = comp, \FF30|Q~4 , FF30|Q~4, Counter, 1
instance = comp, \FF30|Q , FF30|Q, Counter, 1
instance = comp, \Registers_Counter[31]~input , Registers_Counter[31]~input, Counter, 1
instance = comp, \auxE[30] , auxE[30], Counter, 1
instance = comp, \FF31|Q~1 , FF31|Q~1, Counter, 1
instance = comp, \FF31|Q , FF31|Q, Counter, 1
instance = comp, \FF31|Q~0 , FF31|Q~0, Counter, 1
instance = comp, \Counter_Control~3 , Counter_Control~3, Counter, 1
instance = comp, \Counter_Control~1 , Counter_Control~1, Counter, 1
instance = comp, \Counter_Control~4 , Counter_Control~4, Counter, 1
instance = comp, \Counter_Control~2 , Counter_Control~2, Counter, 1
instance = comp, \Counter_Control~0 , Counter_Control~0, Counter, 1
instance = comp, \Counter_Control~5 , Counter_Control~5, Counter, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Counter, 1
