//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Tue Nov 19 12:10:10 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd "
// file 10 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\aufgabe1.vhd "
// file 11 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 12 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\digitalesysteme\designer\aufgabe1\synthesis.fdc "

`timescale 100 ps/100 ps
module hex4x7seg (
  seg_c,
  digi_c,
  sw_c,
  btn_c,
  N_25_i,
  N_22_i,
  N_7_i,
  N_27_i,
  rst_c,
  dp_c,
  clk_c,
  rst_arst
)
;
output [4:2] seg_c ;
output [4:1] digi_c ;
input [8:1] sw_c ;
input [4:1] btn_c ;
output N_25_i ;
output N_22_i ;
output N_7_i ;
output N_27_i ;
input rst_c ;
output dp_c ;
input clk_c ;
input rst_arst ;
wire N_25_i ;
wire N_22_i ;
wire N_7_i ;
wire N_27_i ;
wire rst_c ;
wire dp_c ;
wire clk_c ;
wire rst_arst ;
wire [13:0] reg_Z;
wire [8:1] reg_8;
wire [1:0] sel_Z;
wire [1:0] sel_RNO_Z;
wire [3:0] seg_sel;
wire strb_Z ;
wire VCC ;
wire un1_reg ;
wire GND ;
wire dp_3_2_1_0_Z ;
wire un1_reg_6 ;
wire un1_reg_9 ;
wire un1_reg_8 ;
wire un1_reg_7 ;
// @9:33
  SLE strb (
	.Q(strb_Z),
	.ADn(VCC),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(un1_reg),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[9]  (
	.Q(reg_Z[9]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[8]  (
	.Q(reg_Z[8]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_8[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[7]  (
	.Q(reg_Z[7]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[6]  (
	.Q(reg_Z[6]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[5]  (
	.Q(reg_Z[5]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[4]  (
	.Q(reg_Z[4]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[3]  (
	.Q(reg_Z[3]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[2]  (
	.Q(reg_Z[2]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[1]  (
	.Q(reg_Z[1]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[0]  (
	.Q(reg_Z[0]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:60
  SLE \sel[1]  (
	.Q(sel_Z[1]),
	.ADn(VCC),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(sel_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:60
  SLE \sel[0]  (
	.Q(sel_Z[0]),
	.ADn(VCC),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(sel_RNO_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[13]  (
	.Q(reg_Z[13]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[12]  (
	.Q(reg_Z[12]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[11]  (
	.Q(reg_Z[11]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:33
  SLE \reg[10]  (
	.Q(reg_Z[10]),
	.ADn(GND),
	.ALn(rst_arst),
	.CLK(clk_c),
	.D(reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:91
  CFG4 dp_3_2 (
	.A(sel_Z[0]),
	.B(dp_3_2_1_0_Z),
	.C(btn_c[4]),
	.D(btn_c[2]),
	.Y(dp_c)
);
defparam dp_3_2.INIT=16'h46CE;
// @9:91
  CFG4 dp_3_2_1_0 (
	.A(sel_Z[1]),
	.B(sel_Z[0]),
	.C(btn_c[3]),
	.D(btn_c[1]),
	.Y(dp_3_2_1_0_Z)
);
defparam dp_3_2_1_0.INIT=16'h4657;
// @9:40
  CFG2 \p1.un1_reg_6  (
	.A(reg_Z[13]),
	.B(reg_Z[11]),
	.Y(un1_reg_6)
);
defparam \p1.un1_reg_6 .INIT=4'h8;
// @9:69
  CFG2 \sel_RNO[0]  (
	.A(sel_Z[0]),
	.B(strb_Z),
	.Y(sel_RNO_Z[0])
);
defparam \sel_RNO[0] .INIT=4'h6;
// @9:45
  CFG2 \p1.reg_8[8]  (
	.A(reg_Z[13]),
	.B(reg_Z[7]),
	.Y(reg_8[8])
);
defparam \p1.reg_8[8] .INIT=4'h6;
// @9:47
  CFG2 \p1.reg_8[6]  (
	.A(reg_Z[13]),
	.B(reg_Z[5]),
	.Y(reg_8[6])
);
defparam \p1.reg_8[6] .INIT=4'h6;
// @9:49
  CFG2 \p1.reg_8[1]  (
	.A(reg_Z[13]),
	.B(reg_Z[0]),
	.Y(reg_8[1])
);
defparam \p1.reg_8[1] .INIT=4'h6;
// @9:99
  CFG3 \seg_sel_3[0]  (
	.A(sel_Z[0]),
	.B(sw_c[5]),
	.C(sw_c[1]),
	.Y(seg_sel[0])
);
defparam \seg_sel_3[0] .INIT=8'h27;
// @9:99
  CFG3 \seg_sel_3[1]  (
	.A(sel_Z[0]),
	.B(sw_c[6]),
	.C(sw_c[2]),
	.Y(seg_sel[1])
);
defparam \seg_sel_3[1] .INIT=8'h27;
// @9:99
  CFG3 \seg_sel_3[2]  (
	.A(sel_Z[0]),
	.B(sw_c[7]),
	.C(sw_c[3]),
	.Y(seg_sel[2])
);
defparam \seg_sel_3[2] .INIT=8'h27;
// @9:99
  CFG3 \seg_sel_3[3]  (
	.A(sel_Z[0]),
	.B(sw_c[8]),
	.C(sw_c[4]),
	.Y(seg_sel[3])
);
defparam \seg_sel_3[3] .INIT=8'h27;
// @9:40
  CFG4 \p1.un1_reg_9  (
	.A(reg_Z[12]),
	.B(reg_Z[10]),
	.C(reg_Z[9]),
	.D(reg_Z[8]),
	.Y(un1_reg_9)
);
defparam \p1.un1_reg_9 .INIT=16'h8000;
// @9:40
  CFG4 \p1.un1_reg_8  (
	.A(reg_Z[7]),
	.B(reg_Z[6]),
	.C(reg_Z[5]),
	.D(reg_Z[4]),
	.Y(un1_reg_8)
);
defparam \p1.un1_reg_8 .INIT=16'h8000;
// @9:40
  CFG4 \p1.un1_reg_7  (
	.A(reg_Z[3]),
	.B(reg_Z[2]),
	.C(reg_Z[1]),
	.D(reg_Z[0]),
	.Y(un1_reg_7)
);
defparam \p1.un1_reg_7 .INIT=16'h8000;
// @9:83
  CFG3 \ena[2]  (
	.A(sel_Z[1]),
	.B(sel_Z[0]),
	.C(rst_c),
	.Y(digi_c[3])
);
defparam \ena[2] .INIT=8'h20;
// @9:83
  CFG3 \ena[0]  (
	.A(sel_Z[1]),
	.B(sel_Z[0]),
	.C(rst_c),
	.Y(digi_c[1])
);
defparam \ena[0] .INIT=8'h10;
// @9:69
  CFG3 \sel_RNO[1]  (
	.A(strb_Z),
	.B(sel_Z[1]),
	.C(sel_Z[0]),
	.Y(sel_RNO_Z[1])
);
defparam \sel_RNO[1] .INIT=8'h6C;
// @9:83
  CFG3 \ena[1]  (
	.A(sel_Z[1]),
	.B(sel_Z[0]),
	.C(rst_c),
	.Y(digi_c[2])
);
defparam \ena[1] .INIT=8'h40;
// @9:83
  CFG3 \ena[3]  (
	.A(sel_Z[1]),
	.B(sel_Z[0]),
	.C(rst_c),
	.Y(digi_c[4])
);
defparam \ena[3] .INIT=8'h80;
// @9:40
  CFG4 \p1.un1_reg  (
	.A(un1_reg_9),
	.B(un1_reg_8),
	.C(un1_reg_7),
	.D(un1_reg_6),
	.Y(un1_reg)
);
defparam \p1.un1_reg .INIT=16'h8000;
// @9:121
  CFG4 \seg_1_7_1_.m18  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(seg_c[4])
);
defparam \seg_1_7_1_.m18 .INIT=16'h3EDB;
// @9:121
  CFG4 \seg_1_7_1_.m10  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(seg_c[2])
);
defparam \seg_1_7_1_.m10 .INIT=16'h5B37;
// @9:121
  CFG4 \seg_1_7_1_.m15  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(seg_c[3])
);
defparam \seg_1_7_1_.m15 .INIT=16'h7F67;
  CFG4 \seg_1_7_1_.N_27_i  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(N_27_i)
);
defparam \seg_1_7_1_.N_27_i .INIT=16'hBEF6;
  CFG4 \seg_1_7_1_.N_7_i  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(N_7_i)
);
defparam \seg_1_7_1_.N_7_i .INIT=16'hD6FB;
  CFG4 \seg_1_7_1_.N_22_i  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(N_22_i)
);
defparam \seg_1_7_1_.N_22_i .INIT=16'hA8FB;
  CFG4 \seg_1_7_1_.N_25_i  (
	.A(seg_sel[3]),
	.B(seg_sel[2]),
	.C(seg_sel[1]),
	.D(seg_sel[0]),
	.Y(N_25_i)
);
defparam \seg_1_7_1_.N_25_i .INIT=16'hA6EF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* hex4x7seg */

module aufgabe1 (
  rst,
  clk,
  btn,
  sw,
  digi,
  seg,
  dp
)
;
input rst ;
input clk ;
input [4:1] btn ;
input [8:1] sw ;
output [4:1] digi ;
output [7:1] seg ;
output dp ;
wire rst ;
wire clk ;
wire dp ;
wire [4:1] btn_c;
wire [8:1] sw_c;
wire [4:1] digi_c;
wire [4:2] seg_c;
wire rst_arst ;
wire GND ;
wire VCC ;
wire rst_c ;
wire clk_c ;
wire dp_c ;
wire u1_seg_1_7_1__N_27_i ;
wire u1_seg_1_7_1__N_25_i ;
wire u1_seg_1_7_1__N_22_i ;
wire u1_seg_1_7_1__N_7_i ;
wire clk_ibuf_Z ;
  CLKINT clk_ibuf_RNIVTI21 (
	.Y(clk_c),
	.A(clk_ibuf_Z)
);
  CLKINT rst_ibuf_RNIUUM54 (
	.Y(rst_arst),
	.A(rst_c)
);
// @10:6
  INBUF rst_ibuf (
	.Y(rst_c),
	.PAD(rst)
);
// @10:7
  INBUF clk_ibuf (
	.Y(clk_ibuf_Z),
	.PAD(clk)
);
// @10:8
  INBUF \btn_ibuf[1]  (
	.Y(btn_c[1]),
	.PAD(btn[1])
);
// @10:8
  INBUF \btn_ibuf[2]  (
	.Y(btn_c[2]),
	.PAD(btn[2])
);
// @10:8
  INBUF \btn_ibuf[3]  (
	.Y(btn_c[3]),
	.PAD(btn[3])
);
// @10:8
  INBUF \btn_ibuf[4]  (
	.Y(btn_c[4]),
	.PAD(btn[4])
);
// @10:9
  INBUF \sw_ibuf[1]  (
	.Y(sw_c[1]),
	.PAD(sw[1])
);
// @10:9
  INBUF \sw_ibuf[2]  (
	.Y(sw_c[2]),
	.PAD(sw[2])
);
// @10:9
  INBUF \sw_ibuf[3]  (
	.Y(sw_c[3]),
	.PAD(sw[3])
);
// @10:9
  INBUF \sw_ibuf[4]  (
	.Y(sw_c[4]),
	.PAD(sw[4])
);
// @10:9
  INBUF \sw_ibuf[5]  (
	.Y(sw_c[5]),
	.PAD(sw[5])
);
// @10:9
  INBUF \sw_ibuf[6]  (
	.Y(sw_c[6]),
	.PAD(sw[6])
);
// @10:9
  INBUF \sw_ibuf[7]  (
	.Y(sw_c[7]),
	.PAD(sw[7])
);
// @10:9
  INBUF \sw_ibuf[8]  (
	.Y(sw_c[8]),
	.PAD(sw[8])
);
// @10:10
  OUTBUF \digi_obuf[1]  (
	.PAD(digi[1]),
	.D(digi_c[1])
);
// @10:10
  OUTBUF \digi_obuf[2]  (
	.PAD(digi[2]),
	.D(digi_c[2])
);
// @10:10
  OUTBUF \digi_obuf[3]  (
	.PAD(digi[3]),
	.D(digi_c[3])
);
// @10:10
  OUTBUF \digi_obuf[4]  (
	.PAD(digi[4]),
	.D(digi_c[4])
);
// @10:11
  OUTBUF \seg_obuf[1]  (
	.PAD(seg[1]),
	.D(u1_seg_1_7_1__N_7_i)
);
// @10:11
  OUTBUF \seg_obuf[2]  (
	.PAD(seg[2]),
	.D(seg_c[2])
);
// @10:11
  OUTBUF \seg_obuf[3]  (
	.PAD(seg[3]),
	.D(seg_c[3])
);
// @10:11
  OUTBUF \seg_obuf[4]  (
	.PAD(seg[4]),
	.D(seg_c[4])
);
// @10:11
  OUTBUF \seg_obuf[5]  (
	.PAD(seg[5]),
	.D(u1_seg_1_7_1__N_22_i)
);
// @10:11
  OUTBUF \seg_obuf[6]  (
	.PAD(seg[6]),
	.D(u1_seg_1_7_1__N_25_i)
);
// @10:11
  OUTBUF \seg_obuf[7]  (
	.PAD(seg[7]),
	.D(u1_seg_1_7_1__N_27_i)
);
// @10:12
  OUTBUF dp_obuf (
	.PAD(dp),
	.D(dp_c)
);
// @10:38
  hex4x7seg u1 (
	.seg_c(seg_c[4:2]),
	.digi_c(digi_c[4:1]),
	.sw_c(sw_c[8:1]),
	.btn_c(btn_c[4:1]),
	.N_25_i(u1_seg_1_7_1__N_25_i),
	.N_22_i(u1_seg_1_7_1__N_22_i),
	.N_7_i(u1_seg_1_7_1__N_7_i),
	.N_27_i(u1_seg_1_7_1__N_27_i),
	.rst_c(rst_c),
	.dp_c(dp_c),
	.clk_c(clk_c),
	.rst_arst(rst_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* aufgabe1 */

