<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 7 Configuration Register - configuration_dedicated_io_7</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 7 Configuration Register - configuration_dedicated_io_7</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 7</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9d7b4e8c5431c6f5e1622745f346dfd3"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa3522dba68b06a39d9bb382e2ed4fd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaa3522dba68b06a39d9bb382e2ed4fd8f">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa3522dba68b06a39d9bb382e2ed4fd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22ebef751d5858447c2c68bccd465d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad22ebef751d5858447c2c68bccd465d1">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad22ebef751d5858447c2c68bccd465d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a3ed6dab034c2a1567dfda697c26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gae1a3ed6dab034c2a1567dfda697c26cb">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae1a3ed6dab034c2a1567dfda697c26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad382c885d0b1bce907e7629695cb0d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad382c885d0b1bce907e7629695cb0d54">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gad382c885d0b1bce907e7629695cb0d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b67f47c2323d4afefa889b700decf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga88b67f47c2323d4afefa889b700decf7">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga88b67f47c2323d4afefa889b700decf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bfcef301977f44c56132167ad80692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gac9bfcef301977f44c56132167ad80692">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gac9bfcef301977f44c56132167ad80692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd310f905092a3124d7433c348055578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gabd310f905092a3124d7433c348055578">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gabd310f905092a3124d7433c348055578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6a1ddab299f61fe2d4cc6c0d357b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga8c6a1ddab299f61fe2d4cc6c0d357b48">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga8c6a1ddab299f61fe2d4cc6c0d357b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ebfa1ca6990208f108627c97cc8912a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6ac2b20e825685c1d131ab69e37826df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6ac2b20e825685c1d131ab69e37826df">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6ac2b20e825685c1d131ab69e37826df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616159302f44655ccc0b09c9eaed15bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga616159302f44655ccc0b09c9eaed15bf">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga616159302f44655ccc0b09c9eaed15bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a29e9bd14c095222da3ba2ebb98850a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6a29e9bd14c095222da3ba2ebb98850a">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6a29e9bd14c095222da3ba2ebb98850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87488635097ea21f6720be8aafc78b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga87488635097ea21f6720be8aafc78b4a">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga87488635097ea21f6720be8aafc78b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b819bd43e9eedf894d3f05bc31bc5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6b819bd43e9eedf894d3f05bc31bc5e7">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga6b819bd43e9eedf894d3f05bc31bc5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fdf3fd69e74fa64b2191adeee4e2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga03fdf3fd69e74fa64b2191adeee4e2a8">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga03fdf3fd69e74fa64b2191adeee4e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada122bdc88648b991f12205f70bc7ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gada122bdc88648b991f12205f70bc7ab5">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gada122bdc88648b991f12205f70bc7ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1797af289dbd2632275b3823b258f04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga1797af289dbd2632275b3823b258f04a">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga1797af289dbd2632275b3823b258f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1250c21ffbf1c84cdcc07a13dcb00db7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7088021459f766e9b929d9e2179f7813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga7088021459f766e9b929d9e2179f7813">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7088021459f766e9b929d9e2179f7813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dc6019171f2a11f02df8295ade3ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga04dc6019171f2a11f02df8295ade3ee5">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga04dc6019171f2a11f02df8295ade3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280bb88c092fd2abb780f0c17126058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaf280bb88c092fd2abb780f0c17126058">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf280bb88c092fd2abb780f0c17126058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4f0248920bb71ad205ecfb96359a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga7c4f0248920bb71ad205ecfb96359a80">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga7c4f0248920bb71ad205ecfb96359a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e127db0b14b426c4c88c20e54c5741c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga8e127db0b14b426c4c88c20e54c5741c">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga8e127db0b14b426c4c88c20e54c5741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746d74a26fe1ee849aa79b9e2c0e500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga746d74a26fe1ee849aa79b9e2c0e500d">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga746d74a26fe1ee849aa79b9e2c0e500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862c2832c8353bf27a23cdc73e2d42ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga862c2832c8353bf27a23cdc73e2d42ec">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga862c2832c8353bf27a23cdc73e2d42ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b725a9e88e8a4d411cf420926381a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gab7b725a9e88e8a4d411cf420926381a7">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gab7b725a9e88e8a4d411cf420926381a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp06743eb75888d5ba98bc57be8cb3ea73"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6b8b7bc53fd34c667e0922f8b2c6cbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6b8b7bc53fd34c667e0922f8b2c6cbe5">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6b8b7bc53fd34c667e0922f8b2c6cbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47dcc5645ecafd772ef57fe5399091d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gac47dcc5645ecafd772ef57fe5399091d">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac47dcc5645ecafd772ef57fe5399091d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c558995660ad42fa1d74a8b900354cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6c558995660ad42fa1d74a8b900354cd">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6c558995660ad42fa1d74a8b900354cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b8c804d3bafc926b451d980120717b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga44b8c804d3bafc926b451d980120717b">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga44b8c804d3bafc926b451d980120717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e219c7a105c276db8981f194ca06bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad9e219c7a105c276db8981f194ca06bb">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gad9e219c7a105c276db8981f194ca06bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccb6fff27b6b54b7d6338b1acd838c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga6ccb6fff27b6b54b7d6338b1acd838c2">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6ccb6fff27b6b54b7d6338b1acd838c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded388d2dd786acc1974555784c557bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaded388d2dd786acc1974555784c557bb">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gaded388d2dd786acc1974555784c557bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf840b8dac71e9930ee643d910b54b1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaf840b8dac71e9930ee643d910b54b1cf">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:gaf840b8dac71e9930ee643d910b54b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaed00ffc0165f2d8a91ec26ebf116a42"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac8bdccb71f4e93cc6c4c04dcdd3ea550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gac8bdccb71f4e93cc6c4c04dcdd3ea550">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac8bdccb71f4e93cc6c4c04dcdd3ea550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e86cee5159af9ee966a9e8fd4659b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga41e86cee5159af9ee966a9e8fd4659b3">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga41e86cee5159af9ee966a9e8fd4659b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1dcda8f69f99b078eb4f897fc7a913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga0b1dcda8f69f99b078eb4f897fc7a913">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0b1dcda8f69f99b078eb4f897fc7a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189343042428316c6575a725a2aa5c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga189343042428316c6575a725a2aa5c36">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga189343042428316c6575a725a2aa5c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd601b4cc0981cf9bbadbd67d3ae342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaecd601b4cc0981cf9bbadbd67d3ae342">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaecd601b4cc0981cf9bbadbd67d3ae342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81218ef87127bcb0bed573659ff76d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga81218ef87127bcb0bed573659ff76d65">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga81218ef87127bcb0bed573659ff76d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421290d9a25140d38c815e91303ae417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga421290d9a25140d38c815e91303ae417">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga421290d9a25140d38c815e91303ae417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f3b08e515250b160573b57c3bd1a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad2f3b08e515250b160573b57c3bd1a50">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gad2f3b08e515250b160573b57c3bd1a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e45bc2a4d5d1c11e296fa74566d865b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafae00c1d28533bc989162f522f15028d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gafae00c1d28533bc989162f522f15028d">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gafae00c1d28533bc989162f522f15028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcdb89e8a71ff1c433528410a7fcb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gacfcdb89e8a71ff1c433528410a7fcb35">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gacfcdb89e8a71ff1c433528410a7fcb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c923a84cbb25c97fe973a85b3cdc0a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga9c923a84cbb25c97fe973a85b3cdc0a1">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c923a84cbb25c97fe973a85b3cdc0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9093d6b238849a7a81601147a0fa0e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga9093d6b238849a7a81601147a0fa0e6c">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga9093d6b238849a7a81601147a0fa0e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac215923b2bb37ed8c8eff801ed67e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gac215923b2bb37ed8c8eff801ed67e3be">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gac215923b2bb37ed8c8eff801ed67e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f9a3ba00f86fbda26cb95be61bf48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga27f9a3ba00f86fbda26cb95be61bf48f">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga27f9a3ba00f86fbda26cb95be61bf48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443dd748448f2920af0504ee528c531c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga443dd748448f2920af0504ee528c531c">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga443dd748448f2920af0504ee528c531c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8673b70c93d27ae19881d4fc1966e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga4e8673b70c93d27ae19881d4fc1966e0">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga4e8673b70c93d27ae19881d4fc1966e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1b04f573255bfd649dfe985878ac7c7e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga42d259fa15ce933067735c578414d03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga42d259fa15ce933067735c578414d03a">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga42d259fa15ce933067735c578414d03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5456f8300ee3ead7f1b39a4effa6dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad5456f8300ee3ead7f1b39a4effa6dfe">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad5456f8300ee3ead7f1b39a4effa6dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86170a723d87ee6530d40285a94ff50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga86170a723d87ee6530d40285a94ff50c">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga86170a723d87ee6530d40285a94ff50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d41d9841c1287a0ea604bfc1cdc12aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga7d41d9841c1287a0ea604bfc1cdc12aa">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga7d41d9841c1287a0ea604bfc1cdc12aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6422794882fd2d07b95fb985f9aefbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gab6422794882fd2d07b95fb985f9aefbd">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gab6422794882fd2d07b95fb985f9aefbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298800d43d834a6a6ab327156491f871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga298800d43d834a6a6ab327156491f871">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga298800d43d834a6a6ab327156491f871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590f7d3039fddd3a0acd546697f3bd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga590f7d3039fddd3a0acd546697f3bd30">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga590f7d3039fddd3a0acd546697f3bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa631f68dbcc4627192a20e7ec7b04d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaa631f68dbcc4627192a20e7ec7b04d38">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gaa631f68dbcc4627192a20e7ec7b04d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7d33f5d8320fa71db36179931c46a65c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae9f0ff2d8ab22a6c4339844c63bdf086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gae9f0ff2d8ab22a6c4339844c63bdf086">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae9f0ff2d8ab22a6c4339844c63bdf086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf82db7d7bf6aab71881d0c9a12daa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gacaf82db7d7bf6aab71881d0c9a12daa4">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gacaf82db7d7bf6aab71881d0c9a12daa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633a004a4550df9b972b62b30a89803f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga633a004a4550df9b972b62b30a89803f">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga633a004a4550df9b972b62b30a89803f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bba80e7b769b1e7867528150c4bcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga20bba80e7b769b1e7867528150c4bcac">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga20bba80e7b769b1e7867528150c4bcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ccae2b4a3e925744ef70a0376229ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga69ccae2b4a3e925744ef70a0376229ad">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga69ccae2b4a3e925744ef70a0376229ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193287e15342114dba3c766463e3e3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga193287e15342114dba3c766463e3e3c0">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga193287e15342114dba3c766463e3e3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31f761fea2b297317ff5cd621e81228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gab31f761fea2b297317ff5cd621e81228">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gab31f761fea2b297317ff5cd621e81228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829abd596c504ff33356d2b62700f9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga829abd596c504ff33356d2b62700f9f2">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga829abd596c504ff33356d2b62700f9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp23b8739e64f4715c584f522fb30a43c7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga102b9fbd6727a6bb107764d50e831931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga102b9fbd6727a6bb107764d50e831931">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga102b9fbd6727a6bb107764d50e831931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c33da80f78d9a4ebd4a7aaea27e05a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga5c33da80f78d9a4ebd4a7aaea27e05a6">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga5c33da80f78d9a4ebd4a7aaea27e05a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187f428d4923f8f8252196e61af41ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga187f428d4923f8f8252196e61af41ef2">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga187f428d4923f8f8252196e61af41ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8629ff8b235cc99a64cdf0e6fdd817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaae8629ff8b235cc99a64cdf0e6fdd817">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gaae8629ff8b235cc99a64cdf0e6fdd817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec2ed38535771a6e2a2f71e6edcf176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga5ec2ed38535771a6e2a2f71e6edcf176">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga5ec2ed38535771a6e2a2f71e6edcf176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc24346f63763801dc8677cf840d6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gacbc24346f63763801dc8677cf840d6e3">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacbc24346f63763801dc8677cf840d6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1302cd094135b09a7611ee026b672c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gae1302cd094135b09a7611ee026b672c0">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gae1302cd094135b09a7611ee026b672c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128bf592e681991ec21d7d53b75cff3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga128bf592e681991ec21d7d53b75cff3c">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga128bf592e681991ec21d7d53b75cff3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp909a7150b35a7f47c26ede56e637847d"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5475c43713d9934d65235cc0cc8e5a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga5475c43713d9934d65235cc0cc8e5a5c">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga5475c43713d9934d65235cc0cc8e5a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9906eb1fa44ce8d15e5172d4e12efbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga9906eb1fa44ce8d15e5172d4e12efbbd">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga9906eb1fa44ce8d15e5172d4e12efbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecc4179f43279d20d4e5bbf14369d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga4ecc4179f43279d20d4e5bbf14369d48">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga4ecc4179f43279d20d4e5bbf14369d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc707f8868438d178ae326b76e6a46f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gabc707f8868438d178ae326b76e6a46f4">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gabc707f8868438d178ae326b76e6a46f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec087597588f1b801e592c32be6c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga2ec087597588f1b801e592c32be6c395">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga2ec087597588f1b801e592c32be6c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17edac38fdb303325cb66b1231e3ed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga17edac38fdb303325cb66b1231e3ed79">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga17edac38fdb303325cb66b1231e3ed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63ecd75ba7030d47961bb10f636f822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gad63ecd75ba7030d47961bb10f636f822">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gad63ecd75ba7030d47961bb10f636f822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54a633ede438adca42c71993f425e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaf54a633ede438adca42c71993f425e4c">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gaf54a633ede438adca42c71993f425e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s">ALT_PINMUX_DCTD_IO_CFG_7_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3ca6ba3be28256bd5f4db338e29009ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ga3ca6ba3be28256bd5f4db338e29009ee">ALT_PINMUX_DCTD_IO_CFG_7_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga3ca6ba3be28256bd5f4db338e29009ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae894f82d8334131a4b1c54c88b2f7a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gae894f82d8334131a4b1c54c88b2f7a41">ALT_PINMUX_DCTD_IO_CFG_7_OFST</a>&#160;&#160;&#160;0x11c</td></tr>
<tr class="separator:gae894f82d8334131a4b1c54c88b2f7a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf0e3d0dde93a795087bce4a05e5dc6d6"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s">ALT_PINMUX_DCTD_IO_CFG_7_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaf0e3d0dde93a795087bce4a05e5dc6d6">ALT_PINMUX_DCTD_IO_CFG_7_t</a></td></tr>
<tr class="separator:gaf0e3d0dde93a795087bce4a05e5dc6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_7_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html">ALT_PINMUX_DCTD_IO_CFG_7</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acbffffd1bfd48782a138ed24ddacd7d3"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acdcf2b43c3c0842fe8a01a3a6b5e04a8"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9097b595c6b855c6a05a7a083e876e33"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a17c306723fb50ec1848470f56d4497b8"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55903db118713aa352f15438f8315b2c"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f1cc7a50cb587cd72773796fe135e54"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abae4ae44b4a76bbb55b4c90c5fee9a69"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1e23b733d75bd69f5d708f66804fa4f"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6488b6731f5dd7d750d9e895307ace3"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4b52621de56cf8c6b4180b1cb51ed75b"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa3522dba68b06a39d9bb382e2ed4fd8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad22ebef751d5858447c2c68bccd465d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1a3ed6dab034c2a1567dfda697c26cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad382c885d0b1bce907e7629695cb0d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga88b67f47c2323d4afefa889b700decf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac9bfcef301977f44c56132167ad80692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd310f905092a3124d7433c348055578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8c6a1ddab299f61fe2d4cc6c0d357b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6ac2b20e825685c1d131ab69e37826df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga616159302f44655ccc0b09c9eaed15bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6a29e9bd14c095222da3ba2ebb98850a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87488635097ea21f6720be8aafc78b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b819bd43e9eedf894d3f05bc31bc5e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03fdf3fd69e74fa64b2191adeee4e2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada122bdc88648b991f12205f70bc7ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1797af289dbd2632275b3823b258f04a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7088021459f766e9b929d9e2179f7813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04dc6019171f2a11f02df8295ade3ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf280bb88c092fd2abb780f0c17126058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c4f0248920bb71ad205ecfb96359a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e127db0b14b426c4c88c20e54c5741c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga746d74a26fe1ee849aa79b9e2c0e500d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga862c2832c8353bf27a23cdc73e2d42ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab7b725a9e88e8a4d411cf420926381a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6b8b7bc53fd34c667e0922f8b2c6cbe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac47dcc5645ecafd772ef57fe5399091d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c558995660ad42fa1d74a8b900354cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44b8c804d3bafc926b451d980120717b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad9e219c7a105c276db8981f194ca06bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ccb6fff27b6b54b7d6338b1acd838c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaded388d2dd786acc1974555784c557bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf840b8dac71e9930ee643d910b54b1cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_7_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac8bdccb71f4e93cc6c4c04dcdd3ea550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41e86cee5159af9ee966a9e8fd4659b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b1dcda8f69f99b078eb4f897fc7a913"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga189343042428316c6575a725a2aa5c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaecd601b4cc0981cf9bbadbd67d3ae342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga81218ef87127bcb0bed573659ff76d65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga421290d9a25140d38c815e91303ae417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad2f3b08e515250b160573b57c3bd1a50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_7_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafae00c1d28533bc989162f522f15028d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfcdb89e8a71ff1c433528410a7fcb35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c923a84cbb25c97fe973a85b3cdc0a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9093d6b238849a7a81601147a0fa0e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac215923b2bb37ed8c8eff801ed67e3be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27f9a3ba00f86fbda26cb95be61bf48f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga443dd748448f2920af0504ee528c531c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4e8673b70c93d27ae19881d4fc1966e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga42d259fa15ce933067735c578414d03a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5456f8300ee3ead7f1b39a4effa6dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga86170a723d87ee6530d40285a94ff50c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d41d9841c1287a0ea604bfc1cdc12aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab6422794882fd2d07b95fb985f9aefbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga298800d43d834a6a6ab327156491f871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga590f7d3039fddd3a0acd546697f3bd30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa631f68dbcc4627192a20e7ec7b04d38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_7_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae9f0ff2d8ab22a6c4339844c63bdf086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacaf82db7d7bf6aab71881d0c9a12daa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga633a004a4550df9b972b62b30a89803f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20bba80e7b769b1e7867528150c4bcac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69ccae2b4a3e925744ef70a0376229ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga193287e15342114dba3c766463e3e3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab31f761fea2b297317ff5cd621e81228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga829abd596c504ff33356d2b62700f9f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_7_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga102b9fbd6727a6bb107764d50e831931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c33da80f78d9a4ebd4a7aaea27e05a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga187f428d4923f8f8252196e61af41ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae8629ff8b235cc99a64cdf0e6fdd817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5ec2ed38535771a6e2a2f71e6edcf176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacbc24346f63763801dc8677cf840d6e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1302cd094135b09a7611ee026b672c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga128bf592e681991ec21d7d53b75cff3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RTRIM">ALT_PINMUX_DCTD_IO_CFG_7_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5475c43713d9934d65235cc0cc8e5a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9906eb1fa44ce8d15e5172d4e12efbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ecc4179f43279d20d4e5bbf14369d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc707f8868438d178ae326b76e6a46f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2ec087597588f1b801e592c32be6c395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga17edac38fdb303325cb66b1231e3ed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad63ecd75ba7030d47961bb10f636f822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf54a633ede438adca42c71993f425e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_7_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3ca6ba3be28256bd5f4db338e29009ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html">ALT_PINMUX_DCTD_IO_CFG_7</a> register. </p>

</div>
</div>
<a class="anchor" id="gae894f82d8334131a4b1c54c88b2f7a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_7_OFST&#160;&#160;&#160;0x11c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html">ALT_PINMUX_DCTD_IO_CFG_7</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf0e3d0dde93a795087bce4a05e5dc6d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7__s">ALT_PINMUX_DCTD_IO_CFG_7_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html#gaf0e3d0dde93a795087bce4a05e5dc6d6">ALT_PINMUX_DCTD_IO_CFG_7_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__7.html">ALT_PINMUX_DCTD_IO_CFG_7</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
