/*

AMD Vivado v2023.1 (64-bit) [Major: 2023, Minor: 1]
SW Build: 3865809 on Sun May  7 15:04:56 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023

Process ID (PID): 1465060
License: Customer
Mode: GUI Mode

Current time: 	Tue Apr 29 14:56:50 CEST 2025
Time zone: 	Central European Standard Time (Europe/Paris)

OS: Ubuntu
OS Version: 6.11.0-24-generic
OS Architecture: amd64
Available processors (cores): 22

Display: 1
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 3
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%

Java version: 	17.0.3 64-bit
JavaFX version: 17.0.1
Java home: 	/tools/Xilinx/Vivado/2023.1/tps/lnx64/jre17.0.3_7
Java executable: 	/tools/Xilinx/Vivado/2023.1/tps/lnx64/jre17.0.3_7/bin/java
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Djdk.gtk.version=2, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m, -Xrs]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	stagiaire
User home directory: /home/stagiaire
User working directory: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /tools/Xilinx/Vivado
HDI_APPROOT: /tools/Xilinx/Vivado/2023.1
RDI_DATADIR: /tools/Xilinx/SharedData/2023.1/data:/tools/Xilinx/Vivado/2023.1/data
RDI_BINDIR: /tools/Xilinx/Vivado/2023.1/bin

Vivado preferences file: /home/stagiaire/.Xilinx/Vivado/2023.1/vivado.xml
Vivado preferences directory: /home/stagiaire/.Xilinx/Vivado/2023.1/
Vivado layouts directory: /home/stagiaire/.Xilinx/Vivado/2023.1/data/layouts
PlanAhead jar file: 	/tools/Xilinx/Vivado/2023.1/lib/classes/planAhead.jar
Vivado log file: 	/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/vivado.log
Vivado journal file: 	
Engine tmp dir: 	./.Xil/Vivado-1465060-qdtis2423h
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
GNOME_SHELL_SESSION_MODE: ubuntu
RDI_APPROOT: /tools/Xilinx/Vivado/2023.1
RDI_BASEROOT: /tools/Xilinx/Vivado
RDI_BINROOT: /tools/Xilinx/Vivado/2023.1/bin
RDI_BUILD: yes
RDI_DATADIR: /tools/Xilinx/SharedData/2023.1/data:/tools/Xilinx/Vivado/2023.1/data
RDI_INSTALLROOT: /tools/Xilinx
RDI_INSTALLVER: 2023.1
RDI_JAVA_PLATFORM: 
RDI_JAVA_VERSION: 17.0.3_7
RDI_LIBDIR: /tools/Xilinx/Vivado/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vivado/2023.1/lib/lnx64.o
RDI_OPT_EXT: .o
RDI_PATCHROOT: 
RDI_PLATFORM: lnx64
RDI_PREPEND_PATH: /tools/Xilinx/Vitis/2023.1/bin:/tools/Xilinx/Vivado/2023.1/ids_lite/ISE/bin/lin64
RDI_PROG: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/vivado
RDI_SESSION_INFO: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga:qdtis2423h_1745931400_1464992
RDI_SHARED_DATA: /tools/Xilinx/SharedData/2023.1/data
RDI_TPS_ROOT: /tools/Xilinx/Vivado/2023.1/tps/lnx64
RDI_USE_JDK17: True
SHELL: /bin/bash
XILINX: /tools/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_BOARD: xilinx.com:vcu118:part0:2.0
XILINX_DSP: /tools/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_HLS: /tools/Xilinx/Vitis_HLS/2023.1
XILINX_PART: xcvu9p-flga2104-2L-e
XILINX_PLANAHEAD: /tools/Xilinx/Vivado/2023.1
XILINX_SDK: /tools/Xilinx/Vitis/2023.1
XILINX_VITIS: /tools/Xilinx/Vitis/2023.1
XILINX_VIVADO: /tools/Xilinx/Vivado/2023.1
XILINX_VIVADO_HLS: /tools/Xilinx/Vivado/2023.1


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 2,437 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: source scripts/prologue.tcl 
// Tcl Message: # set project ariane # create_project $project . -force -part $::env(XILINX_PART) 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 99 MB (+101141kb) [00:00:08]
// [Engine Memory]: 2,534 MB (+2505525kb) [00:00:08]
// [GUI Memory]: 124 MB (+21005kb) [00:00:09]
// WARNING: HEventQueue.dispatchEvent() is taking  1009 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,689 MB. GUI used memory: 74 MB. Current time: 4/29/25, 2:56:52 PM CEST
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 2,692 MB (+32544kb) [00:00:10]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: BOARD_MODIFIED
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: STOP_PROGRESS_DIALOG
dismissDialog("Sourcing Tcl script 'scripts/prologue.tcl'"); // bq
// Tcl Message: create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8716.480 ; gain = 491.762 ; free physical = 19177 ; free virtual = 27708 
// Tcl Message: # set_property board_part $::env(XILINX_BOARD) [current_project] # set_param general.maxThreads 8 # set_msg_config -id {[Synth 8-5858]} -new_severity "info" # set_msg_config -id {[Synth 8-4480]} -limit 1000 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: FILE_SET_CHANGE
// Tcl Message: source scripts/run.tcl 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 132 MB (+1579kb) [00:00:12]
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # add_files -fileset constrs_1 -norecurse constraints/$project.xdc # synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xcvu9p-flga2104-2L-e Top: ariane_xilinx 
// TclEventType: ELABORATE_START
// [Engine Memory]: 3,712 MB (+928277kb) [00:00:23]
// HMemoryUtils.trashcanNow. Engine heap size: 4,417 MB. GUI used memory: 77 MB. Current time: 4/29/25, 2:57:11 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 4,871 MB. GUI used memory: 89 MB. Current time: 4/29/25, 2:57:23 PM CEST
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 5,496 MB. GUI used memory: 76 MB. Current time: 4/29/25, 2:57:41 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// [Engine Memory]: 5,832 MB (+2029112kb) [00:01:06]
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,884 MB. GUI used memory: 76 MB. Current time: 4/29/25, 2:57:50 PM CEST
// [GUI Memory]: 140 MB (+1448kb) [00:01:08]
// [GUI Memory]: 149 MB (+2392kb) [00:01:08]
// TclEventType: DESIGN_NEW
// [GUI Memory]: 163 MB (+7527kb) [00:01:09]
// [GUI Memory]: 179 MB (+8099kb) [00:01:09]
// [GUI Memory]: 195 MB (+7315kb) [00:01:09]
// [Engine Memory]: 6,155 MB (+32106kb) [00:01:09]
// [GUI Memory]: 206 MB (+594kb) [00:01:09]
// [GUI Memory]: 232 MB (+16574kb) [00:01:09]
// Xgd.load filename: /tools/Xilinx/Vivado/2023.1/data/parts/xilinx/virtexuplus/devint/virtexuplus/xcvu9p/xcvu9p.xgd; ZipEntry: xcvu9p_detail.xgd elapsed time: 0.9s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1s
// [GUI Memory]: 256 MB (+13086kb) [00:01:09]
// [Engine Memory]: 6,571 MB (+114039kb) [00:01:09]
// WARNING: HEventQueue.dispatchEvent() is taking  1541 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'led', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/ariane_xilinx.sv:928] INFO: [Synth 8-11241] undeclared symbol 'sw', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/ariane_xilinx.sv:929] INFO: [Synth 8-11241] undeclared symbol 'unused_switches', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/ariane_xilinx.sv:929] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10103.402 ; gain = 340.578 ; free physical = 17743 ; free virtual = 26317 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/ariane_xilinx.sv:14] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 4 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 4 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_xbar.sv:18] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/addr_decode.sv:30] 
// Tcl Message: 	Parameter NoIndices bound to: 32'b00000000000000000000000000001010  	Parameter NoRules bound to: 32'b00000000000000000000000000001010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/addr_decode.sv:30] INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_demux.sv:19] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011  	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001  	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100  	Parameter UniqueIds bound to: 1'b0  	Parameter FallThrough bound to: 1'b0  	Parameter SpillAw bound to: 1'b1  	Parameter SpillW bound to: 1'b1  	Parameter SpillB bound to: 1'b1  	Parameter SpillAr bound to: 1'b1  	Parameter SpillR bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_demux.sv:576] 
// Tcl Message: 	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100  	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_demux.sv:626] INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000001  	Parameter STICKY_OVERFLOW bound to: 1'b0  
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001011  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001011  	Parameter MODE bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001011  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_demux.sv:19] INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_err_slv.sv:19] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter Resp bound to: 2'b11  	Parameter ATOPs bound to: 1'b1  	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100  
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b1  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'counter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/counter.sv:14] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter STICKY_OVERFLOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/counter.sv:14] INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_err_slv.sv:19] INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_mux.sv:27] 
// Tcl Message: 	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100  	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000010  	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000001  	Parameter FallThrough bound to: 1'b0  	Parameter SpillAw bound to: 1'b1  	Parameter SpillW bound to: 1'b1  	Parameter SpillB bound to: 1'b1  	Parameter SpillAr bound to: 1'b1  	Parameter SpillR bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18] 
// Tcl Message: 	Parameter NoBus bound to: 1 - type: integer  	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100  	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000010  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000010  	Parameter MODE bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000010  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: 	Parameter IrLength bound to: 32'b00000000000000000000000000000101  	Parameter IdcodeValue bound to: 1 - type: integer  
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_csrs.sv:18] 
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_csrs.sv:294] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_csrs.sv:360] INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13] 
// Tcl Message: 	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13] INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_csrs.sv:18] INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_sba.sv:18] 
// Tcl Message: 	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter ReadByteEnable bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_sba.sv:72] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_sba.sv:101] INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_sba.sv:18] INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/riscv-dbg/src/dm_mem.sv:19] 
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000  
// Tcl Message: 	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/axi_adapter.sv:486] INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/axi_adapter.sv:19] INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/src/ariane.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cva6.sv:18] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'perf_counters' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/perf_counters.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'perf_counters' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/perf_counters.sv:16] INFO: [Synth 8-6157] synthesizing module 'wt_cache_subsystem' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_cache_subsystem.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'cva6_icache' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/cva6_icache.sv:28] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram_cache' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/sram_cache.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 45 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  	Parameter BYTE_ACCESS bound to: 0 - type: integer  	Parameter TECHNO_CUT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/sram.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 45 - type: integer  	Parameter USER_WIDTH bound to: 1 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tc_sram_wrapper' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/tc_sram_fpga_wrapper.sv:10] 
// Tcl Message: 	Parameter NumWords bound to: 256 - type: integer  	Parameter DataWidth bound to: 32'b00000000000000000000000001000000  	Parameter ByteWidth bound to: 8 - type: integer  	Parameter NumPorts bound to: 1 - type: integer  	Parameter Latency bound to: 1 - type: integer  	Parameter SimInit bound to: none - type: string  	Parameter PrintSimCfg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SyncSpRamBeNx64' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28] 
// Tcl Message: 	Parameter ADDR_WIDTH bound to: 8 - type: integer  	Parameter DATA_DEPTH bound to: 256 - type: integer  	Parameter OUT_REGS bound to: 0 - type: integer  	Parameter SIM_INIT bound to: 1 - type: integer  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter USER_WIDTH bound to: 128 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  	Parameter BYTE_ACCESS bound to: 0 - type: integer  	Parameter TECHNO_CUT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/sram.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter USER_WIDTH bound to: 128 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/sram.sv:21] INFO: [Synth 8-6155] done synthesizing module 'sram_cache__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/common/local/util/sram_cache.sv:21] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/cva6_icache.sv:220] INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lfsr.sv:22] 
// Tcl Message: 	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000  	Parameter OutWidth bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lfsr.sv:22] INFO: [Synth 8-6155] done synthesizing module 'cva6_icache' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/cva6_icache.sv:28] INFO: [Synth 8-6157] synthesizing module 'wt_dcache' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'wt_dcache_ctrl' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_ctrl.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_ctrl.sv:134] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_ctrl.sv:134] INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_ctrl' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_ctrl.sv:16] INFO: [Synth 8-6157] synthesizing module 'wt_dcache_missunit' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_missunit.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000  	Parameter OutWidth bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/lfsr.sv:22] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_missunit.sv:98] 
// Tcl Message: 	Parameter Seed bound to: 32'b00000000000000000000000000000011  	Parameter MaxExp bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/include/wt_cache_pkg.sv:134] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_wbuffer.sv:142] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cache_subsystem/wt_dcache_wbuffer.sv:116] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'cva6_fifo_v3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cva6_fifo_v3.sv:16] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000100  	Parameter DataWidth bound to: 32'b00000000000000000000000000000001  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001000  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/frontend/frontend.sv:235] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/frontend/frontend.sv:235] 
// Tcl Message: 	Parameter FPGA_ALTERA bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  	Parameter FPGA_EN bound to: 1'b0  	Parameter FPGA_ALTERA bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/include/ariane_pkg.sv:562] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/issue_read_operands.sv:382] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/issue_read_operands.sv:399] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001001  	Parameter ExtPrio bound to: 1'b1  	Parameter AxiVldRdy bound to: 1'b1  
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001101  	Parameter DataWidth bound to: 32'b00000000000000000000000001000000  	Parameter ExtPrio bound to: 1'b1  	Parameter AxiVldRdy bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/fpu_wrap.sv:440] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cvfpu/src/fpnew_rounding.sv:48] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cvfpu/src/fpnew_rounding.sv:48] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cvfpu/src/fpnew_pkg.sv:89] 
// Tcl Message: 	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cvfpu/src/fpnew_rounding.sv:48] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/core/cvfpu/src/fpnew_pkg.sv:89] 
// Tcl Message: 	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/clint/axi_lite_interface.sv:78] 
// Tcl Message: 	Parameter STAGES bound to: 32'b00000000000000000000000000000010  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/axi_mem_if/src/axi2mem.sv:192] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/axi_mem_if/src/axi2mem.sv:234] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/axi_mem_if/src/axi2mem.sv:122] 
// Tcl Message: 	Parameter AxiAddrWidth bound to: 64 - type: integer  	Parameter AxiDataWidth bound to: 64 - type: integer  	Parameter AxiIdWidth bound to: 5 - type: integer  	Parameter AxiUserWidth bound to: 64 - type: integer  	Parameter InclUART bound to: 1'b1  	Parameter InclSPI bound to: 1'b1  	Parameter InclEthernet bound to: 1'b0  	Parameter InclGPIO bound to: 1'b1  
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:402] INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:403] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:404] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: 	Parameter RATIO bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:752] INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:41] 
// Tcl Message: 	Parameter RATIO bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:41] INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:758] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:765] INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:784] INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:122] INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:46] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_counter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:46] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter THRESHOLD bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:137] INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:44] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter THRESHOLD bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:44] 
// Tcl Message: 	Parameter SIZE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:150] INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_timer/timer.sv:92] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/src/apb_timer/timer.sv:116] 
// Tcl Message: 	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000  	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010  	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111  	Parameter ALGORITHM bound to: SEQUENTIAL - type: string  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 10890.082 ; gain = 1127.258 ; free physical = 16692 ; free virtual = 25380 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 10890.082 ; gain = 1127.258 ; free physical = 16690 ; free virtual = 25372 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 10890.082 ; gain = 1127.258 ; free physical = 16690 ; free virtual = 25372 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10919.926 ; gain = 0.000 ; free physical = 16710 ; free virtual = 25379 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1083 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0' Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/vcu118.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/vcu118.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/vcu118.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11892.621 ; gain = 0.000 ; free physical = 15961 ; free virtual = 24623 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 6,726 MB. GUI used memory: 178 MB. Current time: 4/29/25, 2:57:54 PM CEST
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 12078.152 ; gain = 2315.328 ; free physical = 15337 ; free virtual = 24030 
// Tcl Message: 428 Infos, 362 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 12078.152 ; gain = 3305.164 ; free physical = 15337 ; free virtual = 24030 
// Tcl Message: INFO: [Common 17-2834] synth_design peak Physical Memory [PSS]  INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS]  
// Tcl Message: # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1] # launch_runs synth_1 
// Tcl Message: [Tue Apr 29 14:57:53 2025] Launched synth_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/synth_1/runme.log 
// Tcl Message: # wait_on_run synth_1 
// Tcl Message: [Tue Apr 29 14:57:54 2025] Waiting for synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 29 14:57:59 2025] Waiting for synth_1 to finish... 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 8.7s
// Tcl Message: [Tue Apr 29 14:58:04 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 29 14:58:09 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 29 14:58:19 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,558 MB. GUI used memory: 210 MB. Current time: 4/29/25, 2:58:23 PM CEST
// Tcl Message: [Tue Apr 29 14:58:29 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 29 14:58:39 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 29 14:58:49 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,551 MB. GUI used memory: 236 MB. Current time: 4/29/25, 2:58:53 PM CEST
// Tcl Message: [Tue Apr 29 14:59:09 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,551 MB. GUI used memory: 189 MB. Current time: 4/29/25, 2:59:23 PM CEST
// Tcl Message: [Tue Apr 29 14:59:29 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 29 14:59:49 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,552 MB. GUI used memory: 223 MB. Current time: 4/29/25, 2:59:53 PM CEST
// Tcl Message: [Tue Apr 29 15:00:09 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,552 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:00:24 PM CEST
// Tcl Message: [Tue Apr 29 15:00:49 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,552 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:00:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,553 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:01:24 PM CEST
// Tcl Message: [Tue Apr 29 15:01:29 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,553 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:01:54 PM CEST
// Tcl Message: [Tue Apr 29 15:02:09 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:02:24 PM CEST
// Tcl Message: [Tue Apr 29 15:02:49 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:02:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:03:24 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 186 MB. Current time: 4/29/25, 3:03:54 PM CEST
// Tcl Message: [Tue Apr 29 15:04:09 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 187 MB. Current time: 4/29/25, 3:04:24 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 187 MB. Current time: 4/29/25, 3:04:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 187 MB. Current time: 4/29/25, 3:05:24 PM CEST
// Tcl Message: [Tue Apr 29 15:05:29 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,546 MB. GUI used memory: 187 MB. Current time: 4/29/25, 3:05:54 PM CEST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// [GUI Memory]: 270 MB (+807kb) [00:09:22]
// Tcl Message: [Tue Apr 29 15:06:03 2025] synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:07:32 ; elapsed = 00:08:10 . Memory (MB): peak = 12556.422 ; gain = 468.270 ; free physical = 18847 ; free virtual = 23210 
// Tcl Message: # open_run synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcvu9p-flga2104-2L-e 
// HMemoryUtils.trashcanNow. Engine heap size: 6,532 MB. GUI used memory: 198 MB. Current time: 4/29/25, 3:06:24 PM CEST
// TclEventType: DEBUG_PORT_ADD
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 6,558 MB. GUI used memory: 196 MB. Current time: 4/29/25, 3:06:54 PM CEST
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// [Engine Memory]: 6,921 MB (+22451kb) [00:10:18]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,981 MB. GUI used memory: 196 MB. Current time: 4/29/25, 3:07:14 PM CEST
// TclEventType: DESIGN_NEW
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 12556.422 ; gain = 0.000 ; free physical = 18750 ; free virtual = 23170 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5370 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Chipscope 16-324] Core: i_ddr UUID: 95d64970-6efe-555a-a048-dc3a209f704a  
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/vcu118.xdc] Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Generating merged BMM file for the design top 'ariane_xilinx'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 12920.602 ; gain = 0.000 ; free physical = 17737 ; free virtual = 22450 
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 13065.656 ; gain = 509.234 ; free physical = 17505 ; free virtual = 22194 
// Tcl Message: # exec mkdir -p reports/ # exec rm -rf reports/* # check_timing -verbose                                                   -file reports/$project.check_timing.rpt 
// [GUI Memory]: 284 MB (+620kb) [00:10:34]
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// [Engine Memory]: 7,341 MB (+77981kb) [00:10:37]
// Device view-level: 0.0
// [GUI Memory]: 298 MB (+671kb) [00:10:38]
// HMemoryUtils.trashcanNow. Engine heap size: 7,491 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:07:24 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 9.7s
// WARNING: HEventQueue.dispatchEvent() is taking  10414 ms.
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: check_timing: Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 14279.820 ; gain = 1214.164 ; free physical = 16394 ; free virtual = 21393 
// Tcl Message: # report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/$project.timing_WORST_100.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack. 
// Tcl Message: # report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/$project.timing.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group. 
// Tcl Message: # report_utilization -hierarchical                                        -file reports/$project.utilization.rpt 
// Tcl Message: # report_cdc                                                              -file reports/$project.cdc.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// Tcl Message: INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port. 
// Tcl Message: # report_clock_interaction                                                -file reports/$project.clock_interaction.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: RUN_MODIFY
// [Engine Memory]: 8,371 MB (+694238kb) [00:11:03]
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// Tcl Message: # set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1] # set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1] # launch_runs impl_1 
// Tcl Message: Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 14323.836 ; gain = 42.016 ; free physical = 16142 ; free virtual = 21333 
// HMemoryUtils.trashcanNow. Engine heap size: 8,433 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:07:51 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,403 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:07:54 PM CEST
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 29 15:07:54 2025] Launched impl_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 14333.836 ; gain = 54.016 ; free physical = 16280 ; free virtual = 21502 
// Tcl Message: # wait_on_run impl_1 
// Tcl Message: [Tue Apr 29 15:07:54 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 29 15:07:59 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:08:04 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:08:09 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:08:19 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:08:24 PM CEST
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Apr 29 15:08:29 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:08:39 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:08:49 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:08:54 PM CEST
// Tcl Message: [Tue Apr 29 15:09:09 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:09:24 PM CEST
// Tcl Message: [Tue Apr 29 15:09:29 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:09:49 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:09:54 PM CEST
// Tcl Message: [Tue Apr 29 15:10:09 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:10:24 PM CEST
// Tcl Message: [Tue Apr 29 15:10:49 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,415 MB. GUI used memory: 220 MB. Current time: 4/29/25, 3:10:54 PM CEST
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Apr 29 15:11:29 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:12:09 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:12:49 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:14:09 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:15:29 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,416 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:16:23 PM CEST
// Tcl Message: [Tue Apr 29 15:16:49 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,416 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:16:53 PM CEST
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 8,416 MB. GUI used memory: 222 MB. Current time: 4/29/25, 3:17:23 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,416 MB. GUI used memory: 246 MB. Current time: 4/29/25, 3:17:53 PM CEST
// Tcl Message: [Tue Apr 29 15:18:09 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:18:23 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 245 MB. Current time: 4/29/25, 3:18:53 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 245 MB. Current time: 4/29/25, 3:19:23 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:19:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 245 MB. Current time: 4/29/25, 3:20:23 PM CEST
// Tcl Message: [Tue Apr 29 15:20:49 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:20:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:21:24 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 221 MB. Current time: 4/29/25, 3:21:54 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,417 MB. GUI used memory: 245 MB. Current time: 4/29/25, 3:22:24 PM CEST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 8,409 MB. GUI used memory: 222 MB. Current time: 4/29/25, 3:22:54 PM CEST
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Tue Apr 29 15:22:54 2025] impl_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:15:00 . Memory (MB): peak = 14333.836 ; gain = 0.000 ; free physical = 11827 ; free virtual = 20932 
// Tcl Message: # launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue Apr 29 15:22:54 2025] Launched impl_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/runme.log 
// Tcl Message: # wait_on_run impl_1 
// Tcl Message: [Tue Apr 29 15:22:54 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 29 15:22:59 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:23:04 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:23:09 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:23:19 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,711 MB. GUI used memory: 223 MB. Current time: 4/29/25, 3:23:21 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,543 MB. GUI used memory: 223 MB. Current time: 4/29/25, 3:23:24 PM CEST
// Tcl Message: [Tue Apr 29 15:23:29 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:23:40 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 29 15:23:50 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,543 MB. GUI used memory: 265 MB. Current time: 4/29/25, 3:23:54 PM CEST
// Tcl Message: [Tue Apr 29 15:24:10 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,543 MB. GUI used memory: 222 MB. Current time: 4/29/25, 3:24:24 PM CEST
// Tcl Message: [Tue Apr 29 15:24:30 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 29 15:24:49 2025] impl_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:02:43 ; elapsed = 00:01:55 . Memory (MB): peak = 14333.836 ; gain = 0.000 ; free physical = 11489 ; free virtual = 20678 
// Tcl Message: # open_run impl_1 
// HMemoryUtils.trashcanNow. Engine heap size: 8,571 MB. GUI used memory: 223 MB. Current time: 4/29/25, 3:24:54 PM CEST
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 9,275 MB. GUI used memory: 223 MB. Current time: 4/29/25, 3:25:11 PM CEST
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 9,275 MB. GUI used memory: 223 MB. Current time: 4/29/25, 3:25:12 PM CEST
// [Engine Memory]: 9,275 MB (+509064kb) [00:28:29]
// TclEventType: DESIGN_NEW
// [GUI Memory]: 317 MB (+3631kb) [00:28:30]
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  10969 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 14333.836 ; gain = 0.000 ; free physical = 11529 ; free virtual = 20717 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5336 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 14999.094 ; gain = 149.234 ; free physical = 10529 ; free virtual = 19792 
// Tcl Message: Restored from archive | CPU: 7.670000 secs | Memory: 124.827370 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 14999.094 ; gain = 149.234 ; free physical = 10511 ; free virtual = 19780 
// Tcl Message: Generating merged BMM file for the design top 'ariane_xilinx'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 15041.094 ; gain = 0.000 ; free physical = 10533 ; free virtual = 19801 
// Device view-level: 0.0
// [Engine Memory]: 9,762 MB (+24189kb) [00:28:41]
// [GUI Memory]: 333 MB (+38kb) [00:28:41]
// [Engine Memory]: 10,253 MB (+3482kb) [00:28:41]
// Tcl Message: open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 15471.812 ; gain = 1137.977 ; free physical = 10267 ; free virtual = 19541 
// Tcl Message: # write_verilog -force -mode funcsim work-fpga/${project}_funcsim.v 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 13s
// Device view-level: 0.0
// RouteApi::getRouteInfo length(bytes): 182638
// Tcl Message: # write_verilog -force -mode timesim work-fpga/${project}_timesim.v 
// HMemoryUtils.trashcanNow. Engine heap size: 10,388 MB. GUI used memory: 264 MB. Current time: 4/29/25, 3:25:28 PM CEST
// Tcl Message: # write_sdf     -force work-fpga/${project}_timesim.sdf 
// Tcl Message: write_sdf: Time (s): cpu = 00:01:20 ; elapsed = 00:00:08 . Memory (MB): peak = 16107.422 ; gain = 0.000 ; free physical = 9220 ; free virtual = 18971 
// Tcl Message: # exec mkdir -p reports/ # exec rm -rf reports/* # check_timing                                                              -file reports/${project}.check_timing.rpt 
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: check_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 16107.422 ; gain = 0.000 ; free physical = 9059 ; free virtual = 18794 
// Tcl Message: # report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/${project}.timing_WORST_100.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// Tcl Message: INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack. 
// HMemoryUtils.trashcanNow. Engine heap size: 10,511 MB. GUI used memory: 264 MB. Current time: 4/29/25, 3:25:48 PM CEST
// Tcl Message: # report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/${project}.timing.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group. 
// Tcl Message: # report_utilization -hierarchical                                          -file reports/${project}.utilization.rpt 
// TclEventType: STOP_PROGRESS_DIALOG
// Elapsed Time for: 'K.d': 28m:59s
// Elapsed time: 1740 seconds
dismissDialog("Sourcing Tcl script 'scripts/run.tcl'"); // bq
// TclEventType: STOP_PROGRESS_DIALOG
// RouteApi::getRouteInfo length(bytes): 182638
// RouteApi: Init Delay Mediator Swing Worker Finished
// RouteApi::getRouteInfo length(bytes): 182638
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed Time for: 'L.f': 29m:03s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 29m:05s
// [GUI Memory]: 355 MB (+6109kb) [00:29:16]
// Elapsed Time for: 'L.f': 29m:07s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 29m:09s
// Elapsed Time for: 'L.f': 29m:11s
// Elapsed time: 833 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 49, false); // f
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton("OptionPane.button", "Cancel"); // JButton
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 50, true); // f - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Tcl (Dont Echo) Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
dismissDialog("Open Hardware Manager"); // bq
// HMemoryUtils.trashcanNow. Engine heap size: 10,600 MB. GUI used memory: 271 MB. Current time: 4/29/25, 3:39:53 PM CEST
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // g
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 INFO: [Labtools 27-2222] Launching hw_server... INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2023.1   **** Build date : May  7 2023 at 15:13:34     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0 INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2023.1.0   ****** Build date   : Apr 10 2023-17:59:24     **** Build number : 2023.1.1681142364       ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.       ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.    
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B76CA2 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.bit} [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: set_property FULL_PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Auto Connect"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Add Configuration Memory Device]", 50, false); // f
// Run Command: PAResourceCommand.PACommandNames_ADD_CONFIG_MEMORY
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 49, false); // f
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu9p_0"); // ao
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // aP
// Tcl Message: set_property PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: set_property FULL_PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.bit} [get_hw_devices xcvu9p_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// Tcl Message: program_hw_devices [get_hw_devices xcvu9p_0] 
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 16246.340 ; gain = 0.000 ; free physical = 8864 ; free virtual = 18747 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// 'D' command handler elapsed time: 20 seconds
dismissDialog("Program Device"); // bq
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 114 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 342, 32); // cD
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// Elapsed time: 27 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B76CA2 
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Close Hardware Target"); // j.a
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SESSION_CLOSE
// RouteApi::getRouteInfo length(bytes): 182636
// HMemoryUtils.trashcanNow. Engine heap size: 10,665 MB. GUI used memory: 273 MB. Current time: 4/29/25, 3:42:53 PM CEST
// Tcl Message: close_hw_manager 
// Device view-level: 0.0
// [Engine Memory]: 11,844 MB (+1130385kb) [00:46:11]
// RouteApi::getRouteInfo length(bytes): 182638
dismissDialog("Close Hardware Manager"); // bq
// Device view-level: 0.0
// RouteApi::getRouteInfo length(bytes): 182638
// Elapsed time: 69 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 50, true); // f - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
dismissDialog("Open Hardware Manager"); // bq
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // g
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ao
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2023.1   **** Build date : May  7 2023 at 15:13:34     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0 INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2023.1.0   ****** Build date   : Apr 10 2023-17:59:24     **** Build number : 2023.1.1681142364       ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.       ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.    
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B76CA2 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.bit} [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: set_property FULL_PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Auto Connect"); // bq
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "CAL FAIL", 1, false); // m
// Elapsed time: 13 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false); // m
// Elapsed time: 26 seconds
selectTable(PAResourceItoN.MigStatusPanel_STATUS_TABLE, "1 - DQS Gate ; FAIL", 0, "FAIL", 1); // h
// Elapsed time: 174 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "SysMon ; ", 3, "SysMon", 0, false); // m
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false); // m
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false, false, false, false, true, false); // m - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "MIG Core Properties..."); // ao
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false, false, false, false, true, false); // m - Popup Trigger
// Elapsed time: 11 seconds
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "MIG Core Properties..."); // ao
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false); // m
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "MIG_1", 0, false, false, false, false, true, false); // m - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 11,910 MB. GUI used memory: 276 MB. Current time: 4/29/25, 3:48:38 PM CEST
selectButton(PAResourceEtoH.HardwareMigPropPanels_OPEN_MIG_DASHBOARD, "Open MIG Dashboard"); // g
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_DASHBOARD
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// Elapsed time: 378 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B76CA2 
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 16 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Close Hardware Target"); // j.a
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bq
// Elapsed time: 444 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 36, true); // f - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 40, false); // f
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // al
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ao
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl (Dont Echo) Command: 'rdi::info_commands get_hw_probes'
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bq
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 INFO: [Labtools 27-2222] Launching hw_server... INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2023.1   **** Build date : May  7 2023 at 15:13:34     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0 INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2023.1.0   ****** Build date   : Apr 10 2023-17:59:24     **** Build number : 2023.1.1681142364       ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.       ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.    
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B76CA2 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.bit} [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: set_property FULL_PROBES.FILE {/home/stagiaire/Documents/cva6_main/cva6_vcu118_save3/corev_apu/fpga/ariane.runs/impl_1/ariane_xilinx.ltx} [get_hw_devices xcvu9p_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu9p_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Auto Connect"); // bq
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL FAIL", 4, "CAL FAIL", 1, false); // m
// Elapsed time: 38 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Digilent/210308B76CA2 (1) ; Open", 1, "xilinx_tcf/Digilent/210308B76CA2 (1)", 0, true); // m - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu9p_0 (2) ; Programmed", 2, "xcvu9p_0 (2)", 0, true); // m - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Digilent/210249B868A9 (0) ; Closed", 5, "xilinx_tcf/Digilent/210249B868A9 (0)", 0, false); // m
expandTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Digilent/210249B868A9 (0) ; Closed", 5); // m
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Digilent/210249B868A9 (0) ; Closed", 5, "xilinx_tcf/Digilent/210249B868A9 (0)", 0, false, false, false, false, false, true); // m - Double Click
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "SysMon ; ", 3, "SysMon", 0, false); // m
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bq
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ariane_xilinx (ariane_xilinx.sv)]", 3); // E
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ariane_xilinx (ariane_xilinx.sv)]", 3); // E
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ariane_xilinx (ariane_xilinx.sv)]", 3, true); // E - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ariane_xilinx (ariane_xilinx.sv)]", 3, true, false, false, false, false, true); // E - Double Click - Node
selectCodeEditor("ariane_xilinx.sv", 164, 155); // ad
selectCodeEditor("ariane_xilinx.sv", 183, 164); // ad
selectCodeEditor("ariane_xilinx.sv", 183, 164, false, false, false, false, true); // ad - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 10,904 MB. GUI used memory: 263 MB. Current time: 4/29/25, 4:18:38 PM CEST
