#include <arm/armv7-m.dtsi>
#include <nordic/mem.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	flash-controller@4001E000 {
			compatible = "nrf,nrf52-flash-controller";
			reg = <0x4001E000 0x550>;

			#address-cells = <1>;
			#size-cells = <1>;

			label="NRF5_FLASH_DRV_NAME";

			flash0: flash@0 {
				compatible = "soc-nv-flash";
				label = "NRF5_FLASH";
				reg = <0x00000000 DT_FLASH_SIZE>;
				write-block-size = <4>;
			};
	};

	sram0: memory@20000000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x20000000 DT_SRAM_SIZE>;
	};

	soc {
		uart0: uart@40002000 {
			compatible = "nordic,nrf-uarte", "nordic,nrf-uart";
			reg = <0x40002000 0x1000>;
			interrupts = <2 1>;
			status = "disabled";
			label = "UART_0";
		};

		uart1: uart@40028000 {
			compatible = "nordic,nrf-uarte";
			reg = <0x40028000 0x1000>;
			interrupts = <40 1>;
			status = "disabled";
			label = "UART_1";
		};

		spi0: spi@40003000 {
			compatible = "nrf,nrf52-spi-master";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003000 0x1000>;
			interrupts = <3 5>;
			status = "disabled";
			label = "SPI_0";
			clk-pin = <0>;
			miso-pin = <0>;
			mosi-pin = <0>;
		};

		spi1: spi@40004000 {
			compatible = "nrf,nrf52-spi-master";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40004000 0x1000>;
			interrupts = <4 5>;
			status = "disabled";
			label = "SPI_1";
			clk-pin = <0>;
			miso-pin = <0>;
			mosi-pin = <0>;
		};

		spi2: spi@40023000 {
			compatible = "nrf,nrf52-spi-master";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40023000 0x1000>;
			interrupts = <35 5>;
			status = "disabled";
			label = "SPI_2";
			clk-pin = <0>;
			miso-pin = <0>;
			mosi-pin = <0>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
