ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB66:
  25              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 2


  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f1xx_hal_msp.c **** 
  45:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f1xx_hal_msp.c **** /**
  47:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 50 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37              	.LBB2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 55 0
  39 0004 214B     		ldr	r3, .L3
  40 0006 9A69     		ldr	r2, [r3, #24]
  41 0008 42F00102 		orr	r2, r2, #1
  42 000c 9A61     		str	r2, [r3, #24]
  43 000e 9B69     		ldr	r3, [r3, #24]
  44 0010 03F00103 		and	r3, r3, #1
  45 0014 0193     		str	r3, [sp, #4]
  46 0016 019B     		ldr	r3, [sp, #4]
  47              	.LBE2:
  56:Src/stm32f1xx_hal_msp.c **** 
  57:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  48              		.loc 1 57 0
  49 0018 0320     		movs	r0, #3
  50 001a FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  51              	.LVL0:
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  60:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  61:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  52              		.loc 1 61 0
  53 001e 0022     		movs	r2, #0
  54 0020 1146     		mov	r1, r2
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 3


  55 0022 6FF00B00 		mvn	r0, #11
  56 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  57              	.LVL1:
  62:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  63:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  58              		.loc 1 63 0
  59 002a 0022     		movs	r2, #0
  60 002c 1146     		mov	r1, r2
  61 002e 6FF00A00 		mvn	r0, #10
  62 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  63              	.LVL2:
  64:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  65:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  64              		.loc 1 65 0
  65 0036 0022     		movs	r2, #0
  66 0038 1146     		mov	r1, r2
  67 003a 6FF00900 		mvn	r0, #9
  68 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL3:
  66:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  67:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  70              		.loc 1 67 0
  71 0042 0022     		movs	r2, #0
  72 0044 1146     		mov	r1, r2
  73 0046 6FF00400 		mvn	r0, #4
  74 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL4:
  68:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  69:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  76              		.loc 1 69 0
  77 004e 0022     		movs	r2, #0
  78 0050 1146     		mov	r1, r2
  79 0052 6FF00300 		mvn	r0, #3
  80 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  81              	.LVL5:
  70:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  71:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  82              		.loc 1 71 0
  83 005a 0022     		movs	r2, #0
  84 005c 1146     		mov	r1, r2
  85 005e 6FF00100 		mvn	r0, #1
  86 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  87              	.LVL6:
  72:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  73:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  88              		.loc 1 73 0
  89 0066 0022     		movs	r2, #0
  90 0068 1146     		mov	r1, r2
  91 006a 4FF0FF30 		mov	r0, #-1
  92 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  93              	.LVL7:
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  76:Src/stm32f1xx_hal_msp.c ****     */
  77:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  94              		.loc 1 77 0
  95 0072 074B     		ldr	r3, .L3+4
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 4


  96 0074 5A68     		ldr	r2, [r3, #4]
  97 0076 22F0E062 		bic	r2, r2, #117440512
  98 007a 5A60     		str	r2, [r3, #4]
  99 007c 5A68     		ldr	r2, [r3, #4]
 100 007e 42F08062 		orr	r2, r2, #67108864
 101 0082 5A60     		str	r2, [r3, #4]
  78:Src/stm32f1xx_hal_msp.c **** 
  79:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** }
 102              		.loc 1 82 0
 103 0084 03B0     		add	sp, sp, #12
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 4
 106              		@ sp needed
 107 0086 5DF804FB 		ldr	pc, [sp], #4
 108              	.L4:
 109 008a 00BF     		.align	2
 110              	.L3:
 111 008c 00100240 		.word	1073876992
 112 0090 00000140 		.word	1073807360
 113              		.cfi_endproc
 114              	.LFE66:
 116              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 117              		.align	1
 118              		.global	HAL_UART_MspInit
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu softvfp
 124              	HAL_UART_MspInit:
 125              	.LFB67:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  85:Src/stm32f1xx_hal_msp.c **** {
 126              		.loc 1 85 0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 24
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              	.LVL8:
  86:Src/stm32f1xx_hal_msp.c **** 
  87:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  88:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 131              		.loc 1 88 0
 132 0000 0268     		ldr	r2, [r0]
 133 0002 144B     		ldr	r3, .L12
 134 0004 9A42     		cmp	r2, r3
 135 0006 00D0     		beq	.L11
 136 0008 7047     		bx	lr
 137              	.L11:
  85:Src/stm32f1xx_hal_msp.c **** 
 138              		.loc 1 85 0
 139 000a 10B5     		push	{r4, lr}
 140              	.LCFI3:
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 4, -8
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 5


 143              		.cfi_offset 14, -4
 144 000c 86B0     		sub	sp, sp, #24
 145              	.LCFI4:
 146              		.cfi_def_cfa_offset 32
 147              	.LBB3:
  89:Src/stm32f1xx_hal_msp.c ****   {
  90:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  91:Src/stm32f1xx_hal_msp.c **** 
  92:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  93:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 148              		.loc 1 94 0
 149 000e 03F55843 		add	r3, r3, #55296
 150 0012 9A69     		ldr	r2, [r3, #24]
 151 0014 42F48042 		orr	r2, r2, #16384
 152 0018 9A61     		str	r2, [r3, #24]
 153 001a 9B69     		ldr	r3, [r3, #24]
 154 001c 03F48043 		and	r3, r3, #16384
 155 0020 0193     		str	r3, [sp, #4]
 156 0022 019B     		ldr	r3, [sp, #4]
 157              	.LBE3:
  95:Src/stm32f1xx_hal_msp.c ****   
  96:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
  97:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
  98:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
  99:Src/stm32f1xx_hal_msp.c ****     */
 100:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 158              		.loc 1 100 0
 159 0024 4FF40073 		mov	r3, #512
 160 0028 0293     		str	r3, [sp, #8]
 101:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 101 0
 162 002a 0223     		movs	r3, #2
 163 002c 0393     		str	r3, [sp, #12]
 102:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 164              		.loc 1 102 0
 165 002e 0323     		movs	r3, #3
 166 0030 0593     		str	r3, [sp, #20]
 103:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167              		.loc 1 103 0
 168 0032 094C     		ldr	r4, .L12+4
 169 0034 02A9     		add	r1, sp, #8
 170 0036 2046     		mov	r0, r4
 171              	.LVL9:
 172 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 173              	.LVL10:
 104:Src/stm32f1xx_hal_msp.c **** 
 105:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 174              		.loc 1 105 0
 175 003c 4FF48063 		mov	r3, #1024
 176 0040 0293     		str	r3, [sp, #8]
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 177              		.loc 1 106 0
 178 0042 0023     		movs	r3, #0
 179 0044 0393     		str	r3, [sp, #12]
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 107 0
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 6


 181 0046 0493     		str	r3, [sp, #16]
 108:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 108 0
 183 0048 02A9     		add	r1, sp, #8
 184 004a 2046     		mov	r0, r4
 185 004c FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL11:
 109:Src/stm32f1xx_hal_msp.c **** 
 110:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 111:Src/stm32f1xx_hal_msp.c **** 
 112:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 113:Src/stm32f1xx_hal_msp.c ****   }
 114:Src/stm32f1xx_hal_msp.c **** 
 115:Src/stm32f1xx_hal_msp.c **** }
 187              		.loc 1 115 0
 188 0050 06B0     		add	sp, sp, #24
 189              	.LCFI5:
 190              		.cfi_def_cfa_offset 8
 191              		@ sp needed
 192 0052 10BD     		pop	{r4, pc}
 193              	.L13:
 194              		.align	2
 195              	.L12:
 196 0054 00380140 		.word	1073821696
 197 0058 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE67:
 201              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_UART_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu softvfp
 209              	HAL_UART_MspDeInit:
 210              	.LFB68:
 116:Src/stm32f1xx_hal_msp.c **** 
 117:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 118:Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 118 0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              	.LVL12:
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 119:Src/stm32f1xx_hal_msp.c **** 
 120:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 221              		.loc 1 120 0
 222 0002 0268     		ldr	r2, [r0]
 223 0004 074B     		ldr	r3, .L18
 224 0006 9A42     		cmp	r2, r3
 225 0008 00D0     		beq	.L17
 226              	.LVL13:
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 7


 227              	.L14:
 121:Src/stm32f1xx_hal_msp.c ****   {
 122:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 123:Src/stm32f1xx_hal_msp.c **** 
 124:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 125:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 126:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 127:Src/stm32f1xx_hal_msp.c ****   
 128:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 129:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 130:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 131:Src/stm32f1xx_hal_msp.c ****     */
 132:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 133:Src/stm32f1xx_hal_msp.c **** 
 134:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 135:Src/stm32f1xx_hal_msp.c **** 
 136:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 137:Src/stm32f1xx_hal_msp.c ****   }
 138:Src/stm32f1xx_hal_msp.c **** 
 139:Src/stm32f1xx_hal_msp.c **** }
 228              		.loc 1 139 0
 229 000a 08BD     		pop	{r3, pc}
 230              	.LVL14:
 231              	.L17:
 126:Src/stm32f1xx_hal_msp.c ****   
 232              		.loc 1 126 0
 233 000c 064A     		ldr	r2, .L18+4
 234 000e 9369     		ldr	r3, [r2, #24]
 235 0010 23F48043 		bic	r3, r3, #16384
 236 0014 9361     		str	r3, [r2, #24]
 132:Src/stm32f1xx_hal_msp.c **** 
 237              		.loc 1 132 0
 238 0016 4FF4C061 		mov	r1, #1536
 239 001a 0448     		ldr	r0, .L18+8
 240              	.LVL15:
 241 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 242              	.LVL16:
 243              		.loc 1 139 0
 244 0020 F3E7     		b	.L14
 245              	.L19:
 246 0022 00BF     		.align	2
 247              	.L18:
 248 0024 00380140 		.word	1073821696
 249 0028 00100240 		.word	1073876992
 250 002c 00080140 		.word	1073809408
 251              		.cfi_endproc
 252              	.LFE68:
 254              		.text
 255              	.Letext0:
 256              		.file 2 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_de
 257              		.file 3 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint
 258              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 259              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 260              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 261              		.file 7 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 262              		.file 8 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.
 263              		.file 9 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/inclu
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 8


 264              		.file 10 "/Users/mike/Downloads/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.
 265              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 266              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 267              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 268              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 269              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:16     .text.HAL_MspInit:0000000000000000 $t
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:111    .text.HAL_MspInit:000000000000008c $d
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:117    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:124    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:196    .text.HAL_UART_MspInit:0000000000000054 $d
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:202    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:209    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/v2/3pyc4rzs1vg_xl5z1_55m5y80000gn/T//ccmggwN6.s:248    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
