requirements:
  -
    optional_description: DEC_000
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall decode bitstreams encoded with H.264 (AVC) using the high preset (8-bit color depth, 4:2:0 chroma format)"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_001
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall decode bitstreams encoded with H.265 (HEVC) using the main preset (8-bit color depth, 4:2:0 chroma format)"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_002
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall bitstreams encoded with JPEG using the baseline preset (8-bit color depth, 4:2:0 chroma format)"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_003
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall support resolutions of up to 4K (3820x2160 px) and at least 256x128 px"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_004
    block: DECODER
    category: PERF
    index: 0
    description: "The Decoder shall support a total pixel rate of  up to ~1 Gpx/s, equivalent to 4K@120fps"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_005
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall support decoding up to 64 concurrent video streams"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_006
    block: DECODER
    category: PERF
    index: 0
    description: "The Decoder shall support a single-stream pixel rate of up to ~500 Mpx/s, equivalent to 4K@60fps"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_005
    block: DECODER
    category: PERF
    index: 0
    description: "The Decoder shall support decoding up to 64 concurrent video streams at a proportionally reduced pixel rate"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_007
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall produce video frame data either in native YUV or as rasterized RGB (planar and semi-planar RGB)"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_008
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall be able to apply resizing and cropping post-processing operations to the rasterized frame output"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_009
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall be able to apply rotate (90° increments) and mirroring post-processing operations to the rasterized frame output"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_100
    block: DECODER
    category: FEAT
    index: 0
    description: "The APU manages the Decoder power states and initialization"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_101
    block: DECODER
    category: FEAT
    index: 0
    description: "The APU runs the control software for the Decoder and orchestrates its operation. This happens on a frame-by-frame basis over APB as well as interrupts."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_200
    block: DECODER
    category: CONN
    index: 0
    description: "The Decoder’s core AXI masters need high-throughput access to DDR and L2 memories"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_200
    block: DECODER
    category: PERF
    index: 0
    description: "The Decoder’s core AXI masters need high-throughput [10GB/s per master] access to DDR and L2 memories, with at least 32 outstanding transactions per master"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_201
    block: DECODER
    category: CONN
    index: 0
    description: "The Decoder’s APB slave must be accessible from the APU"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_202
    block: DECODER
    category: CONN
    index: 0
    description: "The Decoder shall have an interrupt line to the APU"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_202
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder shall send interrupts to the APU, which shall service them"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_203
    block: DECODER
    category: DBG
    index: 0
    description: "The Decoder’s RISC-V MCU can be debugged via JTAG"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_204
    block: DECODER
    category: CONN
    index: 0
    description: "The Decoder’s MCU AXI master needs low-latency access to DDR and L2 memories"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_205
    block: DECODER
    category: PERF
    index: 0
    description: "AXI requests initiated by the Decoder’s AXI masters are serviced within 500 IP clock cycles."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_300
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder is a soft IP consisting of an RTL delivery with placeholder models for technology-specific cells such as SRAMs, clock gates, etc."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_301
    block: DECODER
    category: FEAT
    index: 0
    description: "The Decoder IP requires single-ported and two-ported SRAM macros, both with and without word-enable options"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_302
    block: DECODER
    category: FEAT
    index: 0
    description: "The floorplanning and all other relevant physical design tasks shall follow the integration documentation of the Decoder IP if possible"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_304
    block: DECODER
    category: MBIST
    index: 0
    description: "Memory error detection or correction: No ECC or EDC in the Codec Subsystem. Internal memories are excluded from ECC coverage. MBIST still applies!"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_305
    block: DECODER
    category: FEAT
    index: 0
    description: "The Codec Subsystem has its own controllable clock domains, controlled from the APU. See DEC_4xx requirements. See europa#135"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_400
    block: DECODER
    category: CLK
    index: 0
    description: "The Codec Subsystem achieves a clock frequency of at least 600 MHz and is driven by its own programmable clock. More is better, directly proportional to pixel rate"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_401
    block: DECODER
    category: CLK
    index: 0
    description: "The MCU inside the Decoder IP achieves a clock frequency of at least 1.2 GHz, and is driven by its own programmable clock. Becomes critical when dealing with high FPS (small resolution, many concurrent streams)"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_402
    block: DECODER
    category: CONN
    index: 0
    description: "The Codec Subsystem can be disabled and isolated from the rest of the system"
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: DEC_402
    block: DECODER
    category: PWR
    index: 0
    description: "The Codec Subsystem can be disabled and isolated from the rest of the system, to reduce power or system interference. According to Codec IP clock-enable functionality. Isolation for non-functional IP."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_403
    block: DECODER
    category: CLK
    index: 0
    description: "The clock sources for the Codec Subsystem can be throttled to achieve frequency scaling according to workloads. Typical range 350-500 MHz"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_404
    block: DECODER
    category: CLK
    index: 0
    description: "The clock sources for the Codec Subsystem can be disabled to minimize power draw when unused"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: DEC_405
    block: DECODER
    category: CLK
    index: 0
    description: "The JTAG clock period must be at least twice the Codec Subsystem clock period"
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-BLK-1
    block: DECODER
    category: APP
    index: 0
    description: "The configuration register space of the Decoder IP is accessible from the outside and operational. See europa#336."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-BLK-2
    block: DECODER
    category: APP
    index: 0
    description: "The built-in MCU boots up into its firmware. See europa#336."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-BLK-3
    block: DECODER
    category: APP
    index: 0
    description: "The built-in MCU can control the IP’s power states as well as it’s own. See europa#336."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-BLK-4
    block: DECODER
    category: APP
    index: 0
    description: "The Decoder IP performs a decode operation and signals its completion. See europa#336."
    criticality: bronze
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-1
    block: DECODER
    category: APP
    index: 0
    description: "A basic end-to-end decode operation is performed from LPDDR memory space to LPDDR memory space. See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-1
    block: DECODER
    category: PERF
    index: 0
    description: "CODEC-AT-E2E-1 at vendor-specified required clock frequency reaches 60 fps single stream (at 4K resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-2
    block: DECODER
    category: APP
    index: 0
    description: "Concurrently decode multiple streams at full performance to match the requirements of the PVEBench application. See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-2
    block: DECODER
    category: PERF
    index: 0
    description: "CODEC-AT-E2E-2 at vendor-specified required clock frequency reaches 30 fps per stream for 16 streams (at FHD resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-3
    block: DECODER
    category: APP
    index: 0
    description: "Apply post-processing onto a decoded video stream. See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-3
    block: DECODER
    category: PERF
    index: 0
    description: "CODEC-AT-E2E-3 at vendor-specified required clock frequency when performing decode + rescale reaches 60 fps single stream (at 4K resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-3
    block: DECODER
    category: PERF
    index: 1
    description: "CODEC-AT-E2E-3 at vendor-specified required clock frequency when performing decode + rescale + rotate reaches 60 fps single stream (at 4K resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-4
    block: DECODER
    category: APP
    index: 0
    description: "Concurrently decode many small streams to stress the control MCU and APU. See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-4
    block: DECODER
    category: PERF
    index: 0
    description: "CODEC-AT-E2E-4 without post-processing at vendor-specified required clock frequency reaches 30 fps per stream for 64 streams (at VGA resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-4
    block: DECODER
    category: PERF
    index: 1
    description: "CODEC-AT-E2E-4 with post-processing at vendor-specified required clock frequency reaches 30 fps per stream for 64 streams (at VGA resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-5
    block: DECODER
    category: APP
    index: 0
    description: "Demonstrate performance- and power-matching capabilities of the Codec Subsystem for low-utilization workloads. See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-5
    block: DECODER
    category: PERF
    index: 0
    description: "CODEC-AT-E2E-5 performance reaches 15 fps (at 4K resolution). See europa#405."
    criticality: silver
    owner: Stefan Mach
  -
    optional_description: CODEC-AT-E2E-5
    block: DECODER
    category: PWR
    index: 0
    description: "CODEC-AT-E2E-5 power use is reduced by a factor of roughly 4x compared to CODEC-AT-E2E-1. See europa#405."
    criticality: silver
    owner: Stefan Mach
