<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_mem_built_in_seq</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic13"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reg_mem_built_in_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype13"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_mem_built_in_seq</div></div></div>
 <div class="CBody"><p>Sequence that executes a user-defined selection of pre-defined register and memory test sequences.</p></div>
</div>

<a name="Variables"></a><a name="Topic14"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="model"></a><a name="Topic15"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div class="CBody"><p>The block to be tested. Declared in the base class.</p><pre class="CText">uvm_reg_block model;</pre></div>
</div>

<a name="tests"></a><a name="Topic16"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">tests</div>
 <div id="NDPrototype16" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">bit</span> [<span class="SHNumber">63</span>:<span class="SHNumber">0</span>] tests = UVM_DO_ALL_REG_MEM_TESTS</div></div>
 <div class="CBody"><p>The pre-defined test sequences to be executed.</p></div>
</div>

</body></html>