/* SPDX-License-Identifier: GPL-2.0+ */
/* SPDX-FileCopyrightText: Alexander Shiyan <shc_work@mail.ru> */

/dts-v1/;

#include <arm64/rockchip/rk3588j.dtsi>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

#include "rk3588.dtsi"

/ {
	model = "Diasom DS-RK3588-BTB";
	compatible = "diasom,ds-rk3588-btb",
		     "rockchip,rk3588";
	chassis-type = "embedded";

	/* Fixup for eth0/1, just for information */
	/* Actually we need to set CPLL clock to 1.5 GHz */
//	assigned-clocks =
//		<&cru CLK_GMAC_125M>,
//		<&cru REFCLKO25M_ETH0_OUT>,
//		<&cru REFCLKO25M_ETH1_OUT>;
//	assigned-clock-rates =
//		<125000000>,
//		<25000000>,
//		<25000000>;

	chosen: chosen {
		stdout-path = "serial2:1500000n8";

		environment-emmc {
			compatible = "barebox,environment";
			device-path = &sdhci, "partname:env";
			status = "disabled";
		};
	};

	aliases {
		/* Should be gone in 6.14+ */
		hdptxphy0 = &hdptxphy_hdmi0;
		/* Should be gone in 6.14+ */
		hdptxphy1 = &hdptxphy1;
		mmc0 = &sdhci;
	};

	isp0: rkisp@fdcb0000 {
		compatible = "rockchip,rk3588-rkisp";
		reg = <0x0 0xfdcb0000 0x0 0x7f00>;
		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
		clocks = <&cru ACLK_ISP0>, <&cru HCLK_ISP0>,
			 <&cru CLK_ISP0_CORE>, <&cru CLK_ISP0_CORE_MARVIN>,
			 <&cru CLK_ISP0_CORE_VICAP>;
		clock-names = "aclk_isp", "hclk_isp", "clk_isp_core",
			      "clk_isp_core_marvin", "clk_isp_core_vicap";
		power-domains = <&power RK3588_PD_VI>;
		iommus = <&isp0_mmu>;
		status = "disabled";
	};

	isp0_mmu: iommu@fdcb7f00 {
		compatible = "rockchip,rk3588-iommu", "rockchip,rk3568-iommu";
		reg = <0x0 0xfdcb7f00 0x0 0x100>;
		interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "isp0_mmu";
		clocks = <&cru ACLK_ISP0>, <&cru HCLK_ISP0>;
		clock-names = "aclk", "iface";
		power-domains = <&power RK3588_PD_VI>;
		rockchip,disable-mmu-reset;
		#iommu-cells = <0>;
		status = "disabled";
	};

	isp_vir0: rkisp-vir0 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <&isp0>;
		status = "disabled";
	};

	hdmi0-con {
		/* RK628 */
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi0_con_in: endpoint {
				remote-endpoint = <&hdmi0_out_con>;
			};
		};
	};

	hdmi1-con {
		/* Output to connector */
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi1_con_in: endpoint {
				remote-endpoint = <&hdmi1_out_con>;
			};
		};
	};

	/* 6.14+ */
	hdptxphy1_grf: syscon@fd5e4000 {
		compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
		reg = <0x0 0xfd5e4000 0x0 0x100>;
	};

	/* 6.14+ */
	hdptxphy1: phy@fed70000 {
		compatible = "rockchip,rk3588-hdptx-phy";
		reg = <0x0 0xfed70000 0x0 0x2000>;
		clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>, <&cru PCLK_HDPTX1>;
		clock-names = "ref", "apb";
		#phy-cells = <0>;
		resets = <&cru SRST_HDPTX1>, <&cru SRST_P_HDPTX1>,
			 <&cru SRST_HDPTX1_INIT>, <&cru SRST_HDPTX1_CMN>,
			 <&cru SRST_HDPTX1_LANE>, <&cru SRST_HDPTX1_ROPLL>,
			 <&cru SRST_HDPTX1_LCPLL>;
		reset-names = "phy", "apb", "init", "cmn", "lane", "ropll",
			      "lcpll";
		rockchip,grf = <&hdptxphy1_grf>;
		status = "disabled";
	};

	/* 6.14+ */
	hdmi1: hdmi@fdea0000 {
		compatible = "rockchip,rk3588-dw-hdmi-qp";
		reg = <0x0 0xfdea0000 0x0 0x20000>;
		clocks = <&cru PCLK_HDMITX1>,
			 <&cru CLK_HDMITX1_EARC>,
			 <&cru CLK_HDMITX1_REF>,
			 <&cru MCLK_I2S6_8CH_TX>,
			 <&cru CLK_HDMIHDP1>,
			 <&cru HCLK_VO1>;
		clock-names = "pclk", "earc", "ref", "aud", "hdp", "hclk_vo1";
		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "avp", "cec", "earc", "main", "hpd";
		phys = <&hdptxphy1>;
		pinctrl-names = "default";
		pinctrl-0 = <&hdmim2_tx1_cec &hdmim1_tx1_hpd
			     &hdmim1_tx1_scl &hdmim1_tx1_sda>;
		power-domains = <&power RK3588_PD_VO1>;
		resets = <&cru SRST_HDMITX1_REF>, <&cru SRST_HDMIHDP1>;
		reset-names = "ref", "hdp";
		rockchip,grf = <&sys_grf>;
		rockchip,vo-grf = <&vo1_grf>;
		status = "disabled";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			hdmi1_in: port@0 {
				reg = <0>;
			};

			hdmi1_out: port@1 {
				reg = <1>;
			};
		};
	};

	/* Temporary add until 6.15+ */
	hdmi_receiver: hdmi_receiver@fdee0000 {
		compatible = "rockchip,rk3588-hdmirx-ctrler", "snps,dw-hdmi-rx";
		reg = <0x0 0xfdee0000 0x0 0x6000>;
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "cec", "hdmi", "dma";
		clocks = <&cru ACLK_HDMIRX>,
			 <&cru CLK_HDMIRX_AUD>,
			 <&cru CLK_CR_PARA>,
			 <&cru PCLK_HDMIRX>,
			 <&cru CLK_HDMIRX_REF>,
			 <&cru PCLK_S_HDMIRX>,
			 <&cru HCLK_VO1>;
		clock-names = "aclk",
			      "audio",
			      "cr_para",
			      "pclk",
			      "ref",
			      "hclk_s_hdmirx",
			      "hclk_vo1";
		memory-region = <&hdmi_receiver_cma>;
		power-domains = <&power RK3588_PD_VO1>;
		resets = <&cru SRST_A_HDMIRX>, <&cru SRST_P_HDMIRX>,
			 <&cru SRST_HDMIRX_REF>, <&cru SRST_A_HDMIRX_BIU>;
		reset-names = "axi", "apb", "ref", "biu";
		rockchip,grf = <&sys_grf>;
		rockchip,vo1-grf = <&vo1_grf>;
		status = "disabled";
	};

	leds: leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&leds_som_pins>;

		led-live {
			label = "som:live";
			gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
			function = LED_FUNCTION_HEARTBEAT;
			color = <LED_COLOR_ID_GREEN>;
			linux,default-trigger = LED_FUNCTION_HEARTBEAT;
			default-state = "off";
			panic-indicator;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* Temporary add until 6.15+ */
		/*
		 * The 4k HDMI capture controller works only with 32bit
		 * phys addresses and doesn't support IOMMU. HDMI RX CMA
		 * must be reserved below 4GB.
		 * The size of 160MB was determined as follows:
		 * (3840 * 2160 pixels) * (4 bytes/pixel) * (2 frames/buffer) / 10^6 = 66MB
		 * To ensure sufficient support for practical use-cases,
		 * we doubled the 66MB value.
		 */
		hdmi_receiver_cma: hdmi-receiver-cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			size = <0x0 (160 * 0x100000)>; /* 160MiB */
			alignment = <0x0 0x40000>; /* 64K */
			no-map;
			status = "disabled";
		};

		/* BTB crashed with DABT at 0x3fc000200 & 0x3fff00000 */
		broken@3fc000000 {
			reg = <0x3 0xfc000000 0x0 0x500000>;
			no-map;
		};

		broken@3fff00000 {
			reg = <0x3 0xfff00000 0x0 0x100000>;
			no-map;
		};
	};

	vcc_1v1_nldo: vcc1v1-nldo-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v1_nldo";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1100000>;
		regulator-max-microvolt = <1100000>;
		vin-supply = <&vcc4v0_sys>;
	};

	vcc4v0_sys: vcc4v0-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "4v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <4000000>;
		regulator-max-microvolt = <4000000>;
	};
};

&cpu_b0 {
	cpu-supply = <&vdd_cpu_big0>;
};

&cpu_b1 {
	cpu-supply = <&vdd_cpu_big0>;
};

&cpu_b2 {
	cpu-supply = <&vdd_cpu_big1>;
};

&cpu_b3 {
	cpu-supply = <&vdd_cpu_big1>;
};

&cpu_l0 {
	cpu-supply = <&vdd_cpu_lit>;
};

&cpu_l1 {
	cpu-supply = <&vdd_cpu_lit>;
};

&cpu_l2 {
	cpu-supply = <&vdd_cpu_lit>;
};

&cpu_l3 {
	cpu-supply = <&vdd_cpu_lit>;
};

&gpu {
	mali-supply = <&vdd_gpu>;
	sram-supply = <&vdd_gpu>;
	status = "okay";
};

&hdmi0 {
	/* Pins are not used */
	/delete-property/ pinctrl-0;
	/delete-property/ pinctrl-names;
	status = "okay";
};

&hdmi0_in {
	hdmi0_in_vp0: endpoint {
		remote-endpoint = <&vp0_out_hdmi0>;
	};
};

&hdmi0_out {
	hdmi0_out_con: endpoint {
		remote-endpoint = <&hdmi0_con_in>;
	};
};

&hdptxphy_hdmi0 {
	status = "okay";
};

&i2c0 {
	pinctrl-0 = <&i2c0m2_xfer>;
	clock-frequency = <400000>;
	status = "okay";

	vdd_cpu_big0: regulator@42 {
		compatible = "rockchip,rk8602";
		reg = <0x42>;
		fcs,suspend-voltage-selector = <1>;
		regulator-name = "vdd_cpu_big0";
		regulator-boot-on;
		regulator-min-microvolt = <675000>;
		regulator-max-microvolt = <1050000>;
		regulator-ramp-delay = <2300>;
		vin-supply = <&vcc4v0_sys>;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	vdd_cpu_big1: regulator@43 {
		compatible = "rockchip,rk8603", "rockchip,rk8602";
		reg = <0x43>;
		fcs,suspend-voltage-selector = <1>;
		regulator-name = "vdd_cpu_big1";
		regulator-boot-on;
		regulator-min-microvolt = <675000>;
		regulator-max-microvolt = <1050000>;
		regulator-ramp-delay = <2300>;
		vin-supply = <&vcc4v0_sys>;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	status = "okay";

	vdd_npu: regulator@42 {
		compatible = "rockchip,rk8602";
		reg = <0x42>;
		fcs,suspend-voltage-selector = <1>;
		regulator-name = "vdd_npu";
		regulator-min-microvolt = <675000>;
		regulator-max-microvolt = <950000>;
		regulator-ramp-delay = <2300>;
		vin-supply = <&vcc4v0_sys>;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
};

&i2c6 {
	clock-frequency = <400000>;
	status = "okay";

	/* 24aa02e48 */
//	eeprom@50 {
//		compatible = "atmel,24c02";
//		reg = <0x50>;
//		pagesize = <8>;
//		vcc-supply = <&vcc_3v3>;
//
//		nvmem-layout {
//			compatible = "fixed-layout";
//			#address-cells = <1>;
//			#size-cells = <1>;
//
//			mac0: mac-address@fa {
//				reg = <0xfa 0x06>;
//				read-only;
//			};
//		};
//	};

	/* rk628d */
	brg: hdmi@51 {
		pinctrl-names = "default";
		pinctrl-0 = <&brg_pins>;
		compatible = "rockchip,rk628";
		reg = <0x51>;
		enable-gpios = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>;
		rk628-hdmi-in;
		status = "disabled";
	};

	/* m41t62lc6f */
	rtc@68 {
		compatible = "st,m41t62";
		reg = <0x68>;

		clock {
			/* Skip registering SQW, used as xin32k */
		};
	};
};

&i2s5_8ch {
	/* HDMI0 Sound */
	status = "okay";
};

&saradc {
	vref-supply = <&vcca_1v8>;
	status = "okay";
};

&scmi_clk {
	assigned-clocks =
		<&scmi_clk SCMI_CLK_CPUL>,
		<&scmi_clk SCMI_CLK_CPUB01>,
		<&scmi_clk SCMI_CLK_CPUB23>;
	assigned-clock-rates =
		<1608000000>,
		<1608000000>,
		<1608000000>;
};

&sdhci {
	bus-width = <8>;
	cap-mmc-hw-reset;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	non-removable;
	no-sd;
	no-sdio;
	vmmc-supply = <&vcc_3v3>;
	vqmmc-supply = <&vcc_1v8>;
	status = "okay";
};

&spi2 {
	pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>;
	num-cs = <1>;
	status = "okay";

	pmic@0 {
		compatible = "rockchip,rk806";
		reg = <0x0>;
		interrupt-parent = <&gpio0>;
		interrupts = <RK_PA7 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_pins &rk806_dvs1_null
			     &rk806_dvs2_null &rk806_dvs3_null>;
		spi-max-frequency = <20000000>;
		system-power-controller;

		vcc1-supply = <&vcc4v0_sys>;
		vcc2-supply = <&vcc4v0_sys>;
		vcc3-supply = <&vcc4v0_sys>;
		vcc4-supply = <&vcc4v0_sys>;
		vcc5-supply = <&vcc4v0_sys>;
		vcc6-supply = <&vcc4v0_sys>;
		vcc7-supply = <&vcc4v0_sys>;
		vcc8-supply = <&vcc4v0_sys>;
		vcc9-supply = <&vcc4v0_sys>;
		vcc10-supply = <&vcc4v0_sys>;
		vcc11-supply = <&vcc_2v0_pldo>;
		vcc12-supply = <&vcc4v0_sys>;
		vcc13-supply = <&vcc_1v1_nldo>;
		vcc14-supply = <&vcc_1v1_nldo>;
		vcca-supply = <&vcc4v0_sys>;

		gpio-controller;
		#gpio-cells = <2>;

		rk806_dvs1_null: dvs1-null-pins {
			pins = "gpio_pwrctrl1";
			function = "pin_fun0";
		};

		rk806_dvs2_null: dvs2-null-pins {
			pins = "gpio_pwrctrl2";
			function = "pin_fun0";
		};

		rk806_dvs3_null: dvs3-null-pins {
			pins = "gpio_pwrctrl3";
			function = "pin_fun0";
		};

		regulators {
			vdd_gpu: dcdc-reg1 {
				regulator-name = "vdd_gpu";
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <950000>;
				regulator-enable-ramp-delay = <400>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_cpu_lit: dcdc-reg2 {
				regulator-name = "vdd_cpu_lit";
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			dcdc-reg3 {
				regulator-name = "vdd_logic";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <825000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <750000>;
				};
			};

			dcdc-reg4 {
				regulator-name = "vdd_vdenc";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <825000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			dcdc-reg5 {
				regulator-name = "vdd_ddr";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <935000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <850000>;
				};
			};

			dcdc-reg6 {
				regulator-name = "vdd2_ddr";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc_2v0_pldo: dcdc-reg7 {
				regulator-name = "vdd_2v0_pldo";
				regulator-min-microvolt = <2000000>;
				regulator-max-microvolt = <2000000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <2000000>;
				};
			};

			vcc_3v3: dcdc-reg8 {
				regulator-name = "vcc_3v3";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			dcdc-reg9 {
				regulator-name = "vddq_ddr";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: dcdc-reg10 {
				regulator-name = "vcc_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca_1v8: pldo-reg1 {
				regulator-name = "vcca_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca_1v8_image: pldo-reg2 {
				regulator-name = "vcca_1v8_image";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca_1v2_image: pldo-reg3 {
				regulator-name = "vcca_1v2_image";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca_3v3: pldo-reg4 {
				regulator-name = "vcca_3v3";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: pldo-reg5 {
				regulator-name = "vccio_sd";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-ramp-delay = <12500>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			pldo-reg6 {
				regulator-name = "vcca_1v8_pldo6";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdda_0v75_pmu: nldo-reg1 {
				regulator-name = "vdda_0v75_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <750000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <750000>;
				};
			};

			vdda_ddr_pll: nldo-reg2 {
				regulator-name = "vdda_ddr_pll";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <892500>;

				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <850000>;
				};
			};

			vdda_0v75_image: nldo-reg3 {
				regulator-name = "vdda_0v75_image";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <750000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v85: nldo-reg4 {
				regulator-name = "vdda_0v85";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <850000>;
				regulator-max-microvolt = <850000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v75: nldo-reg5 {
				regulator-name = "vdda_0v75";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <750000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};
};

&tsadc {
	/* Fix pinctrl names until it fixed in mainline */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&tsadc_shut_org>;
	pinctrl-1 = <&tsadc_gpio_func>;
	rockchip,hw-tshut-mode = <1>;
	status = "okay";
};

&uart2 {
	pinctrl-0 = <&uart2m0_xfer>;
	status = "okay";
};

&vop {
	status = "okay";
};

&vop_mmu {
	status = "okay";
};

&vp0 {
	vp0_out_hdmi0: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi0_in_vp0>;
	};
};

&vp1 {
	vp1_out_hdmi1: endpoint@ROCKCHIP_VOP2_EP_HDMI1 {
		reg = <ROCKCHIP_VOP2_EP_HDMI1>;
		remote-endpoint = <&hdmi1_in_vp1>;
	};
};

&xin32k {
	/* Clock comes from M41T62LC6F */
	pinctrl-names = "default";
	pinctrl-0 = <&clk32k_in>;
	clock-accuracy = <2000>;
};

&pinctrl {
	brg {
		brg_pins: brg-pins {
			rockchip,pins =
				<0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;	/* LVDS_BRG_EN */
		};
	};

	leds {
		leds_som_pins: leds-som-pins {
			rockchip,pins =
				<0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;	/* VD2 */
		};
	};
};
