#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Feb 16 00:11:54 2021
# Process ID: 6544
# Current directory: C:/Users/koki-ryu/core_pipeline/core_pipeline.runs/design_1_core_0_0_synth_1
# Command line: vivado.exe -log design_1_core_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_core_0_0.tcl
# Log file: C:/Users/koki-ryu/core_pipeline/core_pipeline.runs/design_1_core_0_0_synth_1/design_1_core_0_0.vds
# Journal file: C:/Users/koki-ryu/core_pipeline/core_pipeline.runs/design_1_core_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_core_0_0.tcl -notrace
Command: synth_design -top design_1_core_0_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_core_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12044 
WARNING: [Synth 8-6901] identifier 'jalr_imm' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:29]
WARNING: [Synth 8-6901] identifier 'write_reg_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:87]
WARNING: [Synth 8-6901] identifier 'writef_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:87]
WARNING: [Synth 8-6901] identifier 'reg_write_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:87]
WARNING: [Synth 8-6901] identifier 'result_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:87]
WARNING: [Synth 8-6901] identifier 'write_reg_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:88]
WARNING: [Synth 8-6901] identifier 'writef_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:88]
WARNING: [Synth 8-6901] identifier 'reg_write_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:88]
WARNING: [Synth 8-6901] identifier 'reg_write_data' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:88]
WARNING: [Synth 8-6901] identifier 'reg1_data_wire' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:89]
WARNING: [Synth 8-6901] identifier 'write_reg_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:94]
WARNING: [Synth 8-6901] identifier 'writef_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:94]
WARNING: [Synth 8-6901] identifier 'reg_write_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:94]
WARNING: [Synth 8-6901] identifier 'result_exec' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:94]
WARNING: [Synth 8-6901] identifier 'write_reg_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:95]
WARNING: [Synth 8-6901] identifier 'writef_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:95]
WARNING: [Synth 8-6901] identifier 'reg_write_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:95]
WARNING: [Synth 8-6901] identifier 'reg_write_data' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:95]
WARNING: [Synth 8-6901] identifier 'reg2_data_wire' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:96]
WARNING: [Synth 8-6901] identifier 'mem_read_mem' is used before its declaration [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:166]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.773 ; gain = 240.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [c:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'core' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/instr_mem.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/instr_mem.v:8]
INFO: [Synth 8-3876] $readmem data file 'min-rt.inst.mem' is read successfully [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/instr_mem.v:11]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (1#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/instr_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/decode.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'decode' (2#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/decode.sv:1]
INFO: [Synth 8-6157] synthesizing module 'exec' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/exec.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_rx.sv:3]
	Parameter CLK_PER_HALF_BIT bound to: 564 - type: integer 
	Parameter e_3on2wait bound to: 1691 - type: integer 
	Parameter e_fullwait bound to: 1127 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_bit_0 bound to: 1 - type: integer 
	Parameter s_bit_1 bound to: 2 - type: integer 
	Parameter s_bit_2 bound to: 3 - type: integer 
	Parameter s_bit_3 bound to: 4 - type: integer 
	Parameter s_bit_4 bound to: 5 - type: integer 
	Parameter s_bit_5 bound to: 6 - type: integer 
	Parameter s_bit_6 bound to: 7 - type: integer 
	Parameter s_bit_7 bound to: 8 - type: integer 
	Parameter s_stop_bit bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_rx.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_rx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_tx.sv:3]
	Parameter CLK_PER_HALF_BIT bound to: 564 - type: integer 
	Parameter e_clk_bit bound to: 1127 - type: integer 
	Parameter e_clk_stop_bit bound to: 1014 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_start_bit bound to: 1 - type: integer 
	Parameter s_bit_0 bound to: 2 - type: integer 
	Parameter s_bit_1 bound to: 3 - type: integer 
	Parameter s_bit_2 bound to: 4 - type: integer 
	Parameter s_bit_3 bound to: 5 - type: integer 
	Parameter s_bit_4 bound to: 6 - type: integer 
	Parameter s_bit_5 bound to: 7 - type: integer 
	Parameter s_bit_6 bound to: 8 - type: integer 
	Parameter s_bit_7 bound to: 9 - type: integer 
	Parameter s_stop_bit bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FPU' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/FPU.v:1]
	Parameter FADD_NSTAGE bound to: 2 - type: integer 
	Parameter FSUB_NSTAGE bound to: 2 - type: integer 
	Parameter FMUL_NSTAGE bound to: 2 - type: integer 
	Parameter FINV_NSTAGE bound to: 3 - type: integer 
	Parameter FDIV_NSTAGE bound to: 6 - type: integer 
	Parameter FHALF_NSTAGE bound to: 0 - type: integer 
	Parameter FTOI_NSTAGE bound to: 2 - type: integer 
	Parameter ITOF_NSTAGE bound to: 2 - type: integer 
	Parameter FLOOR_NSTAGE bound to: 1 - type: integer 
	Parameter FEQ_NSTAGE bound to: 0 - type: integer 
	Parameter FLE_NSTAGE bound to: 0 - type: integer 
	Parameter FABS_NSTAGE bound to: 0 - type: integer 
	Parameter FNEG_NSTAGE bound to: 0 - type: integer 
	Parameter FLESS_NSTAGE bound to: 0 - type: integer 
	Parameter FMIN_NSTAGE bound to: 0 - type: integer 
	Parameter FMAX_NSTAGE bound to: 0 - type: integer 
	Parameter FISZERO_NSTAGE bound to: 0 - type: integer 
	Parameter FISPOS_NSTAGE bound to: 0 - type: integer 
	Parameter FISNEG_NSTAGE bound to: 0 - type: integer 
	Parameter SQRT_NSTAGE bound to: 5 - type: integer 
	Parameter FSQR_NSTAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fadd' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fadd.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fadd' (6#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fadd.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsub' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fsub.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fsub' (7#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fsub.v:2]
INFO: [Synth 8-6157] synthesizing module 'fmul' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/module/fmul.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fmul' (8#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/module/fmul.v:4]
INFO: [Synth 8-6157] synthesizing module 'finv' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv.v:2]
INFO: [Synth 8-6157] synthesizing module 'finv_load_const_table' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:2]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:8]
INFO: [Synth 8-6155] done synthesizing module 'finv_load_const_table' (9#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:2]
INFO: [Synth 8-6157] synthesizing module 'finv_load_grad_table' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:1042]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:1048]
INFO: [Synth 8-6155] done synthesizing module 'finv_load_grad_table' (10#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v:1042]
INFO: [Synth 8-6155] done synthesizing module 'finv' (11#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv.v:2]
INFO: [Synth 8-6157] synthesizing module 'fdiv' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fdiv.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fdiv' (12#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fdiv.v:2]
INFO: [Synth 8-6157] synthesizing module 'fhalf' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fhalf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fhalf' (13#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fhalf.v:3]
INFO: [Synth 8-6157] synthesizing module 'ftoi' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/ftoi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ftoi' (14#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/ftoi.v:2]
INFO: [Synth 8-6157] synthesizing module 'itof' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/itof.v:2]
INFO: [Synth 8-6155] done synthesizing module 'itof' (15#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/itof.v:2]
INFO: [Synth 8-6157] synthesizing module 'floor' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/floor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'floor' (16#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/floor.v:2]
INFO: [Synth 8-6157] synthesizing module 'feq' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/feq.v:2]
INFO: [Synth 8-6155] done synthesizing module 'feq' (17#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/feq.v:2]
INFO: [Synth 8-6157] synthesizing module 'fle' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fle.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fle' (18#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fle.v:2]
INFO: [Synth 8-6157] synthesizing module 'fabs' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fabsneg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fabs' (19#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fabsneg.v:3]
INFO: [Synth 8-6157] synthesizing module 'fneg' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fabsneg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fneg' (20#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fabsneg.v:12]
INFO: [Synth 8-6157] synthesizing module 'fless' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fless.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fless' (21#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fless.v:2]
INFO: [Synth 8-6157] synthesizing module 'fmin' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fminmax.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fmin' (22#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fminmax.v:3]
INFO: [Synth 8-6157] synthesizing module 'fmax' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fminmax.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fmax' (23#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fminmax.v:23]
INFO: [Synth 8-6157] synthesizing module 'fiszero' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fiszero' (24#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:3]
INFO: [Synth 8-6157] synthesizing module 'fispos' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fispos' (25#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:12]
INFO: [Synth 8-6157] synthesizing module 'fisneg' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fisneg' (26#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v:21]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v:2]
	Parameter NSTAGE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sqrt_load_const_table' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:2]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_load_const_table' (27#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:2]
INFO: [Synth 8-6157] synthesizing module 'sqrt_load_grad_table' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:1041]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:1047]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_load_grad_table' (28#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v:1041]
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (29#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (30#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/FPU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exec' (31#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/exec.v:1]
INFO: [Synth 8-6157] synthesizing module 'block_ram' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/block_ram.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "BLOCK" *) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/block_ram.v:10]
INFO: [Synth 8-3876] $readmem data file 'min-rt.data.mem' is read successfully [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/block_ram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'block_ram' (32#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/block_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_pipe' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/mem_pipe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_pipe' (33#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/mem_pipe.v:1]
INFO: [Synth 8-6157] synthesizing module 'registerfile' [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/registerfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'registerfile' (34#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/registerfile.v:1]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:218]
INFO: [Synth 8-6155] done synthesizing module 'core' (35#1) [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (36#1) [c:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.v:58]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design sqrt_load_grad_table has unconnected port rstn
WARNING: [Synth 8-3331] design sqrt_load_const_table has unconnected port rstn
WARNING: [Synth 8-3331] design fisneg has unconnected port clk
WARNING: [Synth 8-3331] design fisneg has unconnected port rstn
WARNING: [Synth 8-3331] design fispos has unconnected port clk
WARNING: [Synth 8-3331] design fispos has unconnected port rstn
WARNING: [Synth 8-3331] design fiszero has unconnected port x[31]
WARNING: [Synth 8-3331] design fiszero has unconnected port clk
WARNING: [Synth 8-3331] design fiszero has unconnected port rstn
WARNING: [Synth 8-3331] design fmax has unconnected port clk
WARNING: [Synth 8-3331] design fmax has unconnected port rstn
WARNING: [Synth 8-3331] design fmin has unconnected port clk
WARNING: [Synth 8-3331] design fmin has unconnected port rstn
WARNING: [Synth 8-3331] design fless has unconnected port clk
WARNING: [Synth 8-3331] design fless has unconnected port rstn
WARNING: [Synth 8-3331] design fneg has unconnected port clk
WARNING: [Synth 8-3331] design fneg has unconnected port rstn
WARNING: [Synth 8-3331] design fabs has unconnected port x[31]
WARNING: [Synth 8-3331] design fabs has unconnected port clk
WARNING: [Synth 8-3331] design fabs has unconnected port rstn
WARNING: [Synth 8-3331] design fle has unconnected port clk
WARNING: [Synth 8-3331] design fle has unconnected port rstn
WARNING: [Synth 8-3331] design feq has unconnected port clk
WARNING: [Synth 8-3331] design feq has unconnected port rstn
WARNING: [Synth 8-3331] design fhalf has unconnected port clk
WARNING: [Synth 8-3331] design fhalf has unconnected port rstn
WARNING: [Synth 8-3331] design finv_load_grad_table has unconnected port rstn
WARNING: [Synth 8-3331] design finv_load_const_table has unconnected port rstn
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design instr_mem has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1741.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1741.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fadd.v:56]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fsub.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'x1r_reg[1]' and it is trimmed from '32' to '31' bits. [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/module/fmul.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'x2r_reg[1]' and it is trimmed from '32' to '31' bits. [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/module/fmul.v:47]
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v:41]
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"block_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "block_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 1 for RAM "block_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1741.469 ; gain = 485.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     95 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               95 Bit    Registers := 1     
	               84 Bit    Registers := 1     
	               82 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               58 Bit    Registers := 6     
	               48 Bit    Registers := 4     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 113   
	               31 Bit    Registers := 6     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Multipliers : 
	                13x71  Multipliers := 1     
	                24x48  Multipliers := 1     
	                13x35  Multipliers := 2     
+---RAMs : 
	            8192K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 55    
	  32 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 8     
	  24 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 19    
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	  42 Input      5 Bit        Muxes := 1     
	  46 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  27 Input      5 Bit        Muxes := 2     
	  33 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instr_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	  42 Input      5 Bit        Muxes := 1     
	  46 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module fadd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fsub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module finv_load_const_table 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module finv_load_grad_table 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module finv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     58 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                13x35  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module fdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module fhalf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module ftoi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  33 Input      5 Bit        Muxes := 1     
Module itof 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module floor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  24 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fmin 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fmax 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sqrt_load_const_table 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sqrt_load_grad_table 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sqrt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     95 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               95 Bit    Registers := 1     
	               84 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 5     
+---Multipliers : 
	                13x71  Multipliers := 1     
	                24x48  Multipliers := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module exec 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module block_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 1     
Module mem_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module registerfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP lhr_reg, operation Mode is: (A*B)'.
DSP Report: register lhr_reg is absorbed into DSP lhr_reg.
DSP Report: operator lh is absorbed into DSP lhr_reg.
DSP Report: Generating DSP hhr_reg, operation Mode is: (A*B)'.
DSP Report: register hhr_reg is absorbed into DSP hhr_reg.
DSP Report: operator hh is absorbed into DSP hhr_reg.
DSP Report: Generating DSP mmul, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator mmul is absorbed into DSP mmul.
DSP Report: Generating DSP hlr_reg, operation Mode is: (A*B)'.
DSP Report: register hlr_reg is absorbed into DSP hlr_reg.
DSP Report: operator hl is absorbed into DSP hlr_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv.v:26]
DSP Report: Generating DSP a1grd, operation Mode is: A*B2.
DSP Report: register a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: Generating DSP a1grdr_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv.v:26]
DSP Report: Generating DSP u1/a1grd, operation Mode is: A*B2.
DSP Report: register u1/a1grd is absorbed into DSP u1/a1grd.
DSP Report: operator u1/a1grd is absorbed into DSP u1/a1grd.
DSP Report: operator u1/a1grd is absorbed into DSP u1/a1grd.
DSP Report: Generating DSP u1/a1grdr_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register u1/a1grdr_reg is absorbed into DSP u1/a1grdr_reg.
DSP Report: register u1/a1grdr_reg is absorbed into DSP u1/a1grdr_reg.
DSP Report: operator u1/a1grd is absorbed into DSP u1/a1grdr_reg.
DSP Report: operator u1/a1grd is absorbed into DSP u1/a1grdr_reg.
DSP Report: Generating DSP u2/lhr_reg, operation Mode is: (A*B'')'.
DSP Report: register x1ir_reg[2] is absorbed into DSP u2/lhr_reg.
DSP Report: register x1ir_reg[3] is absorbed into DSP u2/lhr_reg.
DSP Report: register u2/lhr_reg is absorbed into DSP u2/lhr_reg.
DSP Report: operator u2/lh is absorbed into DSP u2/lhr_reg.
DSP Report: Generating DSP u2/hhr_reg, operation Mode is: (A*B)'.
DSP Report: register u2/hhr_reg is absorbed into DSP u2/hhr_reg.
DSP Report: operator u2/hh is absorbed into DSP u2/hhr_reg.
DSP Report: Generating DSP u2/mmul, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator u2/mmul is absorbed into DSP u2/mmul.
DSP Report: Generating DSP u2/hlr_reg, operation Mode is: (A*B2)'.
DSP Report: register x2invr_reg is absorbed into DSP u2/hlr_reg.
DSP Report: register u2/hlr_reg is absorbed into DSP u2/hlr_reg.
DSP Report: operator u2/hl is absorbed into DSP u2/hlr_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/koki-ryu/core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v:48]
DSP Report: Generating DSP a1grd, operation Mode is: A*B2.
DSP Report: register a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: Generating DSP a1grdr_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
DSP Report: Generating DSP a1grd, operation Mode is: A*B2.
DSP Report: register a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: operator a1grd is absorbed into DSP a1grd.
DSP Report: Generating DSP a1grdr_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: register a1grdr_reg is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
DSP Report: operator a1grd is absorbed into DSP a1grdr_reg.
DSP Report: Generating DSP tsqmulm, operation Mode is: A*B.
DSP Report: operator tsqmulm is absorbed into DSP tsqmulm.
DSP Report: operator tsqmulm is absorbed into DSP tsqmulm.
DSP Report: Generating DSP tsqmulmr_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tsqmulmr_reg is absorbed into DSP tsqmulmr_reg.
DSP Report: operator tsqmulm is absorbed into DSP tsqmulmr_reg.
DSP Report: operator tsqmulm is absorbed into DSP tsqmulmr_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xb504f3)*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+(A:0xb504f3)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A:0xb504f3)*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lhr_reg, operation Mode is: (A*B)'.
DSP Report: register lhr_reg is absorbed into DSP lhr_reg.
DSP Report: operator lh is absorbed into DSP lhr_reg.
DSP Report: Generating DSP hhr_reg, operation Mode is: (A*B)'.
DSP Report: register hhr_reg is absorbed into DSP hhr_reg.
DSP Report: operator hh is absorbed into DSP hhr_reg.
DSP Report: Generating DSP mmul, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator mmul is absorbed into DSP mmul.
DSP Report: Generating DSP hlr_reg, operation Mode is: (A*B)'.
DSP Report: register hlr_reg is absorbed into DSP hlr_reg.
DSP Report: operator hl is absorbed into DSP hlr_reg.
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design block_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design fisneg has unconnected port clk
WARNING: [Synth 8-3331] design fisneg has unconnected port rstn
WARNING: [Synth 8-3331] design fispos has unconnected port clk
WARNING: [Synth 8-3331] design fispos has unconnected port rstn
WARNING: [Synth 8-3331] design fiszero has unconnected port x[31]
WARNING: [Synth 8-3331] design fiszero has unconnected port clk
WARNING: [Synth 8-3331] design fiszero has unconnected port rstn
WARNING: [Synth 8-3331] design fmax has unconnected port clk
WARNING: [Synth 8-3331] design fmax has unconnected port rstn
WARNING: [Synth 8-3331] design fmin has unconnected port clk
WARNING: [Synth 8-3331] design fmin has unconnected port rstn
WARNING: [Synth 8-3331] design fless has unconnected port clk
WARNING: [Synth 8-3331] design fless has unconnected port rstn
WARNING: [Synth 8-3331] design fle has unconnected port clk
WARNING: [Synth 8-3331] design fle has unconnected port rstn
WARNING: [Synth 8-3331] design feq has unconnected port clk
WARNING: [Synth 8-3331] design feq has unconnected port rstn
WARNING: [Synth 8-3331] design fhalf has unconnected port clk
WARNING: [Synth 8-3331] design fhalf has unconnected port rstn
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/block_ram_instance/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 1 for RAM "inst/block_ram_instance/ram_reg"
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[17]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[18]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[19]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[20]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[21]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[22]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[23]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[24]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[25]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[26]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[27]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[28]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[29]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[30]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[31]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][0]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][0]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][1]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][1]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][2]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][2]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][3]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][3]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][4]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][4]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][5]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][5]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][6]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][6]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][7]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][7]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][8]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][8]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][9]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][9]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][10]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][10]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][11]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][11]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][12]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][12]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][13]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][13]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][14]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][14]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][15]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][15]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][16]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][16]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][17]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][17]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][18]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][18]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][19]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][19]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][20]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][20]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][21]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][21]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lxr_reg[0][22]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lxr_reg[0][22]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[0]' (FDR) to 'inst/exec_instance/FPU_instance/fsub_instance/lf25r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/exec_instance/FPU_instance/fsub_instance/\lf25r_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[0]' (FDR) to 'inst/exec_instance/FPU_instance/fadd_instance/lf25r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/exec_instance/FPU_instance/fadd_instance/\lf25r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/exec_instance/\uart_rx_instance/rst_ctr_reg )
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[11]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[12]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[13]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[14]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/decode_instance/jalr_imm_reg[15]' (FDRE) to 'inst/decode_instance/jalr_imm_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/exec_instance/FPU_instance/floor_instance/\restbitr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/exec_instance/FPU_instance/floor_instance/\mnir_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/itof_instance/ynir_reg[29]' (FDR) to 'inst/exec_instance/FPU_instance/itof_instance/ynir_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_1' (FDE) to 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_132'
INFO: [Synth 8-3886] merging instance 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_2' (FDE) to 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_199'
INFO: [Synth 8-3886] merging instance 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_3' (FDE) to 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_200'
INFO: [Synth 8-3886] merging instance 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_133' (FDE) to 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_199'
INFO: [Synth 8-3886] merging instance 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_134' (FDE) to 'inst/block_ram_instance/i_1/ram_reg_mux_sel_reg_200'
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[47]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[46]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[45]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[44]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[43]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[42]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[41]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[40]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[39]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[38]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[37]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[36]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[35]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[34]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[33]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[32]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[31]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[30]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[29]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[28]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[27]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[26]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[25]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[24]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[23]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[22]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[21]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[20]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[19]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[18]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[17]) is unused and will be removed from module finv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[47]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[46]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[45]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[44]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[43]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[42]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[41]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[40]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[39]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[38]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[37]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[36]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[35]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[34]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[33]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[32]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[31]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[30]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[29]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[28]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[27]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[26]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[25]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[24]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[23]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[22]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[21]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[20]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[19]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[18]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (u1/a1grdr_reg[17]) is unused and will be removed from module fdiv.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[47]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[46]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[45]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[44]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[43]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[42]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[41]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[40]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[39]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[38]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[37]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[36]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[35]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[34]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[33]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[32]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[31]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[30]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[29]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[28]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[27]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[26]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[25]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[24]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[23]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[22]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[21]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[20]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[19]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[18]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[17]) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[47]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[46]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[45]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[44]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[43]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[42]__0) is unused and will be removed from module sqrt.
WARNING: [Synth 8-3332] Sequential element (a1grdr_reg[41]__0) is unused and will be removed from module sqrt.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][23]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][24]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][25]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][26]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][27]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][28]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][29]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][30]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[0][31]' (FDR) to 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][23]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][24]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][25]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][26]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][27]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][28]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][29]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fsqr_instance/x1r_reg[1][30]' (FDE) to 'inst/exec_instance/FPU_instance/fsqr_instance/x2r_reg[1][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/registerfile_instance/\RF_reg[0][30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:03 ; elapsed = 00:07:10 . Memory (MB): peak = 1834.129 ; gain = 577.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|core        | dout_reg   | 32768x32      | Block RAM      | 
|finv        | cst_reg    | 1024x58       | Block RAM      | 
|finv        | grd_reg    | 1024x35       | Block RAM      | 
|fdiv        | cst_reg    | 1024x58       | Block RAM      | 
|fdiv        | grd_reg    | 1024x35       | Block RAM      | 
|sqrt        | cst_reg    | 1024x82       | Block RAM      | 
|sqrt        | grd_reg    | 1024x71       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                           | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|inst/block_ram_instance | ram_reg    | 256 K x 32(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 232    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fmul        | (A*B)'                    | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fmul        | (A*B)'                    | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fmul        | PCIN+(A:0x0):B+(C:0x2)    | 30     | 13     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fmul        | (A*B)'                    | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|finv        | A*B2                      | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|finv        | (PCIN>>17)+A*B2           | 19     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fdiv        | A*B2                      | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fdiv        | (PCIN>>17)+A*B2           | 19     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fdiv        | (A*B'')'                  | 13     | 11     | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|fmul        | (A*B)'                    | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fdiv        | PCIN+(A:0x0):B+(C:0x2)    | 30     | 13     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fdiv        | (A*B2)'                   | 13     | 11     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|sqrt        | A*B2                      | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sqrt        | (PCIN>>17)+A*B2           | 21     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sqrt        | A*B2                      | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sqrt        | (PCIN>>17)+A*B2           | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sqrt        | A*B                       | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sqrt        | (PCIN>>17)+A*B            | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sqrt        | (A:0xb504f3)*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sqrt        | (PCIN>>17)+(A:0xb504f3)*B | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sqrt        | (A:0xb504f3)*B            | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmul        | (A*B)'                    | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fmul        | (A*B)'                    | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fmul        | PCIN+(A:0x0):B+(C:0x2)    | 30     | 13     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fmul        | (A*B)'                    | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:38 ; elapsed = 00:07:50 . Memory (MB): peak = 1969.520 ; gain = 713.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:52 ; elapsed = 00:08:04 . Memory (MB): peak = 1986.797 ; gain = 730.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                           | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|inst/block_ram_instance | ram_reg    | 256 K x 32(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 232    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[0][0]' (FDR) to 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][11]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][12]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][13]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][14]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][15]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][16]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][17]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[0][18]' (FDR) to 'inst/exec_instance/FPU_instance/finv_instance/xr_reg[0][18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dout_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/exec_instance/FPU_instance/finv_instance/grd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/exec_instance/FPU_instance/finv_instance/grd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/exec_instance/FPU_instance/sqrt_instance/grd_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/exec_instance/FPU_instance/sqrt_instance/grd_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_142 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_150 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_158 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_166 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_174 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_182 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_190 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_198 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_208 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_216 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_224 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_232 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/block_ram_instance/ram_reg_bram_240 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:15 ; elapsed = 00:08:27 . Memory (MB): peak = 2230.117 ; gain = 973.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:33 ; elapsed = 00:08:45 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:33 ; elapsed = 00:08:45 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:35 ; elapsed = 00:08:48 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:36 ; elapsed = 00:08:48 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:37 ; elapsed = 00:08:49 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:37 ; elapsed = 00:08:50 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_core_0_0 | inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[3][30] | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|design_1_core_0_0 | inst/exec_instance/FPU_instance/fdiv_instance/x1ir_reg[3][22] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |   197|
|2     |DSP_ALU_1         |    25|
|3     |DSP_A_B_DATA      |    13|
|4     |DSP_A_B_DATA_1    |    10|
|5     |DSP_A_B_DATA_2    |     1|
|6     |DSP_A_B_DATA_3    |     1|
|7     |DSP_C_DATA        |    13|
|8     |DSP_C_DATA_1      |    12|
|9     |DSP_MULTIPLIER    |    22|
|10    |DSP_MULTIPLIER_1  |     3|
|11    |DSP_M_DATA_1      |    25|
|12    |DSP_OUTPUT        |    11|
|13    |DSP_OUTPUT_1      |    14|
|14    |DSP_PREADD        |    25|
|15    |DSP_PREADD_DATA   |    22|
|16    |DSP_PREADD_DATA_1 |     3|
|17    |LUT1              |    93|
|18    |LUT2              |   630|
|19    |LUT3              |   748|
|20    |LUT4              |  1014|
|21    |LUT5              |  1325|
|22    |LUT6              |  2980|
|23    |MUXF7             |   571|
|24    |MUXF8             |   274|
|25    |RAMB18E2_1        |     1|
|26    |RAMB36E2          |     1|
|27    |RAMB36E2_1        |     1|
|28    |RAMB36E2_10       |     1|
|29    |RAMB36E2_11       |     1|
|30    |RAMB36E2_12       |     1|
|31    |RAMB36E2_13       |     1|
|32    |RAMB36E2_14       |     1|
|33    |RAMB36E2_15       |     1|
|34    |RAMB36E2_16       |     1|
|35    |RAMB36E2_17       |     1|
|36    |RAMB36E2_18       |     1|
|37    |RAMB36E2_19       |     1|
|38    |RAMB36E2_2        |     1|
|39    |RAMB36E2_20       |     1|
|40    |RAMB36E2_21       |     1|
|41    |RAMB36E2_22       |     1|
|42    |RAMB36E2_23       |     1|
|43    |RAMB36E2_24       |     1|
|44    |RAMB36E2_25       |     1|
|45    |RAMB36E2_26       |     1|
|46    |RAMB36E2_27       |     1|
|47    |RAMB36E2_28       |     1|
|48    |RAMB36E2_29       |     1|
|49    |RAMB36E2_3        |     1|
|50    |RAMB36E2_30       |     1|
|51    |RAMB36E2_31       |     1|
|52    |RAMB36E2_34       |     1|
|53    |RAMB36E2_37       |     1|
|54    |RAMB36E2_38       |     1|
|55    |RAMB36E2_39       |     1|
|56    |RAMB36E2_4        |     1|
|57    |RAMB36E2_40       |    96|
|58    |RAMB36E2_41       |    16|
|59    |RAMB36E2_42       |    15|
|60    |RAMB36E2_43       |     1|
|61    |RAMB36E2_44       |    48|
|62    |RAMB36E2_45       |     8|
|63    |RAMB36E2_46       |     7|
|64    |RAMB36E2_47       |     1|
|65    |RAMB36E2_48       |    24|
|66    |RAMB36E2_49       |     4|
|67    |RAMB36E2_5        |     1|
|68    |RAMB36E2_50       |     3|
|69    |RAMB36E2_51       |     1|
|70    |RAMB36E2_52       |     6|
|71    |RAMB36E2_53       |     1|
|72    |RAMB36E2_54       |     1|
|73    |RAMB36E2_55       |     1|
|74    |RAMB36E2_56       |     1|
|75    |RAMB36E2_57       |     1|
|76    |RAMB36E2_6        |     1|
|77    |RAMB36E2_7        |     1|
|78    |RAMB36E2_8        |     1|
|79    |RAMB36E2_9        |     1|
|80    |SRL16E            |    20|
|81    |FDRE              |  3526|
|82    |FDSE              |    49|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------+------------------------------------------------------------------+------+
|      |Instance                  |Module                                                            |Cells |
+------+--------------------------+------------------------------------------------------------------+------+
|1     |top                       |                                                                  | 11899|
|2     |  inst                    |core                                                              | 11894|
|3     |    block_ram_instance    |block_ram                                                         |   393|
|4     |    decode_instance       |decode                                                            |  2256|
|5     |    exec_instance         |exec                                                              |  4710|
|6     |      ALU_instance        |ALU                                                               |    14|
|7     |      FPU_instance        |FPU                                                               |  3947|
|8     |        fadd_instance     |fadd                                                              |   433|
|9     |        fdiv_instance     |fdiv                                                              |   513|
|10    |          u1              |finv_1                                                            |   202|
|11    |            a1grd         |a1grd_funnel__5                                                   |     8|
|12    |            a1grdr_reg    |a1grdr_reg_funnel__4                                              |     8|
|13    |          u2              |fmul_2                                                            |   237|
|14    |            lhr_reg       |\inst/exec_instance/FPU_instance/fdiv_instance/u2/lhr_reg_funnel  |     8|
|15    |            hhr_reg       |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__3  |     8|
|16    |            mmul          |mmul_funnel__4                                                    |     8|
|17    |            hlr_reg       |\inst/exec_instance/FPU_instance/fdiv_instance/u2/hlr_reg_funnel  |     8|
|18    |        feq_instance      |feq                                                               |     3|
|19    |        finv_instance     |finv                                                              |   262|
|20    |          a1grd           |a1grd_funnel                                                      |     8|
|21    |          a1grdr_reg      |a1grdr_reg_funnel                                                 |     8|
|22    |        floor_instance    |floor                                                             |   122|
|23    |        fmul_instance     |fmul                                                              |   250|
|24    |          lhr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__4  |     8|
|25    |          hhr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__2  |     8|
|26    |          mmul            |mmul_funnel                                                       |     8|
|27    |          hlr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__6  |     8|
|28    |        fsqr_instance     |fmul_0                                                            |   177|
|29    |          lhr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel     |     8|
|30    |          hhr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__5  |     8|
|31    |          mmul            |mmul_funnel__3                                                    |     8|
|32    |          hlr_reg         |\inst/exec_instance/FPU_instance/fsqr_instance/lhr_reg_funnel__1  |     8|
|33    |        fsub_instance     |fsub                                                              |   449|
|34    |        ftoi_instance     |ftoi                                                              |   139|
|35    |        itof_instance     |itof                                                              |   409|
|36    |        sqrt_instance     |sqrt                                                              |   590|
|37    |          a1grd           |a1grd_funnel__7                                                   |     8|
|38    |          a1grdr_reg      |a1grdr_reg_funnel__6                                              |     8|
|39    |          a1grd__0        |a1grd_funnel__6                                                   |     8|
|40    |          a1grdr_reg__0   |a1grdr_reg_funnel__5                                              |     8|
|41    |          tsqmulm         |tsqmulm_funnel                                                    |     8|
|42    |          tsqmulmr_reg    |tsqmulmr_reg_funnel                                               |     8|
|43    |          p_0_out         |a1grd_funnel__8                                                   |     8|
|44    |          p_0_out__0      |\inst/exec_instance/FPU_instance/sqrt_instance/p_0_out__0_funnel  |     8|
|45    |          p_0_out__1      |tsqmulm_funnel__3                                                 |     8|
|46    |      uart_rx_instance    |uart_rx                                                           |   367|
|47    |      uart_tx_instance    |uart_tx                                                           |    98|
|48    |    mem_instance          |mem_pipe                                                          |   372|
|49    |    registerfile_instance |registerfile                                                      |  3872|
+------+--------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:37 ; elapsed = 00:08:50 . Memory (MB): peak = 2235.570 ; gain = 979.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 199 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:24 ; elapsed = 00:08:47 . Memory (MB): peak = 2235.570 ; gain = 979.109
Synthesis Optimization Complete : Time (s): cpu = 00:08:37 ; elapsed = 00:08:50 . Memory (MB): peak = 2235.570 ; gain = 979.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.920 . Memory (MB): peak = 2247.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/exec_instance/FPU_instance/finv_instance/cst_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/exec_instance/FPU_instance/finv_instance/cst_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/exec_instance/FPU_instance/finv_instance/grd_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2257.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
372 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:01 ; elapsed = 00:09:16 . Memory (MB): peak = 2257.262 ; gain = 1545.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2257.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/koki-ryu/core_pipeline/core_pipeline.runs/design_1_core_0_0_synth_1/design_1_core_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2257.262 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2257.262 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2257.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/koki-ryu/core_pipeline/core_pipeline.runs/design_1_core_0_0_synth_1/design_1_core_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2257.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_core_0_0_utilization_synth.rpt -pb design_1_core_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:22:03 2021...
