
Signal_converge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000429c  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800429c  0c00429c  0000c29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000094  080042ac  0c0042ac  0000c2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00001c30  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00001cb4  20002430  0c004340  00012430  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 000002f0  00000000  00000000  000140e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002c57  00000000  00000000  000143d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c72  00000000  00000000  0001702f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000364f  00000000  00000000  00017ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007ec  00000000  00000000  0001b2f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000930b9  00000000  00000000  0001badc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002c97  00000000  00000000  000aeb95  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000b182c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000200  00000000  00000000  000b7300  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 000005d5  00000000  00000000  000b7500  2**0
                  CONTENTS, READONLY
 16 .debug_macro  000189bf  00000000  00000000  000b7ad5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 97 04 00 08 a7 04 00 08     ... ............
 8000010:	b7 04 00 08 c7 04 00 08 d7 04 00 08 00 00 00 00     ................
	...
 800002c:	e7 04 00 08 f7 04 00 08 00 00 00 00 07 05 00 08     ................
 800003c:	17 05 00 08 27 05 00 08 37 05 00 08 47 05 00 08     ....'...7...G...
 800004c:	57 05 00 08 67 05 00 08 77 05 00 08 87 05 00 08     W...g...w.......
 800005c:	97 05 00 08 a7 05 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b7 05 00 08 00 00 00 00 c7 05 00 08     ................
 800007c:	d7 05 00 08 e7 05 00 08 f7 05 00 08 07 06 00 08     ................
 800008c:	17 06 00 08 27 06 00 08 37 06 00 08 47 06 00 08     ....'...7...G...
 800009c:	57 06 00 08 67 06 00 08 77 06 00 08 87 06 00 08     W...g...w.......
 80000ac:	97 06 00 08 a7 06 00 08 b7 06 00 08 c7 06 00 08     ................
 80000bc:	d7 06 00 08 e7 06 00 08 f7 06 00 08 07 07 00 08     ................
 80000cc:	17 07 00 08 27 07 00 08 37 07 00 08 47 07 00 08     ....'...7...G...
 80000dc:	57 07 00 08 67 07 00 08 77 07 00 08 87 07 00 08     W...g...w.......
 80000ec:	97 07 00 08 a7 07 00 08 b7 07 00 08 c7 07 00 08     ................
 80000fc:	d7 07 00 08 e7 07 00 08 f5 07 00 08 03 08 00 08     ................
 800010c:	11 08 00 08 1f 08 00 08 2d 08 00 08 3b 08 00 08     ........-...;...
 800011c:	49 08 00 08 57 08 00 08 65 08 00 08 73 08 00 08     I...W...e...s...
 800012c:	81 08 00 08 8f 08 00 08 9d 08 00 08 ab 08 00 08     ................
 800013c:	b9 08 00 08 c7 08 00 08 d5 08 00 08 e3 08 00 08     ................
 800014c:	f1 08 00 08 ff 08 00 08 0d 09 00 08 1b 09 00 08     ................
 800015c:	29 09 00 08 00 00 00 00 00 00 00 00 00 00 00 00     )...............
 800016c:	00 00 00 00 37 09 00 08 45 09 00 08 53 09 00 08     ....7...E...S...
 800017c:	61 09 00 08 6f 09 00 08 7d 09 00 08 8b 09 00 08     a...o...}.......
 800018c:	99 09 00 08 a7 09 00 08 b5 09 00 08 c3 09 00 08     ................
 800019c:	d1 09 00 08 df 09 00 08 ed 09 00 08 fb 09 00 08     ................
 80001ac:	09 0a 00 08 17 0a 00 08 25 0a 00 08 33 0a 00 08     ........%...3...
 80001bc:	41 0a 00 08 4f 0a 00 08 5d 0a 00 08 6b 0a 00 08     A...O...]...k...
 80001cc:	79 0a 00 08 87 0a 00 08 95 0a 00 08 a3 0a 00 08     y...............
 80001dc:	00 00 00 00 b1 0a 00 08 bf 0a 00 08 cd 0a 00 08     ................
 80001ec:	db 0a 00 08 e9 0a 00 08 00 00 00 00 f7 0a 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000cc1 	.word	0x08000cc1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c004340 	.word	0x0c004340
   LDR R1, =__Xmc4500_sData
 800029c:	20002430 	.word	0x20002430
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00001cb4 	.word	0x00001cb4
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00001c30 	.word	0x00001c30
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000d5d 	.word	0x08000d5d
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003eb9 	.word	0x08003eb9
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------
* Signal converge test
* ------------------------------------------------------------------- */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af02      	add	r7, sp, #8
  arm_status status;
  uint32_t index;
  float32_t minValue;

  /* Initialize the LMSNorm data structure */
  arm_lms_norm_init_f32(&lmsNorm_instance, NUMTAPS, lmsNormCoeff_f32, lmsStateF32, MU, BLOCKSIZE);
 80002ce:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	f04f 0320 	mov.w	r3, #32
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	f242 3098 	movw	r0, #9112	; 0x2398
 80002de:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80002e2:	f04f 0120 	mov.w	r1, #32
 80002e6:	f643 4230 	movw	r2, #15408	; 0x3c30
 80002ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80002ee:	f640 130c 	movw	r3, #2316	; 0x90c
 80002f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f6:	f002 fb79 	bl	80029ec <arm_lms_norm_init_f32>

  /* Initialize the FIR data structure */
  arm_fir_init_f32(&LPF_instance, NUMTAPS, (float32_t *)FIRCoeff_f32, firStateF32, BLOCKSIZE);
 80002fa:	f04f 0320 	mov.w	r3, #32
 80002fe:	9300      	str	r3, [sp, #0]
 8000300:	f242 308c 	movw	r0, #9100	; 0x238c
 8000304:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000308:	f04f 0120 	mov.w	r1, #32
 800030c:	f244 22ac 	movw	r2, #17068	; 0x42ac
 8000310:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000314:	f640 238c 	movw	r3, #2700	; 0xa8c
 8000318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031c:	f002 f904 	bl	8002528 <arm_fir_init_f32>
  /* ----------------------------------------------------------------------
  * Loop over the frames of data and execute each of the processing
  * functions in the system.
  * ------------------------------------------------------------------- */

  for(i=0; i < NUMFRAMES; i++)
 8000320:	f04f 0300 	mov.w	r3, #0
 8000324:	60fb      	str	r3, [r7, #12]
 8000326:	e04e      	b.n	80003c6 <main+0xfe>
  {
    /* Read the input data - uniformly distributed random noise - into wire1 */
    arm_copy_f32(testInput_f32 + (i * BLOCKSIZE), wire1, BLOCKSIZE);
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	ea4f 12c3 	mov.w	r2, r3, lsl #7
 800032e:	f242 4330 	movw	r3, #9264	; 0x2430
 8000332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000336:	18d3      	adds	r3, r2, r3
 8000338:	4618      	mov	r0, r3
 800033a:	f640 010c 	movw	r1, #2060	; 0x80c
 800033e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000342:	f04f 0220 	mov.w	r2, #32
 8000346:	f001 fcb1 	bl	8001cac <arm_copy_f32>

    /* Execute the FIR processing function.  Input wire1 and output wire2 */
    arm_fir_f32(&LPF_instance, wire1, wire2, BLOCKSIZE);
 800034a:	f242 308c 	movw	r0, #9100	; 0x238c
 800034e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000352:	f640 010c 	movw	r1, #2060	; 0x80c
 8000356:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800035a:	f640 220c 	movw	r2, #2572	; 0xa0c
 800035e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000362:	f04f 0320 	mov.w	r3, #32
 8000366:	f001 fe55 	bl	8002014 <arm_fir_f32>

    /* Execute the LMS Norm processing function*/

    arm_lms_norm_f32(&lmsNorm_instance, /* LMSNorm instance */
 800036a:	f640 038c 	movw	r3, #2188	; 0x88c
 800036e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000372:	9300      	str	r3, [sp, #0]
 8000374:	f04f 0320 	mov.w	r3, #32
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	f242 3098 	movw	r0, #9112	; 0x2398
 800037e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000382:	f640 010c 	movw	r1, #2060	; 0x80c
 8000386:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800038a:	f640 220c 	movw	r2, #2572	; 0xa0c
 800038e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000392:	f242 33b0 	movw	r3, #9136	; 0x23b0
 8000396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039a:	f002 f8d7 	bl	800254c <arm_lms_norm_f32>
         wire3,                         /* Converged Signal */
         err_signal,                    /* Error Signal, this will become small as the signal converges */
         BLOCKSIZE);                    /* BlockSize */

    /* apply overall gain */
    arm_scale_f32(wire3, 5, wire3, BLOCKSIZE);   /* in-place buffer */
 800039e:	f242 30b0 	movw	r0, #9136	; 0x23b0
 80003a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003a6:	f04f 0100 	mov.w	r1, #0
 80003aa:	f2c4 01a0 	movt	r1, #16544	; 0x40a0
 80003ae:	f242 32b0 	movw	r2, #9136	; 0x23b0
 80003b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80003b6:	f04f 0320 	mov.w	r3, #32
 80003ba:	f002 fbd9 	bl	8002b70 <arm_scale_f32>
  /* ----------------------------------------------------------------------
  * Loop over the frames of data and execute each of the processing
  * functions in the system.
  * ------------------------------------------------------------------- */

  for(i=0; i < NUMFRAMES; i++)
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	f103 0301 	add.w	r3, r3, #1
 80003c4:	60fb      	str	r3, [r7, #12]
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	2b2f      	cmp	r3, #47	; 0x2f
 80003ca:	d9ad      	bls.n	8000328 <main+0x60>

    /* apply overall gain */
    arm_scale_f32(wire3, 5, wire3, BLOCKSIZE);   /* in-place buffer */
  }

  status = ARM_MATH_SUCCESS;
 80003cc:	f04f 0300 	mov.w	r3, #0
 80003d0:	72fb      	strb	r3, [r7, #11]

  /* -------------------------------------------------------------------------------
  * Test whether the error signal has reached towards 0.
  * ----------------------------------------------------------------------------- */

  arm_abs_f32(err_signal, err_signal, BLOCKSIZE);
 80003d2:	f640 008c 	movw	r0, #2188	; 0x88c
 80003d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003da:	f640 018c 	movw	r1, #2188	; 0x88c
 80003de:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003e2:	f04f 0220 	mov.w	r2, #32
 80003e6:	f002 fb17 	bl	8002a18 <arm_abs_f32>
  arm_min_f32(err_signal, BLOCKSIZE, &minValue, &index);
 80003ea:	463a      	mov	r2, r7
 80003ec:	f107 0304 	add.w	r3, r7, #4
 80003f0:	f640 008c 	movw	r0, #2188	; 0x88c
 80003f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003f8:	f04f 0120 	mov.w	r1, #32
 80003fc:	f001 fccc 	bl	8001d98 <arm_min_f32>

  if (minValue > DELTA_ERROR)
 8000400:	ed97 7a00 	vldr	s14, [r7]
 8000404:	eddf 7a21 	vldr	s15, [pc, #132]	; 800048c <main+0x1c4>
 8000408:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800040c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000410:	dd02      	ble.n	8000418 <main+0x150>
  {
    status = ARM_MATH_TEST_FAILURE;
 8000412:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 8000416:	72fb      	strb	r3, [r7, #11]

  /* ----------------------------------------------------------------------
  * Test whether the filter coefficients have converged.
  * ------------------------------------------------------------------- */

  arm_sub_f32((float32_t *)FIRCoeff_f32, lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
 8000418:	f244 20ac 	movw	r0, #17068	; 0x42ac
 800041c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000420:	f643 4130 	movw	r1, #15408	; 0x3c30
 8000424:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000428:	f643 4230 	movw	r2, #15408	; 0x3c30
 800042c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000430:	f04f 0320 	mov.w	r3, #32
 8000434:	f002 fc4a 	bl	8002ccc <arm_sub_f32>

  arm_abs_f32(lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
 8000438:	f643 4030 	movw	r0, #15408	; 0x3c30
 800043c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000440:	f643 4130 	movw	r1, #15408	; 0x3c30
 8000444:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000448:	f04f 0220 	mov.w	r2, #32
 800044c:	f002 fae4 	bl	8002a18 <arm_abs_f32>
  arm_min_f32(lmsNormCoeff_f32, NUMTAPS, &minValue, &index);
 8000450:	463a      	mov	r2, r7
 8000452:	f107 0304 	add.w	r3, r7, #4
 8000456:	f643 4030 	movw	r0, #15408	; 0x3c30
 800045a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800045e:	f04f 0120 	mov.w	r1, #32
 8000462:	f001 fc99 	bl	8001d98 <arm_min_f32>

  if (minValue > DELTA_COEFF)
 8000466:	ed97 7a00 	vldr	s14, [r7]
 800046a:	eddf 7a09 	vldr	s15, [pc, #36]	; 8000490 <main+0x1c8>
 800046e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000476:	dd02      	ble.n	800047e <main+0x1b6>
  {
    status = ARM_MATH_TEST_FAILURE;
 8000478:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 800047c:	72fb      	strb	r3, [r7, #11]
  /* ----------------------------------------------------------------------
  * Loop here if the signals did not pass the convergence check.
  * This denotes a test failure
  * ------------------------------------------------------------------- */

  if( status != ARM_MATH_SUCCESS)
 800047e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d000      	beq.n	8000488 <main+0x1c0>
  {
    while(1);
 8000486:	e7fe      	b.n	8000486 <main+0x1be>
  }

  while(1);                             /* main function does not return */
 8000488:	e7fe      	b.n	8000488 <main+0x1c0>
 800048a:	bf00      	nop
 800048c:	358637bd 	.word	0x358637bd
 8000490:	38d1b717 	.word	0x38d1b717

08000494 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000494:	e7fe      	b.n	8000494 <NMI_Handler>

08000496 <NMI_Handler_Veneer>:
 8000496:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000b08 <AllowPLLInitByStartup+0x6>
 800049a:	b500      	push	{lr}
 800049c:	b081      	sub	sp, #4
 800049e:	4780      	blx	r0
 80004a0:	b001      	add	sp, #4
 80004a2:	bd00      	pop	{pc}

080004a4 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80004a4:	e7fe      	b.n	80004a4 <HardFault_Handler>

080004a6 <HardFault_Handler_Veneer>:
 80004a6:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000b0c <AllowPLLInitByStartup+0xa>
 80004aa:	b500      	push	{lr}
 80004ac:	b081      	sub	sp, #4
 80004ae:	4780      	blx	r0
 80004b0:	b001      	add	sp, #4
 80004b2:	bd00      	pop	{pc}

080004b4 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80004b4:	e7fe      	b.n	80004b4 <MemManage_Handler>

080004b6 <MemManage_Handler_Veneer>:
 80004b6:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000b10 <AllowPLLInitByStartup+0xe>
 80004ba:	b500      	push	{lr}
 80004bc:	b081      	sub	sp, #4
 80004be:	4780      	blx	r0
 80004c0:	b001      	add	sp, #4
 80004c2:	bd00      	pop	{pc}

080004c4 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80004c4:	e7fe      	b.n	80004c4 <BusFault_Handler>

080004c6 <BusFault_Handler_Veneer>:
 80004c6:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000b14 <AllowPLLInitByStartup+0x12>
 80004ca:	b500      	push	{lr}
 80004cc:	b081      	sub	sp, #4
 80004ce:	4780      	blx	r0
 80004d0:	b001      	add	sp, #4
 80004d2:	bd00      	pop	{pc}

080004d4 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80004d4:	e7fe      	b.n	80004d4 <UsageFault_Handler>

080004d6 <UsageFault_Handler_Veneer>:
 80004d6:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000b18 <AllowPLLInitByStartup+0x16>
 80004da:	b500      	push	{lr}
 80004dc:	b081      	sub	sp, #4
 80004de:	4780      	blx	r0
 80004e0:	b001      	add	sp, #4
 80004e2:	bd00      	pop	{pc}

080004e4 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80004e4:	e7fe      	b.n	80004e4 <SVC_Handler>

080004e6 <SVC_Handler_Veneer>:
 80004e6:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000b1c <AllowPLLInitByStartup+0x1a>
 80004ea:	b500      	push	{lr}
 80004ec:	b081      	sub	sp, #4
 80004ee:	4780      	blx	r0
 80004f0:	b001      	add	sp, #4
 80004f2:	bd00      	pop	{pc}

080004f4 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80004f4:	e7fe      	b.n	80004f4 <DebugMon_Handler>

080004f6 <DebugMon_Handler_Veneer>:
 80004f6:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000b20 <AllowPLLInitByStartup+0x1e>
 80004fa:	b500      	push	{lr}
 80004fc:	b081      	sub	sp, #4
 80004fe:	4780      	blx	r0
 8000500:	b001      	add	sp, #4
 8000502:	bd00      	pop	{pc}

08000504 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000504:	e7fe      	b.n	8000504 <PendSV_Handler>

08000506 <PendSV_Handler_Veneer>:
 8000506:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000b24 <AllowPLLInitByStartup+0x22>
 800050a:	b500      	push	{lr}
 800050c:	b081      	sub	sp, #4
 800050e:	4780      	blx	r0
 8000510:	b001      	add	sp, #4
 8000512:	bd00      	pop	{pc}

08000514 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000514:	e7fe      	b.n	8000514 <SysTick_Handler>

08000516 <SysTick_Handler_Veneer>:
 8000516:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000b28 <AllowPLLInitByStartup+0x26>
 800051a:	b500      	push	{lr}
 800051c:	b081      	sub	sp, #4
 800051e:	4780      	blx	r0
 8000520:	b001      	add	sp, #4
 8000522:	bd00      	pop	{pc}

08000524 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000524:	e7fe      	b.n	8000524 <SCU_0_IRQHandler>

08000526 <SCU_0_IRQHandler_Veneer>:
 8000526:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000b2c <AllowPLLInitByStartup+0x2a>
 800052a:	b500      	push	{lr}
 800052c:	b081      	sub	sp, #4
 800052e:	4780      	blx	r0
 8000530:	b001      	add	sp, #4
 8000532:	bd00      	pop	{pc}

08000534 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000534:	e7fe      	b.n	8000534 <ERU0_0_IRQHandler>

08000536 <ERU0_0_IRQHandler_Veneer>:
 8000536:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000b30 <AllowPLLInitByStartup+0x2e>
 800053a:	b500      	push	{lr}
 800053c:	b081      	sub	sp, #4
 800053e:	4780      	blx	r0
 8000540:	b001      	add	sp, #4
 8000542:	bd00      	pop	{pc}

08000544 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000544:	e7fe      	b.n	8000544 <ERU0_1_IRQHandler>

08000546 <ERU0_1_IRQHandler_Veneer>:
 8000546:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000b34 <AllowPLLInitByStartup+0x32>
 800054a:	b500      	push	{lr}
 800054c:	b081      	sub	sp, #4
 800054e:	4780      	blx	r0
 8000550:	b001      	add	sp, #4
 8000552:	bd00      	pop	{pc}

08000554 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000554:	e7fe      	b.n	8000554 <ERU0_2_IRQHandler>

08000556 <ERU0_2_IRQHandler_Veneer>:
 8000556:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000b38 <AllowPLLInitByStartup+0x36>
 800055a:	b500      	push	{lr}
 800055c:	b081      	sub	sp, #4
 800055e:	4780      	blx	r0
 8000560:	b001      	add	sp, #4
 8000562:	bd00      	pop	{pc}

08000564 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000564:	e7fe      	b.n	8000564 <ERU0_3_IRQHandler>

08000566 <ERU0_3_IRQHandler_Veneer>:
 8000566:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000b3c <AllowPLLInitByStartup+0x3a>
 800056a:	b500      	push	{lr}
 800056c:	b081      	sub	sp, #4
 800056e:	4780      	blx	r0
 8000570:	b001      	add	sp, #4
 8000572:	bd00      	pop	{pc}

08000574 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000574:	e7fe      	b.n	8000574 <ERU1_0_IRQHandler>

08000576 <ERU1_0_IRQHandler_Veneer>:
 8000576:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000b40 <AllowPLLInitByStartup+0x3e>
 800057a:	b500      	push	{lr}
 800057c:	b081      	sub	sp, #4
 800057e:	4780      	blx	r0
 8000580:	b001      	add	sp, #4
 8000582:	bd00      	pop	{pc}

08000584 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000584:	e7fe      	b.n	8000584 <ERU1_1_IRQHandler>

08000586 <ERU1_1_IRQHandler_Veneer>:
 8000586:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000b44 <AllowPLLInitByStartup+0x42>
 800058a:	b500      	push	{lr}
 800058c:	b081      	sub	sp, #4
 800058e:	4780      	blx	r0
 8000590:	b001      	add	sp, #4
 8000592:	bd00      	pop	{pc}

08000594 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000594:	e7fe      	b.n	8000594 <ERU1_2_IRQHandler>

08000596 <ERU1_2_IRQHandler_Veneer>:
 8000596:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000b48 <AllowPLLInitByStartup+0x46>
 800059a:	b500      	push	{lr}
 800059c:	b081      	sub	sp, #4
 800059e:	4780      	blx	r0
 80005a0:	b001      	add	sp, #4
 80005a2:	bd00      	pop	{pc}

080005a4 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80005a4:	e7fe      	b.n	80005a4 <ERU1_3_IRQHandler>

080005a6 <ERU1_3_IRQHandler_Veneer>:
 80005a6:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000b4c <AllowPLLInitByStartup+0x4a>
 80005aa:	b500      	push	{lr}
 80005ac:	b081      	sub	sp, #4
 80005ae:	4780      	blx	r0
 80005b0:	b001      	add	sp, #4
 80005b2:	bd00      	pop	{pc}

080005b4 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80005b4:	e7fe      	b.n	80005b4 <PMU0_0_IRQHandler>

080005b6 <PMU0_0_IRQHandler_Veneer>:
 80005b6:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000b50 <AllowPLLInitByStartup+0x4e>
 80005ba:	b500      	push	{lr}
 80005bc:	b081      	sub	sp, #4
 80005be:	4780      	blx	r0
 80005c0:	b001      	add	sp, #4
 80005c2:	bd00      	pop	{pc}

080005c4 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80005c4:	e7fe      	b.n	80005c4 <VADC0_C0_0_IRQHandler>

080005c6 <VADC0_C0_0_IRQHandler_Veneer>:
 80005c6:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000b54 <AllowPLLInitByStartup+0x52>
 80005ca:	b500      	push	{lr}
 80005cc:	b081      	sub	sp, #4
 80005ce:	4780      	blx	r0
 80005d0:	b001      	add	sp, #4
 80005d2:	bd00      	pop	{pc}

080005d4 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80005d4:	e7fe      	b.n	80005d4 <VADC0_C0_1_IRQHandler>

080005d6 <VADC0_C0_1_IRQHandler_Veneer>:
 80005d6:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000b58 <AllowPLLInitByStartup+0x56>
 80005da:	b500      	push	{lr}
 80005dc:	b081      	sub	sp, #4
 80005de:	4780      	blx	r0
 80005e0:	b001      	add	sp, #4
 80005e2:	bd00      	pop	{pc}

080005e4 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80005e4:	e7fe      	b.n	80005e4 <VADC0_C0_2_IRQHandler>

080005e6 <VADC0_C0_2_IRQHandler_Veneer>:
 80005e6:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000b5c <AllowPLLInitByStartup+0x5a>
 80005ea:	b500      	push	{lr}
 80005ec:	b081      	sub	sp, #4
 80005ee:	4780      	blx	r0
 80005f0:	b001      	add	sp, #4
 80005f2:	bd00      	pop	{pc}

080005f4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80005f4:	e7fe      	b.n	80005f4 <VADC0_C0_3_IRQHandler>

080005f6 <VADC0_C0_3_IRQHandler_Veneer>:
 80005f6:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000b60 <AllowPLLInitByStartup+0x5e>
 80005fa:	b500      	push	{lr}
 80005fc:	b081      	sub	sp, #4
 80005fe:	4780      	blx	r0
 8000600:	b001      	add	sp, #4
 8000602:	bd00      	pop	{pc}

08000604 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000604:	e7fe      	b.n	8000604 <VADC0_G0_0_IRQHandler>

08000606 <VADC0_G0_0_IRQHandler_Veneer>:
 8000606:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000b64 <AllowPLLInitByStartup+0x62>
 800060a:	b500      	push	{lr}
 800060c:	b081      	sub	sp, #4
 800060e:	4780      	blx	r0
 8000610:	b001      	add	sp, #4
 8000612:	bd00      	pop	{pc}

08000614 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000614:	e7fe      	b.n	8000614 <VADC0_G0_1_IRQHandler>

08000616 <VADC0_G0_1_IRQHandler_Veneer>:
 8000616:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000b68 <AllowPLLInitByStartup+0x66>
 800061a:	b500      	push	{lr}
 800061c:	b081      	sub	sp, #4
 800061e:	4780      	blx	r0
 8000620:	b001      	add	sp, #4
 8000622:	bd00      	pop	{pc}

08000624 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000624:	e7fe      	b.n	8000624 <VADC0_G0_2_IRQHandler>

08000626 <VADC0_G0_2_IRQHandler_Veneer>:
 8000626:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000b6c <AllowPLLInitByStartup+0x6a>
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000634:	e7fe      	b.n	8000634 <VADC0_G0_3_IRQHandler>

08000636 <VADC0_G0_3_IRQHandler_Veneer>:
 8000636:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000b70 <AllowPLLInitByStartup+0x6e>
 800063a:	b500      	push	{lr}
 800063c:	b081      	sub	sp, #4
 800063e:	4780      	blx	r0
 8000640:	b001      	add	sp, #4
 8000642:	bd00      	pop	{pc}

08000644 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000644:	e7fe      	b.n	8000644 <VADC0_G1_0_IRQHandler>

08000646 <VADC0_G1_0_IRQHandler_Veneer>:
 8000646:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000b74 <AllowPLLInitByStartup+0x72>
 800064a:	b500      	push	{lr}
 800064c:	b081      	sub	sp, #4
 800064e:	4780      	blx	r0
 8000650:	b001      	add	sp, #4
 8000652:	bd00      	pop	{pc}

08000654 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000654:	e7fe      	b.n	8000654 <VADC0_G1_1_IRQHandler>

08000656 <VADC0_G1_1_IRQHandler_Veneer>:
 8000656:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000b78 <AllowPLLInitByStartup+0x76>
 800065a:	b500      	push	{lr}
 800065c:	b081      	sub	sp, #4
 800065e:	4780      	blx	r0
 8000660:	b001      	add	sp, #4
 8000662:	bd00      	pop	{pc}

08000664 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000664:	e7fe      	b.n	8000664 <VADC0_G1_2_IRQHandler>

08000666 <VADC0_G1_2_IRQHandler_Veneer>:
 8000666:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000b7c <AllowPLLInitByStartup+0x7a>
 800066a:	b500      	push	{lr}
 800066c:	b081      	sub	sp, #4
 800066e:	4780      	blx	r0
 8000670:	b001      	add	sp, #4
 8000672:	bd00      	pop	{pc}

08000674 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000674:	e7fe      	b.n	8000674 <VADC0_G1_3_IRQHandler>

08000676 <VADC0_G1_3_IRQHandler_Veneer>:
 8000676:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000b80 <AllowPLLInitByStartup+0x7e>
 800067a:	b500      	push	{lr}
 800067c:	b081      	sub	sp, #4
 800067e:	4780      	blx	r0
 8000680:	b001      	add	sp, #4
 8000682:	bd00      	pop	{pc}

08000684 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000684:	e7fe      	b.n	8000684 <VADC0_G2_0_IRQHandler>

08000686 <VADC0_G2_0_IRQHandler_Veneer>:
 8000686:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000b84 <AllowPLLInitByStartup+0x82>
 800068a:	b500      	push	{lr}
 800068c:	b081      	sub	sp, #4
 800068e:	4780      	blx	r0
 8000690:	b001      	add	sp, #4
 8000692:	bd00      	pop	{pc}

08000694 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000694:	e7fe      	b.n	8000694 <VADC0_G2_1_IRQHandler>

08000696 <VADC0_G2_1_IRQHandler_Veneer>:
 8000696:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000b88 <AllowPLLInitByStartup+0x86>
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <VADC0_G2_2_IRQHandler>

080006a6 <VADC0_G2_2_IRQHandler_Veneer>:
 80006a6:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000b8c <AllowPLLInitByStartup+0x8a>
 80006aa:	b500      	push	{lr}
 80006ac:	b081      	sub	sp, #4
 80006ae:	4780      	blx	r0
 80006b0:	b001      	add	sp, #4
 80006b2:	bd00      	pop	{pc}

080006b4 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80006b4:	e7fe      	b.n	80006b4 <VADC0_G2_3_IRQHandler>

080006b6 <VADC0_G2_3_IRQHandler_Veneer>:
 80006b6:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000b90 <AllowPLLInitByStartup+0x8e>
 80006ba:	b500      	push	{lr}
 80006bc:	b081      	sub	sp, #4
 80006be:	4780      	blx	r0
 80006c0:	b001      	add	sp, #4
 80006c2:	bd00      	pop	{pc}

080006c4 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80006c4:	e7fe      	b.n	80006c4 <VADC0_G3_0_IRQHandler>

080006c6 <VADC0_G3_0_IRQHandler_Veneer>:
 80006c6:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000b94 <AllowPLLInitByStartup+0x92>
 80006ca:	b500      	push	{lr}
 80006cc:	b081      	sub	sp, #4
 80006ce:	4780      	blx	r0
 80006d0:	b001      	add	sp, #4
 80006d2:	bd00      	pop	{pc}

080006d4 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80006d4:	e7fe      	b.n	80006d4 <VADC0_G3_1_IRQHandler>

080006d6 <VADC0_G3_1_IRQHandler_Veneer>:
 80006d6:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000b98 <AllowPLLInitByStartup+0x96>
 80006da:	b500      	push	{lr}
 80006dc:	b081      	sub	sp, #4
 80006de:	4780      	blx	r0
 80006e0:	b001      	add	sp, #4
 80006e2:	bd00      	pop	{pc}

080006e4 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80006e4:	e7fe      	b.n	80006e4 <VADC0_G3_2_IRQHandler>

080006e6 <VADC0_G3_2_IRQHandler_Veneer>:
 80006e6:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000b9c <AllowPLLInitByStartup+0x9a>
 80006ea:	b500      	push	{lr}
 80006ec:	b081      	sub	sp, #4
 80006ee:	4780      	blx	r0
 80006f0:	b001      	add	sp, #4
 80006f2:	bd00      	pop	{pc}

080006f4 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80006f4:	e7fe      	b.n	80006f4 <VADC0_G3_3_IRQHandler>

080006f6 <VADC0_G3_3_IRQHandler_Veneer>:
 80006f6:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000ba0 <AllowPLLInitByStartup+0x9e>
 80006fa:	b500      	push	{lr}
 80006fc:	b081      	sub	sp, #4
 80006fe:	4780      	blx	r0
 8000700:	b001      	add	sp, #4
 8000702:	bd00      	pop	{pc}

08000704 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000704:	e7fe      	b.n	8000704 <DSD0_0_IRQHandler>

08000706 <DSD0_0_IRQHandler_Veneer>:
 8000706:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000ba4 <AllowPLLInitByStartup+0xa2>
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000714:	e7fe      	b.n	8000714 <DSD0_1_IRQHandler>

08000716 <DSD0_1_IRQHandler_Veneer>:
 8000716:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000ba8 <AllowPLLInitByStartup+0xa6>
 800071a:	b500      	push	{lr}
 800071c:	b081      	sub	sp, #4
 800071e:	4780      	blx	r0
 8000720:	b001      	add	sp, #4
 8000722:	bd00      	pop	{pc}

08000724 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000724:	e7fe      	b.n	8000724 <DSD0_2_IRQHandler>

08000726 <DSD0_2_IRQHandler_Veneer>:
 8000726:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000bac <AllowPLLInitByStartup+0xaa>
 800072a:	b500      	push	{lr}
 800072c:	b081      	sub	sp, #4
 800072e:	4780      	blx	r0
 8000730:	b001      	add	sp, #4
 8000732:	bd00      	pop	{pc}

08000734 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000734:	e7fe      	b.n	8000734 <DSD0_3_IRQHandler>

08000736 <DSD0_3_IRQHandler_Veneer>:
 8000736:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000bb0 <AllowPLLInitByStartup+0xae>
 800073a:	b500      	push	{lr}
 800073c:	b081      	sub	sp, #4
 800073e:	4780      	blx	r0
 8000740:	b001      	add	sp, #4
 8000742:	bd00      	pop	{pc}

08000744 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000744:	e7fe      	b.n	8000744 <DSD0_4_IRQHandler>

08000746 <DSD0_4_IRQHandler_Veneer>:
 8000746:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000bb4 <AllowPLLInitByStartup+0xb2>
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000754:	e7fe      	b.n	8000754 <DSD0_5_IRQHandler>

08000756 <DSD0_5_IRQHandler_Veneer>:
 8000756:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000bb8 <AllowPLLInitByStartup+0xb6>
 800075a:	b500      	push	{lr}
 800075c:	b081      	sub	sp, #4
 800075e:	4780      	blx	r0
 8000760:	b001      	add	sp, #4
 8000762:	bd00      	pop	{pc}

08000764 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000764:	e7fe      	b.n	8000764 <DSD0_6_IRQHandler>

08000766 <DSD0_6_IRQHandler_Veneer>:
 8000766:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000bbc <AllowPLLInitByStartup+0xba>
 800076a:	b500      	push	{lr}
 800076c:	b081      	sub	sp, #4
 800076e:	4780      	blx	r0
 8000770:	b001      	add	sp, #4
 8000772:	bd00      	pop	{pc}

08000774 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000774:	e7fe      	b.n	8000774 <DSD0_7_IRQHandler>

08000776 <DSD0_7_IRQHandler_Veneer>:
 8000776:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000bc0 <AllowPLLInitByStartup+0xbe>
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000784:	e7fe      	b.n	8000784 <DAC0_0_IRQHandler>

08000786 <DAC0_0_IRQHandler_Veneer>:
 8000786:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000bc4 <AllowPLLInitByStartup+0xc2>
 800078a:	b500      	push	{lr}
 800078c:	b081      	sub	sp, #4
 800078e:	4780      	blx	r0
 8000790:	b001      	add	sp, #4
 8000792:	bd00      	pop	{pc}

08000794 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000794:	e7fe      	b.n	8000794 <DAC0_1_IRQHandler>

08000796 <DAC0_1_IRQHandler_Veneer>:
 8000796:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000bc8 <AllowPLLInitByStartup+0xc6>
 800079a:	b500      	push	{lr}
 800079c:	b081      	sub	sp, #4
 800079e:	4780      	blx	r0
 80007a0:	b001      	add	sp, #4
 80007a2:	bd00      	pop	{pc}

080007a4 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80007a4:	e7fe      	b.n	80007a4 <CCU40_0_IRQHandler>

080007a6 <CCU40_0_IRQHandler_Veneer>:
 80007a6:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000bcc <AllowPLLInitByStartup+0xca>
 80007aa:	b500      	push	{lr}
 80007ac:	b081      	sub	sp, #4
 80007ae:	4780      	blx	r0
 80007b0:	b001      	add	sp, #4
 80007b2:	bd00      	pop	{pc}

080007b4 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80007b4:	e7fe      	b.n	80007b4 <CCU40_1_IRQHandler>

080007b6 <CCU40_1_IRQHandler_Veneer>:
 80007b6:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000bd0 <AllowPLLInitByStartup+0xce>
 80007ba:	b500      	push	{lr}
 80007bc:	b081      	sub	sp, #4
 80007be:	4780      	blx	r0
 80007c0:	b001      	add	sp, #4
 80007c2:	bd00      	pop	{pc}

080007c4 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80007c4:	e7fe      	b.n	80007c4 <CCU40_2_IRQHandler>

080007c6 <CCU40_2_IRQHandler_Veneer>:
 80007c6:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000bd4 <AllowPLLInitByStartup+0xd2>
 80007ca:	b500      	push	{lr}
 80007cc:	b081      	sub	sp, #4
 80007ce:	4780      	blx	r0
 80007d0:	b001      	add	sp, #4
 80007d2:	bd00      	pop	{pc}

080007d4 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80007d4:	e7fe      	b.n	80007d4 <CCU40_3_IRQHandler>

080007d6 <CCU40_3_IRQHandler_Veneer>:
 80007d6:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000bd8 <AllowPLLInitByStartup+0xd6>
 80007da:	b500      	push	{lr}
 80007dc:	b081      	sub	sp, #4
 80007de:	4780      	blx	r0
 80007e0:	b001      	add	sp, #4
 80007e2:	bd00      	pop	{pc}

080007e4 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80007e4:	e7fe      	b.n	80007e4 <CCU41_0_IRQHandler>

080007e6 <CCU41_0_IRQHandler_Veneer>:
 80007e6:	48fd      	ldr	r0, [pc, #1012]	; (8000bdc <AllowPLLInitByStartup+0xda>)
 80007e8:	b500      	push	{lr}
 80007ea:	b081      	sub	sp, #4
 80007ec:	4780      	blx	r0
 80007ee:	b001      	add	sp, #4
 80007f0:	bd00      	pop	{pc}

080007f2 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 80007f2:	e7fe      	b.n	80007f2 <CCU41_1_IRQHandler>

080007f4 <CCU41_1_IRQHandler_Veneer>:
 80007f4:	48fa      	ldr	r0, [pc, #1000]	; (8000be0 <AllowPLLInitByStartup+0xde>)
 80007f6:	b500      	push	{lr}
 80007f8:	b081      	sub	sp, #4
 80007fa:	4780      	blx	r0
 80007fc:	b001      	add	sp, #4
 80007fe:	bd00      	pop	{pc}

08000800 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000800:	e7fe      	b.n	8000800 <CCU41_2_IRQHandler>

08000802 <CCU41_2_IRQHandler_Veneer>:
 8000802:	48f8      	ldr	r0, [pc, #992]	; (8000be4 <AllowPLLInitByStartup+0xe2>)
 8000804:	b500      	push	{lr}
 8000806:	b081      	sub	sp, #4
 8000808:	4780      	blx	r0
 800080a:	b001      	add	sp, #4
 800080c:	bd00      	pop	{pc}

0800080e <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800080e:	e7fe      	b.n	800080e <CCU41_3_IRQHandler>

08000810 <CCU41_3_IRQHandler_Veneer>:
 8000810:	48f5      	ldr	r0, [pc, #980]	; (8000be8 <AllowPLLInitByStartup+0xe6>)
 8000812:	b500      	push	{lr}
 8000814:	b081      	sub	sp, #4
 8000816:	4780      	blx	r0
 8000818:	b001      	add	sp, #4
 800081a:	bd00      	pop	{pc}

0800081c <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800081c:	e7fe      	b.n	800081c <CCU42_0_IRQHandler>

0800081e <CCU42_0_IRQHandler_Veneer>:
 800081e:	48f3      	ldr	r0, [pc, #972]	; (8000bec <AllowPLLInitByStartup+0xea>)
 8000820:	b500      	push	{lr}
 8000822:	b081      	sub	sp, #4
 8000824:	4780      	blx	r0
 8000826:	b001      	add	sp, #4
 8000828:	bd00      	pop	{pc}

0800082a <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800082a:	e7fe      	b.n	800082a <CCU42_1_IRQHandler>

0800082c <CCU42_1_IRQHandler_Veneer>:
 800082c:	48f0      	ldr	r0, [pc, #960]	; (8000bf0 <AllowPLLInitByStartup+0xee>)
 800082e:	b500      	push	{lr}
 8000830:	b081      	sub	sp, #4
 8000832:	4780      	blx	r0
 8000834:	b001      	add	sp, #4
 8000836:	bd00      	pop	{pc}

08000838 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000838:	e7fe      	b.n	8000838 <CCU42_2_IRQHandler>

0800083a <CCU42_2_IRQHandler_Veneer>:
 800083a:	48ee      	ldr	r0, [pc, #952]	; (8000bf4 <AllowPLLInitByStartup+0xf2>)
 800083c:	b500      	push	{lr}
 800083e:	b081      	sub	sp, #4
 8000840:	4780      	blx	r0
 8000842:	b001      	add	sp, #4
 8000844:	bd00      	pop	{pc}

08000846 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000846:	e7fe      	b.n	8000846 <CCU42_3_IRQHandler>

08000848 <CCU42_3_IRQHandler_Veneer>:
 8000848:	48eb      	ldr	r0, [pc, #940]	; (8000bf8 <AllowPLLInitByStartup+0xf6>)
 800084a:	b500      	push	{lr}
 800084c:	b081      	sub	sp, #4
 800084e:	4780      	blx	r0
 8000850:	b001      	add	sp, #4
 8000852:	bd00      	pop	{pc}

08000854 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000854:	e7fe      	b.n	8000854 <CCU43_0_IRQHandler>

08000856 <CCU43_0_IRQHandler_Veneer>:
 8000856:	48e9      	ldr	r0, [pc, #932]	; (8000bfc <AllowPLLInitByStartup+0xfa>)
 8000858:	b500      	push	{lr}
 800085a:	b081      	sub	sp, #4
 800085c:	4780      	blx	r0
 800085e:	b001      	add	sp, #4
 8000860:	bd00      	pop	{pc}

08000862 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000862:	e7fe      	b.n	8000862 <CCU43_1_IRQHandler>

08000864 <CCU43_1_IRQHandler_Veneer>:
 8000864:	48e6      	ldr	r0, [pc, #920]	; (8000c00 <AllowPLLInitByStartup+0xfe>)
 8000866:	b500      	push	{lr}
 8000868:	b081      	sub	sp, #4
 800086a:	4780      	blx	r0
 800086c:	b001      	add	sp, #4
 800086e:	bd00      	pop	{pc}

08000870 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000870:	e7fe      	b.n	8000870 <CCU43_2_IRQHandler>

08000872 <CCU43_2_IRQHandler_Veneer>:
 8000872:	48e4      	ldr	r0, [pc, #912]	; (8000c04 <AllowPLLInitByStartup+0x102>)
 8000874:	b500      	push	{lr}
 8000876:	b081      	sub	sp, #4
 8000878:	4780      	blx	r0
 800087a:	b001      	add	sp, #4
 800087c:	bd00      	pop	{pc}

0800087e <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800087e:	e7fe      	b.n	800087e <CCU43_3_IRQHandler>

08000880 <CCU43_3_IRQHandler_Veneer>:
 8000880:	48e1      	ldr	r0, [pc, #900]	; (8000c08 <AllowPLLInitByStartup+0x106>)
 8000882:	b500      	push	{lr}
 8000884:	b081      	sub	sp, #4
 8000886:	4780      	blx	r0
 8000888:	b001      	add	sp, #4
 800088a:	bd00      	pop	{pc}

0800088c <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800088c:	e7fe      	b.n	800088c <CCU80_0_IRQHandler>

0800088e <CCU80_0_IRQHandler_Veneer>:
 800088e:	48df      	ldr	r0, [pc, #892]	; (8000c0c <AllowPLLInitByStartup+0x10a>)
 8000890:	b500      	push	{lr}
 8000892:	b081      	sub	sp, #4
 8000894:	4780      	blx	r0
 8000896:	b001      	add	sp, #4
 8000898:	bd00      	pop	{pc}

0800089a <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800089a:	e7fe      	b.n	800089a <CCU80_1_IRQHandler>

0800089c <CCU80_1_IRQHandler_Veneer>:
 800089c:	48dc      	ldr	r0, [pc, #880]	; (8000c10 <AllowPLLInitByStartup+0x10e>)
 800089e:	b500      	push	{lr}
 80008a0:	b081      	sub	sp, #4
 80008a2:	4780      	blx	r0
 80008a4:	b001      	add	sp, #4
 80008a6:	bd00      	pop	{pc}

080008a8 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80008a8:	e7fe      	b.n	80008a8 <CCU80_2_IRQHandler>

080008aa <CCU80_2_IRQHandler_Veneer>:
 80008aa:	48da      	ldr	r0, [pc, #872]	; (8000c14 <AllowPLLInitByStartup+0x112>)
 80008ac:	b500      	push	{lr}
 80008ae:	b081      	sub	sp, #4
 80008b0:	4780      	blx	r0
 80008b2:	b001      	add	sp, #4
 80008b4:	bd00      	pop	{pc}

080008b6 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80008b6:	e7fe      	b.n	80008b6 <CCU80_3_IRQHandler>

080008b8 <CCU80_3_IRQHandler_Veneer>:
 80008b8:	48d7      	ldr	r0, [pc, #860]	; (8000c18 <AllowPLLInitByStartup+0x116>)
 80008ba:	b500      	push	{lr}
 80008bc:	b081      	sub	sp, #4
 80008be:	4780      	blx	r0
 80008c0:	b001      	add	sp, #4
 80008c2:	bd00      	pop	{pc}

080008c4 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80008c4:	e7fe      	b.n	80008c4 <CCU81_0_IRQHandler>

080008c6 <CCU81_0_IRQHandler_Veneer>:
 80008c6:	48d5      	ldr	r0, [pc, #852]	; (8000c1c <AllowPLLInitByStartup+0x11a>)
 80008c8:	b500      	push	{lr}
 80008ca:	b081      	sub	sp, #4
 80008cc:	4780      	blx	r0
 80008ce:	b001      	add	sp, #4
 80008d0:	bd00      	pop	{pc}

080008d2 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80008d2:	e7fe      	b.n	80008d2 <CCU81_1_IRQHandler>

080008d4 <CCU81_1_IRQHandler_Veneer>:
 80008d4:	48d2      	ldr	r0, [pc, #840]	; (8000c20 <AllowPLLInitByStartup+0x11e>)
 80008d6:	b500      	push	{lr}
 80008d8:	b081      	sub	sp, #4
 80008da:	4780      	blx	r0
 80008dc:	b001      	add	sp, #4
 80008de:	bd00      	pop	{pc}

080008e0 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80008e0:	e7fe      	b.n	80008e0 <CCU81_2_IRQHandler>

080008e2 <CCU81_2_IRQHandler_Veneer>:
 80008e2:	48d0      	ldr	r0, [pc, #832]	; (8000c24 <AllowPLLInitByStartup+0x122>)
 80008e4:	b500      	push	{lr}
 80008e6:	b081      	sub	sp, #4
 80008e8:	4780      	blx	r0
 80008ea:	b001      	add	sp, #4
 80008ec:	bd00      	pop	{pc}

080008ee <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 80008ee:	e7fe      	b.n	80008ee <CCU81_3_IRQHandler>

080008f0 <CCU81_3_IRQHandler_Veneer>:
 80008f0:	48cd      	ldr	r0, [pc, #820]	; (8000c28 <AllowPLLInitByStartup+0x126>)
 80008f2:	b500      	push	{lr}
 80008f4:	b081      	sub	sp, #4
 80008f6:	4780      	blx	r0
 80008f8:	b001      	add	sp, #4
 80008fa:	bd00      	pop	{pc}

080008fc <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 80008fc:	e7fe      	b.n	80008fc <POSIF0_0_IRQHandler>

080008fe <POSIF0_0_IRQHandler_Veneer>:
 80008fe:	48cb      	ldr	r0, [pc, #812]	; (8000c2c <AllowPLLInitByStartup+0x12a>)
 8000900:	b500      	push	{lr}
 8000902:	b081      	sub	sp, #4
 8000904:	4780      	blx	r0
 8000906:	b001      	add	sp, #4
 8000908:	bd00      	pop	{pc}

0800090a <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800090a:	e7fe      	b.n	800090a <POSIF0_1_IRQHandler>

0800090c <POSIF0_1_IRQHandler_Veneer>:
 800090c:	48c8      	ldr	r0, [pc, #800]	; (8000c30 <AllowPLLInitByStartup+0x12e>)
 800090e:	b500      	push	{lr}
 8000910:	b081      	sub	sp, #4
 8000912:	4780      	blx	r0
 8000914:	b001      	add	sp, #4
 8000916:	bd00      	pop	{pc}

08000918 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000918:	e7fe      	b.n	8000918 <POSIF1_0_IRQHandler>

0800091a <POSIF1_0_IRQHandler_Veneer>:
 800091a:	48c6      	ldr	r0, [pc, #792]	; (8000c34 <AllowPLLInitByStartup+0x132>)
 800091c:	b500      	push	{lr}
 800091e:	b081      	sub	sp, #4
 8000920:	4780      	blx	r0
 8000922:	b001      	add	sp, #4
 8000924:	bd00      	pop	{pc}

08000926 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000926:	e7fe      	b.n	8000926 <POSIF1_1_IRQHandler>

08000928 <POSIF1_1_IRQHandler_Veneer>:
 8000928:	48c3      	ldr	r0, [pc, #780]	; (8000c38 <AllowPLLInitByStartup+0x136>)
 800092a:	b500      	push	{lr}
 800092c:	b081      	sub	sp, #4
 800092e:	4780      	blx	r0
 8000930:	b001      	add	sp, #4
 8000932:	bd00      	pop	{pc}

08000934 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000934:	e7fe      	b.n	8000934 <CAN0_0_IRQHandler>

08000936 <CAN0_0_IRQHandler_Veneer>:
 8000936:	48c1      	ldr	r0, [pc, #772]	; (8000c3c <AllowPLLInitByStartup+0x13a>)
 8000938:	b500      	push	{lr}
 800093a:	b081      	sub	sp, #4
 800093c:	4780      	blx	r0
 800093e:	b001      	add	sp, #4
 8000940:	bd00      	pop	{pc}

08000942 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000942:	e7fe      	b.n	8000942 <CAN0_1_IRQHandler>

08000944 <CAN0_1_IRQHandler_Veneer>:
 8000944:	48be      	ldr	r0, [pc, #760]	; (8000c40 <AllowPLLInitByStartup+0x13e>)
 8000946:	b500      	push	{lr}
 8000948:	b081      	sub	sp, #4
 800094a:	4780      	blx	r0
 800094c:	b001      	add	sp, #4
 800094e:	bd00      	pop	{pc}

08000950 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000950:	e7fe      	b.n	8000950 <CAN0_2_IRQHandler>

08000952 <CAN0_2_IRQHandler_Veneer>:
 8000952:	48bc      	ldr	r0, [pc, #752]	; (8000c44 <AllowPLLInitByStartup+0x142>)
 8000954:	b500      	push	{lr}
 8000956:	b081      	sub	sp, #4
 8000958:	4780      	blx	r0
 800095a:	b001      	add	sp, #4
 800095c:	bd00      	pop	{pc}

0800095e <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800095e:	e7fe      	b.n	800095e <CAN0_3_IRQHandler>

08000960 <CAN0_3_IRQHandler_Veneer>:
 8000960:	48b9      	ldr	r0, [pc, #740]	; (8000c48 <AllowPLLInitByStartup+0x146>)
 8000962:	b500      	push	{lr}
 8000964:	b081      	sub	sp, #4
 8000966:	4780      	blx	r0
 8000968:	b001      	add	sp, #4
 800096a:	bd00      	pop	{pc}

0800096c <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800096c:	e7fe      	b.n	800096c <CAN0_4_IRQHandler>

0800096e <CAN0_4_IRQHandler_Veneer>:
 800096e:	48b7      	ldr	r0, [pc, #732]	; (8000c4c <AllowPLLInitByStartup+0x14a>)
 8000970:	b500      	push	{lr}
 8000972:	b081      	sub	sp, #4
 8000974:	4780      	blx	r0
 8000976:	b001      	add	sp, #4
 8000978:	bd00      	pop	{pc}

0800097a <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800097a:	e7fe      	b.n	800097a <CAN0_5_IRQHandler>

0800097c <CAN0_5_IRQHandler_Veneer>:
 800097c:	48b4      	ldr	r0, [pc, #720]	; (8000c50 <AllowPLLInitByStartup+0x14e>)
 800097e:	b500      	push	{lr}
 8000980:	b081      	sub	sp, #4
 8000982:	4780      	blx	r0
 8000984:	b001      	add	sp, #4
 8000986:	bd00      	pop	{pc}

08000988 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000988:	e7fe      	b.n	8000988 <CAN0_6_IRQHandler>

0800098a <CAN0_6_IRQHandler_Veneer>:
 800098a:	48b2      	ldr	r0, [pc, #712]	; (8000c54 <AllowPLLInitByStartup+0x152>)
 800098c:	b500      	push	{lr}
 800098e:	b081      	sub	sp, #4
 8000990:	4780      	blx	r0
 8000992:	b001      	add	sp, #4
 8000994:	bd00      	pop	{pc}

08000996 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000996:	e7fe      	b.n	8000996 <CAN0_7_IRQHandler>

08000998 <CAN0_7_IRQHandler_Veneer>:
 8000998:	48af      	ldr	r0, [pc, #700]	; (8000c58 <AllowPLLInitByStartup+0x156>)
 800099a:	b500      	push	{lr}
 800099c:	b081      	sub	sp, #4
 800099e:	4780      	blx	r0
 80009a0:	b001      	add	sp, #4
 80009a2:	bd00      	pop	{pc}

080009a4 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80009a4:	e7fe      	b.n	80009a4 <USIC0_0_IRQHandler>

080009a6 <USIC0_0_IRQHandler_Veneer>:
 80009a6:	48ad      	ldr	r0, [pc, #692]	; (8000c5c <AllowPLLInitByStartup+0x15a>)
 80009a8:	b500      	push	{lr}
 80009aa:	b081      	sub	sp, #4
 80009ac:	4780      	blx	r0
 80009ae:	b001      	add	sp, #4
 80009b0:	bd00      	pop	{pc}

080009b2 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80009b2:	e7fe      	b.n	80009b2 <USIC0_1_IRQHandler>

080009b4 <USIC0_1_IRQHandler_Veneer>:
 80009b4:	48aa      	ldr	r0, [pc, #680]	; (8000c60 <AllowPLLInitByStartup+0x15e>)
 80009b6:	b500      	push	{lr}
 80009b8:	b081      	sub	sp, #4
 80009ba:	4780      	blx	r0
 80009bc:	b001      	add	sp, #4
 80009be:	bd00      	pop	{pc}

080009c0 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80009c0:	e7fe      	b.n	80009c0 <USIC0_2_IRQHandler>

080009c2 <USIC0_2_IRQHandler_Veneer>:
 80009c2:	48a8      	ldr	r0, [pc, #672]	; (8000c64 <AllowPLLInitByStartup+0x162>)
 80009c4:	b500      	push	{lr}
 80009c6:	b081      	sub	sp, #4
 80009c8:	4780      	blx	r0
 80009ca:	b001      	add	sp, #4
 80009cc:	bd00      	pop	{pc}

080009ce <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80009ce:	e7fe      	b.n	80009ce <USIC0_3_IRQHandler>

080009d0 <USIC0_3_IRQHandler_Veneer>:
 80009d0:	48a5      	ldr	r0, [pc, #660]	; (8000c68 <AllowPLLInitByStartup+0x166>)
 80009d2:	b500      	push	{lr}
 80009d4:	b081      	sub	sp, #4
 80009d6:	4780      	blx	r0
 80009d8:	b001      	add	sp, #4
 80009da:	bd00      	pop	{pc}

080009dc <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80009dc:	e7fe      	b.n	80009dc <USIC0_4_IRQHandler>

080009de <USIC0_4_IRQHandler_Veneer>:
 80009de:	48a3      	ldr	r0, [pc, #652]	; (8000c6c <AllowPLLInitByStartup+0x16a>)
 80009e0:	b500      	push	{lr}
 80009e2:	b081      	sub	sp, #4
 80009e4:	4780      	blx	r0
 80009e6:	b001      	add	sp, #4
 80009e8:	bd00      	pop	{pc}

080009ea <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80009ea:	e7fe      	b.n	80009ea <USIC0_5_IRQHandler>

080009ec <USIC0_5_IRQHandler_Veneer>:
 80009ec:	48a0      	ldr	r0, [pc, #640]	; (8000c70 <AllowPLLInitByStartup+0x16e>)
 80009ee:	b500      	push	{lr}
 80009f0:	b081      	sub	sp, #4
 80009f2:	4780      	blx	r0
 80009f4:	b001      	add	sp, #4
 80009f6:	bd00      	pop	{pc}

080009f8 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 80009f8:	e7fe      	b.n	80009f8 <USIC1_0_IRQHandler>

080009fa <USIC1_0_IRQHandler_Veneer>:
 80009fa:	489e      	ldr	r0, [pc, #632]	; (8000c74 <AllowPLLInitByStartup+0x172>)
 80009fc:	b500      	push	{lr}
 80009fe:	b081      	sub	sp, #4
 8000a00:	4780      	blx	r0
 8000a02:	b001      	add	sp, #4
 8000a04:	bd00      	pop	{pc}

08000a06 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000a06:	e7fe      	b.n	8000a06 <USIC1_1_IRQHandler>

08000a08 <USIC1_1_IRQHandler_Veneer>:
 8000a08:	489b      	ldr	r0, [pc, #620]	; (8000c78 <AllowPLLInitByStartup+0x176>)
 8000a0a:	b500      	push	{lr}
 8000a0c:	b081      	sub	sp, #4
 8000a0e:	4780      	blx	r0
 8000a10:	b001      	add	sp, #4
 8000a12:	bd00      	pop	{pc}

08000a14 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000a14:	e7fe      	b.n	8000a14 <USIC1_2_IRQHandler>

08000a16 <USIC1_2_IRQHandler_Veneer>:
 8000a16:	4899      	ldr	r0, [pc, #612]	; (8000c7c <AllowPLLInitByStartup+0x17a>)
 8000a18:	b500      	push	{lr}
 8000a1a:	b081      	sub	sp, #4
 8000a1c:	4780      	blx	r0
 8000a1e:	b001      	add	sp, #4
 8000a20:	bd00      	pop	{pc}

08000a22 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000a22:	e7fe      	b.n	8000a22 <USIC1_3_IRQHandler>

08000a24 <USIC1_3_IRQHandler_Veneer>:
 8000a24:	4896      	ldr	r0, [pc, #600]	; (8000c80 <AllowPLLInitByStartup+0x17e>)
 8000a26:	b500      	push	{lr}
 8000a28:	b081      	sub	sp, #4
 8000a2a:	4780      	blx	r0
 8000a2c:	b001      	add	sp, #4
 8000a2e:	bd00      	pop	{pc}

08000a30 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000a30:	e7fe      	b.n	8000a30 <USIC1_4_IRQHandler>

08000a32 <USIC1_4_IRQHandler_Veneer>:
 8000a32:	4894      	ldr	r0, [pc, #592]	; (8000c84 <AllowPLLInitByStartup+0x182>)
 8000a34:	b500      	push	{lr}
 8000a36:	b081      	sub	sp, #4
 8000a38:	4780      	blx	r0
 8000a3a:	b001      	add	sp, #4
 8000a3c:	bd00      	pop	{pc}

08000a3e <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000a3e:	e7fe      	b.n	8000a3e <USIC1_5_IRQHandler>

08000a40 <USIC1_5_IRQHandler_Veneer>:
 8000a40:	4891      	ldr	r0, [pc, #580]	; (8000c88 <AllowPLLInitByStartup+0x186>)
 8000a42:	b500      	push	{lr}
 8000a44:	b081      	sub	sp, #4
 8000a46:	4780      	blx	r0
 8000a48:	b001      	add	sp, #4
 8000a4a:	bd00      	pop	{pc}

08000a4c <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000a4c:	e7fe      	b.n	8000a4c <USIC2_0_IRQHandler>

08000a4e <USIC2_0_IRQHandler_Veneer>:
 8000a4e:	488f      	ldr	r0, [pc, #572]	; (8000c8c <AllowPLLInitByStartup+0x18a>)
 8000a50:	b500      	push	{lr}
 8000a52:	b081      	sub	sp, #4
 8000a54:	4780      	blx	r0
 8000a56:	b001      	add	sp, #4
 8000a58:	bd00      	pop	{pc}

08000a5a <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000a5a:	e7fe      	b.n	8000a5a <USIC2_1_IRQHandler>

08000a5c <USIC2_1_IRQHandler_Veneer>:
 8000a5c:	488c      	ldr	r0, [pc, #560]	; (8000c90 <AllowPLLInitByStartup+0x18e>)
 8000a5e:	b500      	push	{lr}
 8000a60:	b081      	sub	sp, #4
 8000a62:	4780      	blx	r0
 8000a64:	b001      	add	sp, #4
 8000a66:	bd00      	pop	{pc}

08000a68 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000a68:	e7fe      	b.n	8000a68 <USIC2_2_IRQHandler>

08000a6a <USIC2_2_IRQHandler_Veneer>:
 8000a6a:	488a      	ldr	r0, [pc, #552]	; (8000c94 <AllowPLLInitByStartup+0x192>)
 8000a6c:	b500      	push	{lr}
 8000a6e:	b081      	sub	sp, #4
 8000a70:	4780      	blx	r0
 8000a72:	b001      	add	sp, #4
 8000a74:	bd00      	pop	{pc}

08000a76 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000a76:	e7fe      	b.n	8000a76 <USIC2_3_IRQHandler>

08000a78 <USIC2_3_IRQHandler_Veneer>:
 8000a78:	4887      	ldr	r0, [pc, #540]	; (8000c98 <AllowPLLInitByStartup+0x196>)
 8000a7a:	b500      	push	{lr}
 8000a7c:	b081      	sub	sp, #4
 8000a7e:	4780      	blx	r0
 8000a80:	b001      	add	sp, #4
 8000a82:	bd00      	pop	{pc}

08000a84 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000a84:	e7fe      	b.n	8000a84 <USIC2_4_IRQHandler>

08000a86 <USIC2_4_IRQHandler_Veneer>:
 8000a86:	4885      	ldr	r0, [pc, #532]	; (8000c9c <AllowPLLInitByStartup+0x19a>)
 8000a88:	b500      	push	{lr}
 8000a8a:	b081      	sub	sp, #4
 8000a8c:	4780      	blx	r0
 8000a8e:	b001      	add	sp, #4
 8000a90:	bd00      	pop	{pc}

08000a92 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000a92:	e7fe      	b.n	8000a92 <USIC2_5_IRQHandler>

08000a94 <USIC2_5_IRQHandler_Veneer>:
 8000a94:	4882      	ldr	r0, [pc, #520]	; (8000ca0 <AllowPLLInitByStartup+0x19e>)
 8000a96:	b500      	push	{lr}
 8000a98:	b081      	sub	sp, #4
 8000a9a:	4780      	blx	r0
 8000a9c:	b001      	add	sp, #4
 8000a9e:	bd00      	pop	{pc}

08000aa0 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000aa0:	e7fe      	b.n	8000aa0 <LEDTS0_0_IRQHandler>

08000aa2 <LEDTS0_0_IRQHandler_Veneer>:
 8000aa2:	4880      	ldr	r0, [pc, #512]	; (8000ca4 <AllowPLLInitByStartup+0x1a2>)
 8000aa4:	b500      	push	{lr}
 8000aa6:	b081      	sub	sp, #4
 8000aa8:	4780      	blx	r0
 8000aaa:	b001      	add	sp, #4
 8000aac:	bd00      	pop	{pc}

08000aae <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000aae:	e7fe      	b.n	8000aae <FCE0_0_IRQHandler>

08000ab0 <FCE0_0_IRQHandler_Veneer>:
 8000ab0:	487d      	ldr	r0, [pc, #500]	; (8000ca8 <AllowPLLInitByStartup+0x1a6>)
 8000ab2:	b500      	push	{lr}
 8000ab4:	b081      	sub	sp, #4
 8000ab6:	4780      	blx	r0
 8000ab8:	b001      	add	sp, #4
 8000aba:	bd00      	pop	{pc}

08000abc <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000abc:	e7fe      	b.n	8000abc <GPDMA0_0_IRQHandler>

08000abe <GPDMA0_0_IRQHandler_Veneer>:
 8000abe:	487b      	ldr	r0, [pc, #492]	; (8000cac <AllowPLLInitByStartup+0x1aa>)
 8000ac0:	b500      	push	{lr}
 8000ac2:	b081      	sub	sp, #4
 8000ac4:	4780      	blx	r0
 8000ac6:	b001      	add	sp, #4
 8000ac8:	bd00      	pop	{pc}

08000aca <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000aca:	e7fe      	b.n	8000aca <SDMMC0_0_IRQHandler>

08000acc <SDMMC0_0_IRQHandler_Veneer>:
 8000acc:	4878      	ldr	r0, [pc, #480]	; (8000cb0 <AllowPLLInitByStartup+0x1ae>)
 8000ace:	b500      	push	{lr}
 8000ad0:	b081      	sub	sp, #4
 8000ad2:	4780      	blx	r0
 8000ad4:	b001      	add	sp, #4
 8000ad6:	bd00      	pop	{pc}

08000ad8 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ad8:	e7fe      	b.n	8000ad8 <USB0_0_IRQHandler>

08000ada <USB0_0_IRQHandler_Veneer>:
 8000ada:	4876      	ldr	r0, [pc, #472]	; (8000cb4 <AllowPLLInitByStartup+0x1b2>)
 8000adc:	b500      	push	{lr}
 8000ade:	b081      	sub	sp, #4
 8000ae0:	4780      	blx	r0
 8000ae2:	b001      	add	sp, #4
 8000ae4:	bd00      	pop	{pc}

08000ae6 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000ae6:	e7fe      	b.n	8000ae6 <ETH0_0_IRQHandler>

08000ae8 <ETH0_0_IRQHandler_Veneer>:
 8000ae8:	4873      	ldr	r0, [pc, #460]	; (8000cb8 <AllowPLLInitByStartup+0x1b6>)
 8000aea:	b500      	push	{lr}
 8000aec:	b081      	sub	sp, #4
 8000aee:	4780      	blx	r0
 8000af0:	b001      	add	sp, #4
 8000af2:	bd00      	pop	{pc}

08000af4 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af4:	e7fe      	b.n	8000af4 <GPDMA1_0_IRQHandler>

08000af6 <GPDMA1_0_IRQHandler_Veneer>:
 8000af6:	4871      	ldr	r0, [pc, #452]	; (8000cbc <AllowPLLInitByStartup+0x1ba>)
 8000af8:	b500      	push	{lr}
 8000afa:	b081      	sub	sp, #4
 8000afc:	4780      	blx	r0
 8000afe:	b001      	add	sp, #4
 8000b00:	bd00      	pop	{pc}

08000b02 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000b02:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000b06:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000b08:	08000495 	.word	0x08000495
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000b0c:	080004a5 	.word	0x080004a5
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000b10:	080004b5 	.word	0x080004b5
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000b14:	080004c5 	.word	0x080004c5
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000b18:	080004d5 	.word	0x080004d5
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000b1c:	080004e5 	.word	0x080004e5
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000b20:	080004f5 	.word	0x080004f5
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000b24:	08000505 	.word	0x08000505
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000b28:	08000515 	.word	0x08000515
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000b2c:	08000525 	.word	0x08000525
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000b30:	08000535 	.word	0x08000535
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000b34:	08000545 	.word	0x08000545
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000b38:	08000555 	.word	0x08000555
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000b3c:	08000565 	.word	0x08000565
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000b40:	08000575 	.word	0x08000575
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000b44:	08000585 	.word	0x08000585
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000b48:	08000595 	.word	0x08000595
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000b4c:	080005a5 	.word	0x080005a5
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000b50:	080005b5 	.word	0x080005b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000b54:	080005c5 	.word	0x080005c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000b58:	080005d5 	.word	0x080005d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000b5c:	080005e5 	.word	0x080005e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000b60:	080005f5 	.word	0x080005f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000b64:	08000605 	.word	0x08000605
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000b68:	08000615 	.word	0x08000615
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000b6c:	08000625 	.word	0x08000625
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000b70:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000b74:	08000645 	.word	0x08000645
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000b78:	08000655 	.word	0x08000655
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000b7c:	08000665 	.word	0x08000665
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000b80:	08000675 	.word	0x08000675
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000b84:	08000685 	.word	0x08000685
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000b88:	08000695 	.word	0x08000695
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000b8c:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000b90:	080006b5 	.word	0x080006b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000b94:	080006c5 	.word	0x080006c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000b98:	080006d5 	.word	0x080006d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000b9c:	080006e5 	.word	0x080006e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000ba0:	080006f5 	.word	0x080006f5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000ba4:	08000705 	.word	0x08000705
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000ba8:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000bac:	08000725 	.word	0x08000725
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000bb0:	08000735 	.word	0x08000735
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000bb4:	08000745 	.word	0x08000745
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000bb8:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000bbc:	08000765 	.word	0x08000765
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000bc0:	08000775 	.word	0x08000775
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000bc4:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000bc8:	08000795 	.word	0x08000795
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000bcc:	080007a5 	.word	0x080007a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000bd0:	080007b5 	.word	0x080007b5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000bd4:	080007c5 	.word	0x080007c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000bd8:	080007d5 	.word	0x080007d5
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000bdc:	080007e5 	.word	0x080007e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000be0:	080007f3 	.word	0x080007f3
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000be4:	08000801 	.word	0x08000801
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000be8:	0800080f 	.word	0x0800080f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000bec:	0800081d 	.word	0x0800081d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000bf0:	0800082b 	.word	0x0800082b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000bf4:	08000839 	.word	0x08000839
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000bf8:	08000847 	.word	0x08000847
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000bfc:	08000855 	.word	0x08000855
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000c00:	08000863 	.word	0x08000863
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000c04:	08000871 	.word	0x08000871
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000c08:	0800087f 	.word	0x0800087f
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000c0c:	0800088d 	.word	0x0800088d
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000c10:	0800089b 	.word	0x0800089b
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000c14:	080008a9 	.word	0x080008a9
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000c18:	080008b7 	.word	0x080008b7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000c1c:	080008c5 	.word	0x080008c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000c20:	080008d3 	.word	0x080008d3
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000c24:	080008e1 	.word	0x080008e1
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000c28:	080008ef 	.word	0x080008ef
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000c2c:	080008fd 	.word	0x080008fd
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000c30:	0800090b 	.word	0x0800090b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000c34:	08000919 	.word	0x08000919
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000c38:	08000927 	.word	0x08000927
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000c3c:	08000935 	.word	0x08000935
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000c40:	08000943 	.word	0x08000943
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000c44:	08000951 	.word	0x08000951
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000c48:	0800095f 	.word	0x0800095f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000c4c:	0800096d 	.word	0x0800096d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000c50:	0800097b 	.word	0x0800097b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000c54:	08000989 	.word	0x08000989
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000c58:	08000997 	.word	0x08000997
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000c5c:	080009a5 	.word	0x080009a5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000c60:	080009b3 	.word	0x080009b3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000c64:	080009c1 	.word	0x080009c1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000c68:	080009cf 	.word	0x080009cf
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000c6c:	080009dd 	.word	0x080009dd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000c70:	080009eb 	.word	0x080009eb
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000c74:	080009f9 	.word	0x080009f9
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000c78:	08000a07 	.word	0x08000a07
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000c7c:	08000a15 	.word	0x08000a15
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000c80:	08000a23 	.word	0x08000a23
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000c84:	08000a31 	.word	0x08000a31
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000c88:	08000a3f 	.word	0x08000a3f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000c8c:	08000a4d 	.word	0x08000a4d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000c90:	08000a5b 	.word	0x08000a5b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000c94:	08000a69 	.word	0x08000a69
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000c98:	08000a77 	.word	0x08000a77
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000c9c:	08000a85 	.word	0x08000a85
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ca0:	08000a93 	.word	0x08000a93
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ca4:	08000aa1 	.word	0x08000aa1
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000ca8:	08000aaf 	.word	0x08000aaf
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000cac:	08000abd 	.word	0x08000abd
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000cb0:	08000acb 	.word	0x08000acb
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000cb4:	08000ad9 	.word	0x08000ad9
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000cb8:	08000ae7 	.word	0x08000ae7
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000cbc:	08000af5 	.word	0x08000af5

08000cc0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000cc6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000cca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cce:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000cd2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000cd6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000cda:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000cde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000ce2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000ce6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cea:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000cee:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000cf2:	6952      	ldr	r2, [r2, #20]
 8000cf4:	f022 0208 	bic.w	r2, r2, #8
 8000cf8:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cfe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d06:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d0a:	6852      	ldr	r2, [r2, #4]
 8000d0c:	f022 0201 	bic.w	r2, r2, #1
 8000d10:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d1e:	f103 0314 	add.w	r3, r3, #20
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	f023 030f 	bic.w	r3, r3, #15
 8000d2c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f043 0303 	orr.w	r3, r3, #3
 8000d34:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d3a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d44:	f103 0314 	add.w	r3, r3, #20
 8000d48:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000d4a:	f000 f8ab 	bl	8000ea4 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000d4e:	f000 f805 	bl	8000d5c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000d52:	f107 0708 	add.w	r7, r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop

08000d5c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000d62:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d70:	f040 8089 	bne.w	8000e86 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000d74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 8088 	beq.w	8000e98 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000d88:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000d96:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000d9a:	f103 0301 	add.w	r3, r3, #1
 8000d9e:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000da0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000dae:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000db2:	f103 0301 	add.w	r3, r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000db8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000dc6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000dca:	f103 0301 	add.w	r3, r3, #1
 8000dce:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000dd0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d028      	beq.n	8000e34 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000de2:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000de6:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	fbb3 f3f2 	udiv	r3, r3, r2
 8000df0:	68ba      	ldr	r2, [r7, #8]
 8000df2:	fb02 f303 	mul.w	r3, r2, r3
 8000df6:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000df8:	683a      	ldr	r2, [r7, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e00:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e08:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000e0a:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	f103 0301 	add.w	r3, r3, #1
 8000e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e28:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	e031      	b.n	8000e98 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000e34:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000e38:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000e3c:	68fa      	ldr	r2, [r7, #12]
 8000e3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	fb02 f303 	mul.w	r3, r2, r3
 8000e48:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e52:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e5a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000e5c:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	f103 0301 	add.w	r3, r3, #1
 8000e76:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e7a:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	e008      	b.n	8000e98 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000e86:	f643 43b0 	movw	r3, #15536	; 0x3cb0
 8000e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e8e:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000e92:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000e96:	601a      	str	r2, [r3, #0]
}


}
 8000e98:	f107 0714 	add.w	r7, r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000eaa:	f7ff fe2a 	bl	8000b02 <AllowPLLInitByStartup>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	f000 8255 	beq.w	8001360 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000eb6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ebe:	685a      	ldr	r2, [r3, #4]
 8000ec0:	f04f 0302 	mov.w	r3, #2
 8000ec4:	f2c0 0301 	movt	r3, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00d      	beq.n	8000eea <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000ece:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ed2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ed6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ede:	6852      	ldr	r2, [r2, #4]
 8000ee0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ee4:	f022 0202 	bic.w	r2, r2, #2
 8000ee8:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000eea:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000eee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d072      	beq.n	8000fe2 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000efc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f04:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000f08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f0c:	6852      	ldr	r2, [r2, #4]
 8000f0e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f12:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000f14:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f1c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000f20:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f24:	6852      	ldr	r2, [r2, #4]
 8000f26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f2a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000f2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f34:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f3c:	68d2      	ldr	r2, [r2, #12]
 8000f3e:	f022 0201 	bic.w	r2, r2, #1
 8000f42:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000f44:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f4c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f54:	6852      	ldr	r2, [r2, #4]
 8000f56:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f5a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f68:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f6c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f6e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f72:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f76:	f04f 0200 	mov.w	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f80:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f84:	f04f 0205 	mov.w	r2, #5
 8000f88:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000f8a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f98:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f9c:	d008      	beq.n	8000fb0 <SystemClockSetup+0x10c>
 8000f9e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fa2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d8ec      	bhi.n	8000f8a <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000fb0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fb4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fb8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000fbc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	f022 0201 	bic.w	r2, r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000fc8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000fd6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000fda:	d002      	beq.n	8000fe2 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	e1c0      	b.n	8001364 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000fe2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	f040 81b5 	bne.w	8001360 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000ff6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000ffa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00b      	beq.n	8001020 <SystemClockSetup+0x17c>
 8001008:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800100c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001010:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001014:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001018:	68d2      	ldr	r2, [r2, #12]
 800101a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800101e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001020:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001024:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001028:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8001030:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8001034:	fba3 1302 	umull	r1, r3, r3, r2
 8001038:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800103c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001040:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001042:	f244 7310 	movw	r3, #18192	; 0x4710
 8001046:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800104a:	f244 7210 	movw	r2, #18192	; 0x4710
 800104e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001052:	6852      	ldr	r2, [r2, #4]
 8001054:	f042 0201 	orr.w	r2, r2, #1
 8001058:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 800105a:	f244 7310 	movw	r3, #18192	; 0x4710
 800105e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001062:	f244 7210 	movw	r2, #18192	; 0x4710
 8001066:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106a:	6852      	ldr	r2, [r2, #4]
 800106c:	f042 0210 	orr.w	r2, r2, #16
 8001070:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001072:	f244 7210 	movw	r2, #18192	; 0x4710
 8001076:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001080:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001084:	f2c0 1300 	movt	r3, #256	; 0x100
 8001088:	430b      	orrs	r3, r1
 800108a:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800108c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001090:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001094:	f244 7210 	movw	r2, #18192	; 0x4710
 8001098:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800109c:	6852      	ldr	r2, [r2, #4]
 800109e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010a2:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80010a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ac:	f244 7210 	movw	r2, #18192	; 0x4710
 80010b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010b4:	6852      	ldr	r2, [r2, #4]
 80010b6:	f022 0210 	bic.w	r2, r2, #16
 80010ba:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80010bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80010c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80010c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010cc:	6852      	ldr	r2, [r2, #4]
 80010ce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80010d2:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80010d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010dc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80010e0:	f2c0 024c 	movt	r2, #76	; 0x4c
 80010e4:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80010e6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010fc:	f04f 0205 	mov.w	r2, #5
 8001100:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8001102:	bf00      	nop
 8001104:	f244 7310 	movw	r3, #18192	; 0x4710
 8001108:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0304 	and.w	r3, r3, #4
 8001112:	2b00      	cmp	r3, #0
 8001114:	d108      	bne.n	8001128 <SystemClockSetup+0x284>
 8001116:	f24e 0310 	movw	r3, #57360	; 0xe010
 800111a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001124:	429a      	cmp	r2, r3
 8001126:	d8ed      	bhi.n	8001104 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001128:	f24e 0310 	movw	r3, #57360	; 0xe010
 800112c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001130:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001134:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001138:	6812      	ldr	r2, [r2, #0]
 800113a:	f022 0201 	bic.w	r2, r2, #1
 800113e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001140:	f244 7310 	movw	r3, #18192	; 0x4710
 8001144:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	2b00      	cmp	r3, #0
 8001150:	d04e      	beq.n	80011f0 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001152:	f244 7310 	movw	r3, #18192	; 0x4710
 8001156:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800115a:	f244 7210 	movw	r2, #18192	; 0x4710
 800115e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001162:	6852      	ldr	r2, [r2, #4]
 8001164:	f022 0201 	bic.w	r2, r2, #1
 8001168:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800116a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800116e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001172:	f04f 0200 	mov.w	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8001178:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800117c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8001186:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8001194:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001198:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800119c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80011a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011a4:	68d2      	ldr	r2, [r2, #12]
 80011a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80011aa:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80011ac:	f244 7310 	movw	r3, #18192	; 0x4710
 80011b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011b4:	f244 7210 	movw	r2, #18192	; 0x4710
 80011b8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011bc:	6852      	ldr	r2, [r2, #4]
 80011be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011c2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80011c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011cc:	f240 5245 	movw	r2, #1349	; 0x545
 80011d0:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011e8:	f04f 0205 	mov.w	r2, #5
 80011ec:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011ee:	e002      	b.n	80011f6 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80011f0:	f04f 0300 	mov.w	r3, #0
 80011f4:	e0b6      	b.n	8001364 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2b63      	cmp	r3, #99	; 0x63
 8001202:	d8f8      	bhi.n	80011f6 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001204:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001208:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800120c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001210:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	f022 0201 	bic.w	r2, r2, #1
 800121a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800121c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001220:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001224:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800122c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001230:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001234:	fba3 1302 	umull	r1, r3, r3, r2
 8001238:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800123c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001240:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001242:	f244 7210 	movw	r2, #18192	; 0x4710
 8001246:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001250:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001254:	f2c0 1300 	movt	r3, #256	; 0x100
 8001258:	430b      	orrs	r3, r1
 800125a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800125c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001260:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001264:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001268:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800126a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800126e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001278:	f24e 0310 	movw	r3, #57360	; 0xe010
 800127c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001280:	f04f 0205 	mov.w	r2, #5
 8001284:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001286:	bf00      	nop
 8001288:	f24e 0310 	movw	r3, #57360	; 0xe010
 800128c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b63      	cmp	r3, #99	; 0x63
 8001294:	d8f8      	bhi.n	8001288 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001296:	f24e 0310 	movw	r3, #57360	; 0xe010
 800129a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800129e:	f24e 0210 	movw	r2, #57360	; 0xe010
 80012a2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	f022 0201 	bic.w	r2, r2, #1
 80012ac:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80012ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012b2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80012b6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80012be:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80012c2:	f2c0 03be 	movt	r3, #190	; 0xbe
 80012c6:	fba3 1302 	umull	r1, r3, r3, r2
 80012ca:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80012ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80012d2:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80012d4:	f244 7210 	movw	r2, #18192	; 0x4710
 80012d8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80012e2:	f644 7301 	movw	r3, #20225	; 0x4f01
 80012e6:	f2c0 1300 	movt	r3, #256	; 0x100
 80012ea:	430b      	orrs	r3, r1
 80012ec:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80012ee:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012f6:	f241 3223 	movw	r2, #4899	; 0x1323
 80012fa:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80012fc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001300:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800130e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001312:	f04f 0205 	mov.w	r2, #5
 8001316:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001318:	bf00      	nop
 800131a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800131e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	2b63      	cmp	r3, #99	; 0x63
 8001326:	d8f8      	bhi.n	800131a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001328:	f24e 0310 	movw	r3, #57360	; 0xe010
 800132c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001330:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001334:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	f022 0201 	bic.w	r2, r2, #1
 800133e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001340:	f244 7310 	movw	r3, #18192	; 0x4710
 8001344:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001348:	f644 7201 	movw	r2, #20225	; 0x4f01
 800134c:	f2c0 1203 	movt	r2, #259	; 0x103
 8001350:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001352:	f244 1360 	movw	r3, #16736	; 0x4160
 8001356:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800135a:	f04f 0205 	mov.w	r2, #5
 800135e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001360:	f04f 0301 	mov.w	r3, #1

}
 8001364:	4618      	mov	r0, r3
 8001366:	f107 0708 	add.w	r7, r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop

08001370 <arm_snr_f32>:
 * The function Caluclates signal to noise ratio for the reference output 
 * and test output 
 */

float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
  float EnergySignal = 0.0, EnergyError = 0.0;
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	613b      	str	r3, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001388:	f04f 0300 	mov.w	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
 800138e:	e067      	b.n	8001460 <arm_snr_f32+0xf0>
    {
 	  /* Checking for a NAN value in pRef array */
	  test =   (int *)(&pRef[i]);
 8001390:	6a3b      	ldr	r3, [r7, #32]
 8001392:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	18d3      	adds	r3, r2, r3
 800139a:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d102      	bne.n	80013b6 <arm_snr_f32+0x46>
	  {
	  		return(0);
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	e08d      	b.n	80014d2 <arm_snr_f32+0x162>
	  }

	  /* Checking for a NAN value in pTest array */
	  test =   (int *)(&pTest[i]);
 80013b6:	6a3b      	ldr	r3, [r7, #32]
 80013b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013bc:	68ba      	ldr	r2, [r7, #8]
 80013be:	18d3      	adds	r3, r2, r3
 80013c0:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d102      	bne.n	80013dc <arm_snr_f32+0x6c>
	  {
	  		return(0);
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	e07a      	b.n	80014d2 <arm_snr_f32+0x162>
	  }
      EnergySignal += pRef[i] * pRef[i];
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	18d3      	adds	r3, r2, r3
 80013e6:	ed93 7a00 	vldr	s14, [r3]
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	18d3      	adds	r3, r2, r3
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001404:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
 8001408:	6a3b      	ldr	r3, [r7, #32]
 800140a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	18d3      	adds	r3, r2, r3
 8001412:	ed93 7a00 	vldr	s14, [r3]
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	18d3      	adds	r3, r2, r3
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001428:	6a3b      	ldr	r3, [r7, #32]
 800142a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	18d3      	adds	r3, r2, r3
 8001432:	edd3 6a00 	vldr	s13, [r3]
 8001436:	6a3b      	ldr	r3, [r7, #32]
 8001438:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800143c:	68ba      	ldr	r2, [r7, #8]
 800143e:	18d3      	adds	r3, r2, r3
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001454:	edc7 7a04 	vstr	s15, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001458:	6a3b      	ldr	r3, [r7, #32]
 800145a:	f103 0301 	add.w	r3, r3, #1
 800145e:	623b      	str	r3, [r7, #32]
 8001460:	6a3a      	ldr	r2, [r7, #32]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	429a      	cmp	r2, r3
 8001466:	d393      	bcc.n	8001390 <arm_snr_f32+0x20>
      EnergySignal += pRef[i] * pRef[i];
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
    }

	/* Checking for a NAN value in EnergyError */
	test =   (int *)(&EnergyError);
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	61fb      	str	r3, [r7, #28]
    temp =  *test;
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	61bb      	str	r3, [r7, #24]

    if(temp == 0x7FC00000)
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 800147e:	429a      	cmp	r2, r3
 8001480:	d102      	bne.n	8001488 <arm_snr_f32+0x118>
    {
  		return(0);
 8001482:	f04f 0300 	mov.w	r3, #0
 8001486:	e024      	b.n	80014d2 <arm_snr_f32+0x162>
    }
	

  SNR = 10 * log10 (EnergySignal / EnergyError);
 8001488:	edd7 7a04 	vldr	s15, [r7, #16]
 800148c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001490:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001494:	ee17 0a90 	vmov	r0, s15
 8001498:	f002 f9a2 	bl	80037e0 <__aeabi_f2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	4610      	mov	r0, r2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f001 fcf8 	bl	8002e98 <log10>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4610      	mov	r0, r2
 80014ae:	4619      	mov	r1, r3
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80014bc:	f002 f9e4 	bl	8003888 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f002 fca0 	bl	8003e0c <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	617b      	str	r3, [r7, #20]

  return (SNR);
 80014d0:	697b      	ldr	r3, [r7, #20]

}
 80014d2:	4618      	mov	r0, r3
 80014d4:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <arm_provide_guard_bits_q15>:
 * to avoid overflow 
 */

void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
 80014dc:	b480      	push	{r7}
 80014de:	b087      	sub	sp, #28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	e014      	b.n	800151a <arm_provide_guard_bits_q15+0x3e>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	18d3      	adds	r3, r2, r3
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8001500:	68f9      	ldr	r1, [r7, #12]
 8001502:	188a      	adds	r2, r1, r2
 8001504:	8812      	ldrh	r2, [r2, #0]
 8001506:	b211      	sxth	r1, r2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	fa41 f202 	asr.w	r2, r1, r2
 800150e:	b292      	uxth	r2, r2
 8001510:	801a      	strh	r2, [r3, #0]
void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	f103 0301 	add.w	r3, r3, #1
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	429a      	cmp	r2, r3
 8001520:	d3e6      	bcc.n	80014f0 <arm_provide_guard_bits_q15+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001522:	f107 071c 	add.w	r7, r7, #28
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr

0800152c <arm_float_to_q12_20>:
 * @return none
 * The function converts floating point values to fixed point(q12.20) values 
 */

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b087      	sub	sp, #28
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001538:	f04f 0300 	mov.w	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	e060      	b.n	8001602 <arm_float_to_q12_20+0xd6>
    {
	  /* 1048576.0f corresponds to pow(2, 20) */
      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	18d3      	adds	r3, r2, r3
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001550:	68f9      	ldr	r1, [r7, #12]
 8001552:	188a      	adds	r2, r1, r2
 8001554:	ed92 7a00 	vldr	s14, [r2]
 8001558:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8001614 <arm_float_to_q12_20+0xe8>
 800155c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001564:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	18d4      	adds	r4, r2, r3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	18d3      	adds	r3, r2, r3
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f002 f91c 	bl	80037bc <__aeabi_i2d>
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	dd06      	ble.n	80015aa <arm_float_to_q12_20+0x7e>
 800159c:	f04f 0200 	mov.w	r2, #0
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80015a8:	e005      	b.n	80015b6 <arm_float_to_q12_20+0x8a>
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	f04f 0300 	mov.w	r3, #0
 80015b2:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80015b6:	f001 ffb5 	bl	8003524 <__adddf3>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4610      	mov	r0, r2
 80015c0:	4619      	mov	r1, r3
 80015c2:	f002 fbfb 	bl	8003dbc <__aeabi_d2iz>
 80015c6:	4603      	mov	r3, r0
 80015c8:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 1.0)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	18d3      	adds	r3, r2, r3
 80015d4:	ed93 7a00 	vldr	s14, [r3]
 80015d8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80015dc:	eeb4 7a67 	vcmp.f32	s14, s15
 80015e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e4:	d109      	bne.n	80015fa <arm_float_to_q12_20+0xce>
        {
          pOut[i] = 0x000FFFFF;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	18d2      	adds	r2, r2, r3
 80015f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f4:	f2c0 030f 	movt	r3, #15
 80015f8:	6013      	str	r3, [r2, #0]

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f103 0301 	add.w	r3, r3, #1
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	429a      	cmp	r2, r3
 8001608:	d39a      	bcc.n	8001540 <arm_float_to_q12_20+0x14>
      if (pIn[i] == (float) 1.0)
        {
          pOut[i] = 0x000FFFFF;
        }
    }
}
 800160a:	f107 071c 	add.w	r7, r7, #28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd90      	pop	{r4, r7, pc}
 8001612:	bf00      	nop
 8001614:	49800000 	.word	0x49800000

08001618 <arm_compare_fixed_q15>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
{
 8001618:	b480      	push	{r7}
 800161a:	b089      	sub	sp, #36	; 0x24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
 8001636:	e01e      	b.n	8001676 <arm_compare_fixed_q15+0x5e>
  {
  	diff = pIn[i] - pOut[i];
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	18d3      	adds	r3, r2, r3
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	b21a      	sxth	r2, r3
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800164c:	68b9      	ldr	r1, [r7, #8]
 800164e:	18cb      	adds	r3, r1, r3
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	b21b      	sxth	r3, r3
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	2b00      	cmp	r3, #0
 800165c:	bfb8      	it	lt
 800165e:	425b      	neglt	r3, r3
 8001660:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	429a      	cmp	r2, r3
 8001668:	d901      	bls.n	800166e <arm_compare_fixed_q15+0x56>
	{
		maxDiff = diffCrnt;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f103 0301 	add.w	r3, r3, #1
 8001674:	61fb      	str	r3, [r7, #28]
 8001676:	69fa      	ldr	r2, [r7, #28]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	d3dc      	bcc.n	8001638 <arm_compare_fixed_q15+0x20>
	{
		maxDiff = diffCrnt;
	}	
  }

  return(maxDiff);
 800167e:	69bb      	ldr	r3, [r7, #24]
}
 8001680:	4618      	mov	r0, r3
 8001682:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <arm_compare_fixed_q31>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	e01c      	b.n	80016e6 <arm_compare_fixed_q31+0x5a>
  {
  	diff = pIn[i] - pOut[i];
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	18d3      	adds	r3, r2, r3
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	18cb      	adds	r3, r1, r3
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bfb8      	it	lt
 80016ce:	425b      	neglt	r3, r3
 80016d0:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d901      	bls.n	80016de <arm_compare_fixed_q31+0x52>
	{
		maxDiff = diffCrnt;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	f103 0301 	add.w	r3, r3, #1
 80016e4:	61fb      	str	r3, [r7, #28]
 80016e6:	69fa      	ldr	r2, [r7, #28]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d3de      	bcc.n	80016ac <arm_compare_fixed_q31+0x20>
	{
		maxDiff = diffCrnt;
	}
  }

  return(maxDiff);
 80016ee:	69bb      	ldr	r3, [r7, #24]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <arm_provide_guard_bits_q31>:
 */

void arm_provide_guard_bits_q31 (q31_t * input_buf, 
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b087      	sub	sp, #28
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	e012      	b.n	8001736 <arm_provide_guard_bits_q31+0x3a>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	18d3      	adds	r3, r2, r3
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001720:	68f9      	ldr	r1, [r7, #12]
 8001722:	188a      	adds	r2, r1, r2
 8001724:	6811      	ldr	r1, [r2, #0]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	fa41 f202 	asr.w	r2, r1, r2
 800172c:	601a      	str	r2, [r3, #0]
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f103 0301 	add.w	r3, r3, #1
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	429a      	cmp	r2, r3
 800173c:	d3e8      	bcc.n	8001710 <arm_provide_guard_bits_q31+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 800173e:	f107 071c 	add.w	r7, r7, #28
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <arm_provide_guard_bits_q7>:
 */

void arm_provide_guard_bits_q7 (q7_t * input_buf, 
								uint32_t blockSize,
                                uint32_t guard_bits)
{
 8001748:	b480      	push	{r7}
 800174a:	b087      	sub	sp, #28
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e010      	b.n	800177e <arm_provide_guard_bits_q7+0x36>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	18d3      	adds	r3, r2, r3
 8001762:	68f9      	ldr	r1, [r7, #12]
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	188a      	adds	r2, r1, r2
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	b251      	sxtb	r1, r2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	fa41 f202 	asr.w	r2, r1, r2
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]
								uint32_t blockSize,
                                uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	f103 0301 	add.w	r3, r3, #1
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	429a      	cmp	r2, r3
 8001784:	d3ea      	bcc.n	800175c <arm_provide_guard_bits_q7+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001786:	f107 071c 	add.w	r7, r7, #28
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <arm_calc_guard_bits>:
 * The function Caluclates the number of guard bits  
 * depending on the numtaps 
 */

uint32_t arm_calc_guard_bits (uint32_t num_adds)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  uint32_t i = 1, j = 0;
 8001798:	f04f 0301 	mov.w	r3, #1
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	f04f 0300 	mov.w	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]

  if (num_adds == 1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d10a      	bne.n	80017c0 <arm_calc_guard_bits+0x30>
    {
      return (0);
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	e00c      	b.n	80017ca <arm_calc_guard_bits+0x3a>
    }

  while (i < num_adds)
    {
      i = i * 2;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80017b6:	60fb      	str	r3, [r7, #12]
      j++;
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	f103 0301 	add.w	r3, r3, #1
 80017be:	60bb      	str	r3, [r7, #8]
  if (num_adds == 1)
    {
      return (0);
    }

  while (i < num_adds)
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d3f3      	bcc.n	80017b0 <arm_calc_guard_bits+0x20>
    {
      i = i * 2;
      j++;
    }

  return (j);
 80017c8:	68bb      	ldr	r3, [r7, #8]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	f107 0714 	add.w	r7, r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop

080017d8 <arm_apply_guard_bits>:
 */

void arm_apply_guard_bits (float32_t * pIn, 
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	ed2d 8b02 	vpush	{d8}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e01b      	b.n	8001828 <arm_apply_guard_bits+0x50>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	18d4      	adds	r4, r2, r3
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001800:	68fa      	ldr	r2, [r7, #12]
 8001802:	18d3      	adds	r3, r2, r3
 8001804:	ed93 8a00 	vldr	s16, [r3]
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 f817 	bl	800183c <arm_calc_2pow>
 800180e:	4603      	mov	r3, r0
 8001810:	ee07 3a10 	vmov	s14, r3
 8001814:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001818:	ee68 7a27 	vmul.f32	s15, s16, s15
 800181c:	edc4 7a00 	vstr	s15, [r4]
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	f103 0301 	add.w	r3, r3, #1
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	697a      	ldr	r2, [r7, #20]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	429a      	cmp	r2, r3
 800182e:	d3df      	bcc.n	80017f0 <arm_apply_guard_bits+0x18>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
    }
}
 8001830:	f107 071c 	add.w	r7, r7, #28
 8001834:	46bd      	mov	sp, r7
 8001836:	ecbd 8b02 	vpop	{d8}
 800183a:	bd90      	pop	{r4, r7, pc}

0800183c <arm_calc_2pow>:
 * @brief  Calculates pow(2, numShifts)
 * @param  uint32_t 	number of shifts
 * @return pow(2, numShifts)
 */
uint32_t arm_calc_2pow(uint32_t numShifts)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  uint32_t i, val = 1;
 8001844:	f04f 0301 	mov.w	r3, #1
 8001848:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < numShifts; i++)
 800184a:	f04f 0300 	mov.w	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	e007      	b.n	8001862 <arm_calc_2pow+0x26>
    {
      val = val * 2;
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001858:	60bb      	str	r3, [r7, #8]
uint32_t arm_calc_2pow(uint32_t numShifts)
{

  uint32_t i, val = 1;

  for (i = 0; i < numShifts; i++)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f103 0301 	add.w	r3, r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	d3f3      	bcc.n	8001852 <arm_calc_2pow+0x16>
    {
      val = val * 2;
    }	

  return(val);
 800186a:	68bb      	ldr	r3, [r7, #8]
}
 800186c:	4618      	mov	r0, r3
 800186e:	f107 0714 	add.w	r7, r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <arm_float_to_q14>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e062      	b.n	8001952 <arm_float_to_q14+0xda>
    {
	  /* 16384.0f corresponds to pow(2, 14) */
      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	18d3      	adds	r3, r2, r3
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800189c:	68f9      	ldr	r1, [r7, #12]
 800189e:	188a      	adds	r2, r1, r2
 80018a0:	ed92 7a00 	vldr	s14, [r2]
 80018a4:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8001964 <arm_float_to_q14+0xec>
 80018a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018b0:	ee17 2a90 	vmov	r2, s15
 80018b4:	b292      	uxth	r2, r2
 80018b6:	801a      	strh	r2, [r3, #0]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	18d4      	adds	r4, r2, r3
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	18d3      	adds	r3, r2, r3
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	4618      	mov	r0, r3
 80018d2:	f001 ff73 	bl	80037bc <__aeabi_i2d>
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	18d3      	adds	r3, r2, r3
 80018e0:	edd3 7a00 	vldr	s15, [r3]
 80018e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	dd06      	ble.n	80018fc <arm_float_to_q14+0x84>
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	f04f 0300 	mov.w	r3, #0
 80018f6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80018fa:	e005      	b.n	8001908 <arm_float_to_q14+0x90>
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	f04f 0300 	mov.w	r3, #0
 8001904:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001908:	f001 fe0c 	bl	8003524 <__adddf3>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f002 fa52 	bl	8003dbc <__aeabi_d2iz>
 8001918:	4603      	mov	r3, r0
 800191a:	b29b      	uxth	r3, r3
 800191c:	8023      	strh	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	18d3      	adds	r3, r2, r3
 8001928:	ed93 7a00 	vldr	s14, [r3]
 800192c:	eef0 7a00 	vmov.f32	s15, #0
 8001930:	eeb4 7a67 	vcmp.f32	s14, s15
 8001934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001938:	d107      	bne.n	800194a <arm_float_to_q14+0xd2>
        {
          pOut[i] = 0x7FFF;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001940:	68ba      	ldr	r2, [r7, #8]
 8001942:	18d3      	adds	r3, r2, r3
 8001944:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001948:	801a      	strh	r2, [r3, #0]
void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f103 0301 	add.w	r3, r3, #1
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	429a      	cmp	r2, r3
 8001958:	d398      	bcc.n	800188c <arm_float_to_q14+0x14>
          pOut[i] = 0x7FFF;
        }

    }

}
 800195a:	f107 071c 	add.w	r7, r7, #28
 800195e:	46bd      	mov	sp, r7
 8001960:	bd90      	pop	{r4, r7, pc}
 8001962:	bf00      	nop
 8001964:	46800000 	.word	0x46800000

08001968 <arm_float_to_q30>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b087      	sub	sp, #28
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	e05e      	b.n	8001a3a <arm_float_to_q30+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	18d3      	adds	r3, r2, r3
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800198c:	68f9      	ldr	r1, [r7, #12]
 800198e:	188a      	adds	r2, r1, r2
 8001990:	ed92 7a00 	vldr	s14, [r2]
 8001994:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001a4c <arm_float_to_q30+0xe4>
 8001998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a0:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	18d4      	adds	r4, r2, r3
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	18d3      	adds	r3, r2, r3
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f001 fefe 	bl	80037bc <__aeabi_i2d>
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	18d3      	adds	r3, r2, r3
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	dd06      	ble.n	80019e6 <arm_float_to_q30+0x7e>
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80019e4:	e005      	b.n	80019f2 <arm_float_to_q30+0x8a>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 0300 	mov.w	r3, #0
 80019ee:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80019f2:	f001 fd97 	bl	8003524 <__adddf3>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	4610      	mov	r0, r2
 80019fc:	4619      	mov	r1, r3
 80019fe:	f002 f9dd 	bl	8003dbc <__aeabi_d2iz>
 8001a02:	4603      	mov	r3, r0
 8001a04:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	18d3      	adds	r3, r2, r3
 8001a10:	ed93 7a00 	vldr	s14, [r3]
 8001a14:	eef0 7a00 	vmov.f32	s15, #0
 8001a18:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a20:	d107      	bne.n	8001a32 <arm_float_to_q30+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a28:	68ba      	ldr	r2, [r7, #8]
 8001a2a:	18d3      	adds	r3, r2, r3
 8001a2c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001a30:	601a      	str	r2, [r3, #0]
void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f103 0301 	add.w	r3, r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d39c      	bcc.n	800197c <arm_float_to_q30+0x14>
      if (pIn[i] == (float) 2.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001a42:	f107 071c 	add.w	r7, r7, #28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd90      	pop	{r4, r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	4e800000 	.word	0x4e800000

08001a50 <arm_float_to_q29>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	e05e      	b.n	8001b22 <arm_float_to_q29+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	18d3      	adds	r3, r2, r3
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001a74:	68f9      	ldr	r1, [r7, #12]
 8001a76:	188a      	adds	r2, r1, r2
 8001a78:	ed92 7a00 	vldr	s14, [r2]
 8001a7c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001b34 <arm_float_to_q29+0xe4>
 8001a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a88:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	18d4      	adds	r4, r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	18d3      	adds	r3, r2, r3
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 fe8a 	bl	80037bc <__aeabi_i2d>
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	18d3      	adds	r3, r2, r3
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	dd06      	ble.n	8001ace <arm_float_to_q29+0x7e>
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	f04f 0300 	mov.w	r3, #0
 8001ac8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001acc:	e005      	b.n	8001ada <arm_float_to_q29+0x8a>
 8001ace:	f04f 0200 	mov.w	r2, #0
 8001ad2:	f04f 0300 	mov.w	r3, #0
 8001ad6:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001ada:	f001 fd23 	bl	8003524 <__adddf3>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f002 f969 	bl	8003dbc <__aeabi_d2iz>
 8001aea:	4603      	mov	r3, r0
 8001aec:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 4.0)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	18d3      	adds	r3, r2, r3
 8001af8:	ed93 7a00 	vldr	s14, [r3]
 8001afc:	eef1 7a00 	vmov.f32	s15, #16
 8001b00:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b08:	d107      	bne.n	8001b1a <arm_float_to_q29+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b10:	68ba      	ldr	r2, [r7, #8]
 8001b12:	18d3      	adds	r3, r2, r3
 8001b14:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001b18:	601a      	str	r2, [r3, #0]
void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f103 0301 	add.w	r3, r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d39c      	bcc.n	8001a64 <arm_float_to_q29+0x14>
      if (pIn[i] == (float) 4.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001b2a:	f107 071c 	add.w	r7, r7, #28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd90      	pop	{r4, r7, pc}
 8001b32:	bf00      	nop
 8001b34:	4e000000 	.word	0x4e000000

08001b38 <arm_float_to_q28>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b087      	sub	sp, #28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e05e      	b.n	8001c0a <arm_float_to_q28+0xd2>
    {
	/* 268435456.0f corresponds to pow(2, 28) */
      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	18d3      	adds	r3, r2, r3
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001b5c:	68f9      	ldr	r1, [r7, #12]
 8001b5e:	188a      	adds	r2, r1, r2
 8001b60:	ed92 7a00 	vldr	s14, [r2]
 8001b64:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001c1c <arm_float_to_q28+0xe4>
 8001b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b70:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	18d4      	adds	r4, r2, r3
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b84:	68ba      	ldr	r2, [r7, #8]
 8001b86:	18d3      	adds	r3, r2, r3
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f001 fe16 	bl	80037bc <__aeabi_i2d>
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	18d3      	adds	r3, r2, r3
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba6:	dd06      	ble.n	8001bb6 <arm_float_to_q28+0x7e>
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001bb4:	e005      	b.n	8001bc2 <arm_float_to_q28+0x8a>
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	f04f 0300 	mov.w	r3, #0
 8001bbe:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001bc2:	f001 fcaf 	bl	8003524 <__adddf3>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f002 f8f5 	bl	8003dbc <__aeabi_d2iz>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 8.0)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	18d3      	adds	r3, r2, r3
 8001be0:	ed93 7a00 	vldr	s14, [r3]
 8001be4:	eef2 7a00 	vmov.f32	s15, #32
 8001be8:	eeb4 7a67 	vcmp.f32	s14, s15
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	d107      	bne.n	8001c02 <arm_float_to_q28+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	18d3      	adds	r3, r2, r3
 8001bfc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001c00:	601a      	str	r2, [r3, #0]
void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	f103 0301 	add.w	r3, r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d39c      	bcc.n	8001b4c <arm_float_to_q28+0x14>
      if (pIn[i] == (float) 8.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001c12:	f107 071c 	add.w	r7, r7, #28
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd90      	pop	{r4, r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	4d800000 	.word	0x4d800000

08001c20 <arm_clip_f32>:
 * @return none
 * The function converts floating point values to fixed point values 
 */

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	e032      	b.n	8001c98 <arm_clip_f32+0x78>
    {
      if(pIn[i] > 1.0f)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	18d3      	adds	r3, r2, r3
 8001c3c:	ed93 7a00 	vldr	s14, [r3]
 8001c40:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001c44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	dd08      	ble.n	8001c60 <arm_clip_f32+0x40>
	  {
	    pIn[i] = 1.0;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	18d3      	adds	r3, r2, r3
 8001c58:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	e017      	b.n	8001c90 <arm_clip_f32+0x70>
	  }
	  else if( pIn[i] < -1.0f)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	18d3      	adds	r3, r2, r3
 8001c6a:	ed93 7a00 	vldr	s14, [r3]
 8001c6e:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 8001c72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	d509      	bpl.n	8001c90 <arm_clip_f32+0x70>
	  {
	    pIn[i] = -1.0;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	18d3      	adds	r3, r2, r3
 8001c86:	f04f 0200 	mov.w	r2, #0
 8001c8a:	f6cb 7280 	movt	r2, #49024	; 0xbf80
 8001c8e:	601a      	str	r2, [r3, #0]

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f103 0301 	add.w	r3, r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d3c8      	bcc.n	8001c32 <arm_clip_f32+0x12>
	  {
	    pIn[i] = -1.0;
	  }
	       
    }
}
 8001ca0:	f107 0714 	add.w	r7, r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop

08001cac <arm_copy_f32>:

void arm_copy_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 8001cac:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001cb0:	ea5f 0a92 	movs.w	sl, r2, lsr #2
 8001cb4:	d050      	beq.n	8001d58 <arm_copy_f32+0xac>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001cb6:	f8d0 8000 	ldr.w	r8, [r0]
    in2 = *pSrc++;
 8001cba:	f8d0 c004 	ldr.w	ip, [r0, #4]
    in3 = *pSrc++;
 8001cbe:	6886      	ldr	r6, [r0, #8]
    in4 = *pSrc++;
 8001cc0:	68c5      	ldr	r5, [r0, #12]

    *pDst++ = in1;
 8001cc2:	f8c1 8000 	str.w	r8, [r1]
 8001cc6:	f10a 33ff 	add.w	r3, sl, #4294967295
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001cca:	461f      	mov	r7, r3
 8001ccc:	f003 0901 	and.w	r9, r3, #1
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001cd0:	f100 0410 	add.w	r4, r0, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 8001cd4:	f8c1 c004 	str.w	ip, [r1, #4]
    *pDst++ = in3;
 8001cd8:	608e      	str	r6, [r1, #8]
    *pDst++ = in4;
 8001cda:	60cd      	str	r5, [r1, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001cdc:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001ce0:	2f00      	cmp	r7, #0
 8001ce2:	d035      	beq.n	8001d50 <arm_copy_f32+0xa4>
 8001ce4:	f1b9 0f00 	cmp.w	r9, #0
 8001ce8:	d00f      	beq.n	8001d0a <arm_copy_f32+0x5e>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001cea:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 8001cee:	f8d4 c004 	ldr.w	ip, [r4, #4]
    in3 = *pSrc++;
 8001cf2:	68a6      	ldr	r6, [r4, #8]
    in4 = *pSrc++;
 8001cf4:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
 8001cf6:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 8001cfa:	f8c3 c004 	str.w	ip, [r3, #4]
    *pDst++ = in3;
 8001cfe:	609e      	str	r6, [r3, #8]
    *pDst++ = in4;
 8001d00:	60dd      	str	r5, [r3, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d02:	3410      	adds	r4, #16
 8001d04:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001d06:	3f01      	subs	r7, #1
 8001d08:	d022      	beq.n	8001d50 <arm_copy_f32+0xa4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 8001d0a:	68a6      	ldr	r6, [r4, #8]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001d0c:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 8001d10:	f8d4 9004 	ldr.w	r9, [r4, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;
 8001d14:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
 8001d16:	609e      	str	r6, [r3, #8]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d18:	f104 0610 	add.w	r6, r4, #16
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
    *pDst++ = in4;
 8001d1c:	60dd      	str	r5, [r3, #12]
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
 8001d1e:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 8001d22:	f8c3 9004 	str.w	r9, [r3, #4]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001d26:	6924      	ldr	r4, [r4, #16]
    in2 = *pSrc++;
 8001d28:	f8d6 9004 	ldr.w	r9, [r6, #4]
    in3 = *pSrc++;
 8001d2c:	f8d6 8008 	ldr.w	r8, [r6, #8]
    in4 = *pSrc++;
 8001d30:	f8d6 c00c 	ldr.w	ip, [r6, #12]

    *pDst++ = in1;
 8001d34:	611c      	str	r4, [r3, #16]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d36:	f103 0510 	add.w	r5, r3, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 8001d3a:	f8c3 9014 	str.w	r9, [r3, #20]
    *pDst++ = in3;
 8001d3e:	f8c3 8018 	str.w	r8, [r3, #24]
    *pDst++ = in4;
 8001d42:	f8c3 c01c 	str.w	ip, [r3, #28]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d46:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001d48:	3f02      	subs	r7, #2
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d4a:	f106 0410 	add.w	r4, r6, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001d4e:	d1dc      	bne.n	8001d0a <arm_copy_f32+0x5e>
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001d50:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 8001d54:	4450      	add	r0, sl
 8001d56:	4451      	add	r1, sl
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d58:	f012 0203 	ands.w	r2, r2, #3
 8001d5c:	d018      	beq.n	8001d90 <arm_copy_f32+0xe4>
 8001d5e:	3a01      	subs	r2, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001d60:	6804      	ldr	r4, [r0, #0]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d62:	4613      	mov	r3, r2
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001d64:	f841 4b04 	str.w	r4, [r1], #4
 8001d68:	f002 0201 	and.w	r2, r2, #1
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d6c:	b183      	cbz	r3, 8001d90 <arm_copy_f32+0xe4>
 8001d6e:	b12a      	cbz	r2, 8001d7c <arm_copy_f32+0xd0>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001d70:	f850 2f04 	ldr.w	r2, [r0, #4]!
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d74:	3b01      	subs	r3, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001d76:	f841 2b04 	str.w	r2, [r1], #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d7a:	d009      	beq.n	8001d90 <arm_copy_f32+0xe4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001d7c:	6844      	ldr	r4, [r0, #4]
 8001d7e:	460a      	mov	r2, r1
 8001d80:	f842 4b04 	str.w	r4, [r2], #4
 8001d84:	6884      	ldr	r4, [r0, #8]
 8001d86:	3008      	adds	r0, #8
 8001d88:	604c      	str	r4, [r1, #4]
 8001d8a:	1d11      	adds	r1, r2, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001d8c:	3b02      	subs	r3, #2
 8001d8e:	d1f5      	bne.n	8001d7c <arm_copy_f32+0xd0>
    *pDst++ = *pSrc++;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8001d90:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop

08001d98 <arm_min_f32>:
void arm_min_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8001d98:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8001d9c:	f101 38ff 	add.w	r8, r1, #4294967295
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8001da0:	4684      	mov	ip, r0

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001da2:	ea5f 0998 	movs.w	r9, r8, lsr #2
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8001da6:	ecfc 7a01 	vldmia	ip!, {s15}

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001daa:	f000 8130 	beq.w	800200e <arm_min_f32+0x276>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001dae:	eddc 6a00 	vldr	s13, [ip]
 8001db2:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 8001dba:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001dbe:	bf48      	it	mi
 8001dc0:	eef0 7a66 	vmovmi.f32	s15, s13
 8001dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc8:	bf54      	ite	pl
 8001dca:	2600      	movpl	r6, #0
 8001dcc:	2601      	movmi	r6, #1
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
    }

    minVal1 = *pSrc++;
 8001dce:	ed9c 0a02 	vldr	s0, [ip, #8]
 8001dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd6:	bfc8      	it	gt
 8001dd8:	eef0 7a47 	vmovgt.f32	s15, s14
 8001ddc:	eef4 7ac0 	vcmpe.f32	s15, s0
 8001de0:	bfc8      	it	gt
 8001de2:	2602      	movgt	r6, #2
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
    }

    minVal2 = *pSrc++;
 8001de4:	eddc 0a03 	vldr	s1, [ip, #12]
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	bfc8      	it	gt
 8001dee:	eef0 7a40 	vmovgt.f32	s15, s0
 8001df2:	f109 34ff 	add.w	r4, r9, #4294967295
 8001df6:	eef4 7ae0 	vcmpe.f32	s15, s1
 8001dfa:	bfc8      	it	gt
 8001dfc:	2603      	movgt	r6, #3
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001dfe:	4627      	mov	r7, r4
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	f004 0a01 	and.w	sl, r4, #1
 8001e08:	bfc8      	it	gt
 8001e0a:	eef0 7a60 	vmovgt.f32	s15, s1
 8001e0e:	bfc8      	it	gt
 8001e10:	2604      	movgt	r6, #4
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001e12:	f100 0514 	add.w	r5, r0, #20
 8001e16:	2408      	movs	r4, #8
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001e18:	2f00      	cmp	r7, #0
 8001e1a:	f000 809f 	beq.w	8001f5c <arm_min_f32+0x1c4>
 8001e1e:	f1ba 0f00 	cmp.w	sl, #0
 8001e22:	d030      	beq.n	8001e86 <arm_min_f32+0xee>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001e24:	ed95 1a00 	vldr	s2, [r5]
 8001e28:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8001e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 8001e30:	edd5 1a01 	vldr	s3, [r5, #4]
 8001e34:	bf48      	it	mi
 8001e36:	eef0 7a41 	vmovmi.f32	s15, s2
 8001e3a:	eef4 7ae1 	vcmpe.f32	s15, s3
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
    }

    minVal1 = *pSrc++;
 8001e3e:	ed95 2a02 	vldr	s4, [r5, #8]
 8001e42:	bf48      	it	mi
 8001e44:	2605      	movmi	r6, #5
 8001e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4a:	bfc8      	it	gt
 8001e4c:	eef0 7a61 	vmovgt.f32	s15, s3
 8001e50:	eef4 7ac2 	vcmpe.f32	s15, s4
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
    }

    minVal2 = *pSrc++;
 8001e54:	edd5 2a03 	vldr	s5, [r5, #12]
 8001e58:	bfc8      	it	gt
 8001e5a:	2606      	movgt	r6, #6
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	bfc8      	it	gt
 8001e62:	eef0 7a42 	vmovgt.f32	s15, s4
 8001e66:	eef4 7ae2 	vcmpe.f32	s15, s5
 8001e6a:	bfc8      	it	gt
 8001e6c:	2607      	movgt	r6, #7
 8001e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e72:	bfc8      	it	gt
 8001e74:	eef0 7a62 	vmovgt.f32	s15, s5
 8001e78:	bfc8      	it	gt
 8001e7a:	2608      	movgt	r6, #8
 8001e7c:	240c      	movs	r4, #12
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001e7e:	3f01      	subs	r7, #1
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001e80:	f100 0524 	add.w	r5, r0, #36	; 0x24
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001e84:	d06a      	beq.n	8001f5c <arm_min_f32+0x1c4>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001e86:	ed95 3a00 	vldr	s6, [r5]
 8001e8a:	eeb4 3ae7 	vcmpe.f32	s6, s15
 8001e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    minVal2 = *pSrc++;
 8001e92:	edd5 3a01 	vldr	s7, [r5, #4]
 8001e96:	bf48      	it	mi
 8001e98:	eef0 7a43 	vmovmi.f32	s15, s6
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
 8001e9c:	f1a4 0003 	sub.w	r0, r4, #3
 8001ea0:	eef4 7ae3 	vcmpe.f32	s15, s7
 8001ea4:	bf48      	it	mi
 8001ea6:	4606      	movmi	r6, r0
    }

    minVal1 = *pSrc++;
 8001ea8:	ed95 4a02 	vldr	s8, [r5, #8]
 8001eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb0:	bfc8      	it	gt
 8001eb2:	eef0 7a63 	vmovgt.f32	s15, s7
    /* compare for the minimum value */
    if(out > minVal2)
    {
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
 8001eb6:	f1a4 0002 	sub.w	r0, r4, #2
 8001eba:	eef4 7ac4 	vcmpe.f32	s15, s8
    }

    minVal2 = *pSrc++;
 8001ebe:	edd5 4a03 	vldr	s9, [r5, #12]
 8001ec2:	bfc8      	it	gt
 8001ec4:	4606      	movgt	r6, r0
 8001ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eca:	bfc8      	it	gt
 8001ecc:	eef0 7a44 	vmovgt.f32	s15, s8
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 3u;
 8001ed0:	f104 30ff 	add.w	r0, r4, #4294967295
 8001ed4:	eef4 7ae4 	vcmpe.f32	s15, s9
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001ed8:	ed95 5a04 	vldr	s10, [r5, #16]
 8001edc:	bfc8      	it	gt
 8001ede:	4606      	movgt	r6, r0
 8001ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee4:	bfc8      	it	gt
 8001ee6:	eef0 7a64 	vmovgt.f32	s15, s9
 8001eea:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8001eee:	bfc8      	it	gt
 8001ef0:	4626      	movgt	r6, r4
    minVal2 = *pSrc++;
 8001ef2:	edd5 5a05 	vldr	s11, [r5, #20]
 8001ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efa:	bf48      	it	mi
 8001efc:	eef0 7a45 	vmovmi.f32	s15, s10
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 1u;
 8001f00:	f104 0001 	add.w	r0, r4, #1
 8001f04:	eef4 7ae5 	vcmpe.f32	s15, s11
 8001f08:	bf48      	it	mi
 8001f0a:	4606      	movmi	r6, r0
    }

    minVal1 = *pSrc++;
 8001f0c:	ed95 6a06 	vldr	s12, [r5, #24]
 8001f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f14:	bfc8      	it	gt
 8001f16:	eef0 7a65 	vmovgt.f32	s15, s11
    /* compare for the minimum value */
    if(out > minVal2)
    {
      /* Update the minimum value and its index */
      out = minVal2;
      outIndex = count + 2u;
 8001f1a:	f104 0002 	add.w	r0, r4, #2
 8001f1e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8001f22:	bfc8      	it	gt
 8001f24:	4606      	movgt	r6, r0
    }

    minVal2 = *pSrc++;
 8001f26:	edd5 6a07 	vldr	s13, [r5, #28]
 8001f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2e:	bfc8      	it	gt
 8001f30:	eef0 7a46 	vmovgt.f32	s15, s12
    /* compare for the minimum value */
    if(out > minVal1)
    {
      /* Update the minimum value and its index */
      out = minVal1;
      outIndex = count + 3u;
 8001f34:	f104 0003 	add.w	r0, r4, #3
 8001f38:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001f3c:	f104 0404 	add.w	r4, r4, #4
 8001f40:	bfc8      	it	gt
 8001f42:	4606      	movgt	r6, r0
 8001f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f48:	bfc8      	it	gt
 8001f4a:	eef0 7a66 	vmovgt.f32	s15, s13
 8001f4e:	bfc8      	it	gt
 8001f50:	4626      	movgt	r6, r4
 8001f52:	3404      	adds	r4, #4
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001f54:	3f02      	subs	r7, #2
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001f56:	f105 0520 	add.w	r5, r5, #32
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  while(blkCnt > 0)
 8001f5a:	d194      	bne.n	8001e86 <arm_min_f32+0xee>
 8001f5c:	eb0c 1c09 	add.w	ip, ip, r9, lsl #4

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001f60:	f018 0503 	ands.w	r5, r8, #3
 8001f64:	d050      	beq.n	8002008 <arm_min_f32+0x270>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001f66:	4660      	mov	r0, ip
 8001f68:	ecb0 7a01 	vldmia	r0!, {s14}
 8001f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001f74:	ebc5 0101 	rsb	r1, r5, r1
 8001f78:	bf48      	it	mi
 8001f7a:	eef0 7a47 	vmovmi.f32	s15, s14
 8001f7e:	bf4c      	ite	mi
 8001f80:	460f      	movmi	r7, r1
 8001f82:	4637      	movpl	r7, r6
 8001f84:	2401      	movs	r4, #1
 8001f86:	f105 3cff 	add.w	ip, r5, #4294967295

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001f8a:	42ac      	cmp	r4, r5
 8001f8c:	ea0c 0c04 	and.w	ip, ip, r4
 8001f90:	eeb0 0a67 	vmov.f32	s0, s15
 8001f94:	463e      	mov	r6, r7
 8001f96:	eef0 0a67 	vmov.f32	s1, s15
 8001f9a:	d02f      	beq.n	8001ffc <arm_min_f32+0x264>
 8001f9c:	f1bc 0f00 	cmp.w	ip, #0
 8001fa0:	d00f      	beq.n	8001fc2 <arm_min_f32+0x22a>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001fa2:	ecb0 0a01 	vldmia	r0!, {s0}
 8001fa6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fae:	bf58      	it	pl
 8001fb0:	eeb0 0a67 	vmovpl.f32	s0, s15
 8001fb4:	eef0 0a40 	vmov.f32	s1, s0
 8001fb8:	d41c      	bmi.n	8001ff4 <arm_min_f32+0x25c>
 8001fba:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001fbc:	42ac      	cmp	r4, r5
 8001fbe:	463e      	mov	r6, r7
 8001fc0:	d01c      	beq.n	8001ffc <arm_min_f32+0x264>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8001fc2:	ecb0 1a01 	vldmia	r0!, {s2}
 8001fc6:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8001fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fce:	ecf0 1a01 	vldmia	r0!, {s3}
 8001fd2:	bf48      	it	mi
 8001fd4:	eef0 0a41 	vmovmi.f32	s1, s2
 8001fd8:	eef4 1ae0 	vcmpe.f32	s3, s1
 * @param[out]      *pIndex index of minimum value returned here    
  * @return none.    
 *    
 */

void arm_min_f32(
 8001fdc:	bf48      	it	mi
 8001fde:	190e      	addmi	r6, r1, r4
 8001fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe4:	bf48      	it	mi
 8001fe6:	eef0 0a61 	vmovmi.f32	s1, s3
 8001fea:	f104 0401 	add.w	r4, r4, #1
 8001fee:	eeb0 0a60 	vmov.f32	s0, s1
 8001ff2:	d500      	bpl.n	8001ff6 <arm_min_f32+0x25e>
 8001ff4:	190e      	adds	r6, r1, r4
 8001ff6:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8001ff8:	42ac      	cmp	r4, r5
 8001ffa:	d1e2      	bne.n	8001fc2 <arm_min_f32+0x22a>
    blkCnt--;

  }

  /* Store the minimum value and it's index into destination pointers */
  *pResult = out;
 8001ffc:	ed82 0a00 	vstr	s0, [r2]
  *pIndex = outIndex;
 8002000:	601e      	str	r6, [r3, #0]
}
 8002002:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8002006:	4770      	bx	lr

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8002008:	eeb0 0a67 	vmov.f32	s0, s15
 800200c:	e7f6      	b.n	8001ffc <arm_min_f32+0x264>
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
 800200e:	464e      	mov	r6, r9
 8002010:	e7a6      	b.n	8001f60 <arm_min_f32+0x1c8>
 8002012:	bf00      	nop

08002014 <arm_fir_f32>:
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8002014:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002018:	ed2d 8b06 	vpush	{d8-d10}
 800201c:	b08a      	sub	sp, #40	; 0x28
   float32_t *pState = S->pState;                 /* State pointer */
 800201e:	6845      	ldr	r5, [r0, #4]
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8002020:	9306      	str	r3, [sp, #24]
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8002022:	8803      	ldrh	r3, [r0, #0]
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8002024:	9105      	str	r1, [sp, #20]
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8002026:	9304      	str	r3, [sp, #16]
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002028:	f8dd 9010 	ldr.w	r9, [sp, #16]
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 800202c:	9906      	ldr	r1, [sp, #24]
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
   float32_t *pState = S->pState;                 /* State pointer */
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 800202e:	f8d0 a008 	ldr.w	sl, [r0, #8]
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
   float32_t *pState = S->pState;                 /* State pointer */
 8002032:	9502      	str	r5, [sp, #8]
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002034:	f109 38ff 	add.w	r8, r9, #4294967295
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8002038:	08c8      	lsrs	r0, r1, #3
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 800203a:	f8cd 800c 	str.w	r8, [sp, #12]
 800203e:	eb05 0b88 	add.w	fp, r5, r8, lsl #2
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8002042:	9007      	str	r0, [sp, #28]
 8002044:	f000 826b 	beq.w	800251e <arm_fir_f32+0x50a>
 8002048:	9c04      	ldr	r4, [sp, #16]
 800204a:	f8dd c010 	ldr.w	ip, [sp, #16]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800204e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8002052:	f8cd b020 	str.w	fp, [sp, #32]
 8002056:	08e4      	lsrs	r4, r4, #3
 8002058:	0163      	lsls	r3, r4, #5
 800205a:	eb0a 0703 	add.w	r7, sl, r3
 800205e:	9700      	str	r7, [sp, #0]
 8002060:	331c      	adds	r3, #28
 8002062:	9f05      	ldr	r7, [sp, #20]
 8002064:	9301      	str	r3, [sp, #4]
 8002066:	462e      	mov	r6, r5
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002068:	46d8      	mov	r8, fp
 800206a:	f00c 0507 	and.w	r5, ip, #7

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800206e:	9209      	str	r2, [sp, #36]	; 0x24
 8002070:	4694      	mov	ip, r2
   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
   {
      /* Copy four new input samples into the state buffer */
      *pStateCurnt++ = *pSrc++;
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	f8c8 2000 	str.w	r2, [r8]
      *pStateCurnt++ = *pSrc++;
 8002078:	6879      	ldr	r1, [r7, #4]
 800207a:	f8c8 1004 	str.w	r1, [r8, #4]
      *pStateCurnt++ = *pSrc++;
 800207e:	68b8      	ldr	r0, [r7, #8]
 8002080:	f8c8 0008 	str.w	r0, [r8, #8]
      *pStateCurnt++ = *pSrc++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f8c8 300c 	str.w	r3, [r8, #12]
      pb = (pCoeffs);		
   
      /* This is separated from the others to avoid 
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	f8c8 2010 	str.w	r2, [r8, #16]
      *pStateCurnt++ = *pSrc++;
 8002090:	6979      	ldr	r1, [r7, #20]
 8002092:	f8c8 1014 	str.w	r1, [r8, #20]
      *pStateCurnt++ = *pSrc++;
 8002096:	69b8      	ldr	r0, [r7, #24]
 8002098:	f8c8 0018 	str.w	r0, [r8, #24]
      *pStateCurnt++ = *pSrc++;
 800209c:	69fb      	ldr	r3, [r7, #28]
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 800209e:	eddf 7ae3 	vldr	s15, [pc, #908]	; 800242c <arm_fir_f32+0x418>
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
 80020a2:	f8c8 301c 	str.w	r3, [r8, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80020a6:	3720      	adds	r7, #32
 80020a8:	f108 0820 	add.w	r8, r8, #32
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;

      /* Read the first seven samples from the state buffer:  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
      x0 = *px++;
 80020ac:	ed96 1a00 	vldr	s2, [r6]
      x1 = *px++;
 80020b0:	edd6 1a01 	vldr	s3, [r6, #4]
      x2 = *px++;
 80020b4:	ed96 2a02 	vldr	s4, [r6, #8]
      x3 = *px++;
 80020b8:	edd6 2a03 	vldr	s5, [r6, #12]
      x4 = *px++;
 80020bc:	ed96 3a04 	vldr	s6, [r6, #16]
      x5 = *px++;
 80020c0:	edd6 3a05 	vldr	s7, [r6, #20]
      x6 = *px++;
 80020c4:	ed96 4a06 	vldr	s8, [r6, #24]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80020c8:	f106 031c 	add.w	r3, r6, #28
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 80020cc:	eef0 4a67 	vmov.f32	s9, s15
 80020d0:	eeb0 5a67 	vmov.f32	s10, s15
 80020d4:	eef0 5a67 	vmov.f32	s11, s15
 80020d8:	eeb0 6a67 	vmov.f32	s12, s15
 80020dc:	eef0 6a67 	vmov.f32	s13, s15
 80020e0:	eeb0 7a67 	vmov.f32	s14, s15
 80020e4:	eeb0 8a67 	vmov.f32	s16, s15
 80020e8:	2c00      	cmp	r4, #0
 80020ea:	f000 8216 	beq.w	800251a <arm_fir_f32+0x506>
 80020ee:	4621      	mov	r1, r4
 80020f0:	4650      	mov	r0, sl
      {
         /* Read the b[numTaps-1] coefficient */
         c0 = *(pb++);
 80020f2:	ed90 9a00 	vldr	s18, [r0]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);
 80020f6:	ed93 0a00 	vldr	s0, [r3]

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 80020fa:	ee01 7a89 	vmla.f32	s14, s3, s18
         acc2 += p2;
 80020fe:	ee42 6a09 	vmla.f32	s13, s4, s18
         acc3 += p3;
 8002102:	ee02 6a89 	vmla.f32	s12, s5, s18
         acc4 += p4;
 8002106:	ee43 5a09 	vmla.f32	s11, s6, s18
         acc5 += p5;
 800210a:	ee03 5a89 	vmla.f32	s10, s7, s18
         acc6 += p6;
 800210e:	ee44 4a09 	vmla.f32	s9, s8, s18
         acc7 += p7;
 8002112:	ee40 7a09 	vmla.f32	s15, s0, s18

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
         p7 = x7 * c0;
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);
 8002116:	edd0 8a01 	vldr	s17, [r0, #4]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);

         /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
         p0 = x0 * c0;
 800211a:	ee61 0a09 	vmul.f32	s1, s2, s18
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
 800211e:	ed93 1a01 	vldr	s2, [r3, #4]

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8002122:	ee02 7a28 	vmla.f32	s14, s4, s17
         acc2 += p2;
 8002126:	ee42 6aa8 	vmla.f32	s13, s5, s17
         acc3 += p3;
 800212a:	ee03 6a28 	vmla.f32	s12, s6, s17
         acc4 += p4;
 800212e:	ee43 5aa8 	vmla.f32	s11, s7, s17
         acc5 += p5;
 8002132:	ee04 5a28 	vmla.f32	s10, s8, s17
         acc6 += p6;
 8002136:	ee40 4a28 	vmla.f32	s9, s0, s17
         acc7 += p7;
 800213a:	ee41 7a28 	vmla.f32	s15, s2, s17
         p5 = x6 * c0;   
         p6 = x7 * c0;   
         p7 = x0 * c0;   
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);
 800213e:	ed90 9a02 	vldr	s18, [r0, #8]
         acc6 += p6;
         acc7 += p7;


         /* Perform the multiply-accumulate */
         p0 = x1 * c0;
 8002142:	ee61 aaa8 	vmul.f32	s21, s3, s17
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
 8002146:	edd3 1a02 	vldr	s3, [r3, #8]

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 800214a:	ee02 7a89 	vmla.f32	s14, s5, s18
         acc2 += p2;
 800214e:	ee43 6a09 	vmla.f32	s13, s6, s18
         acc3 += p3;
 8002152:	ee03 6a89 	vmla.f32	s12, s7, s18
         acc4 += p4;
 8002156:	ee44 5a09 	vmla.f32	s11, s8, s18
         acc5 += p5;
 800215a:	ee00 5a09 	vmla.f32	s10, s0, s18
         acc6 += p6;
 800215e:	ee41 4a09 	vmla.f32	s9, s2, s18
         acc7 += p7;
 8002162:	ee41 7a89 	vmla.f32	s15, s3, s18
         p5 = x7 * c0;   
         p6 = x0 * c0;   
         p7 = x1 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8002166:	ed90 aa03 	vldr	s20, [r0, #12]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x2 * c0;
 800216a:	ee62 9a09 	vmul.f32	s19, s4, s18

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
 800216e:	ed93 2a03 	vldr	s4, [r3, #12]
         c0 = *(pb++);

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
         
         acc0 += p0;
 8002172:	ee38 8a20 	vadd.f32	s16, s16, s1

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8002176:	ee03 7a0a 	vmla.f32	s14, s6, s20
         acc2 += p2;
 800217a:	ee43 6a8a 	vmla.f32	s13, s7, s20
         acc3 += p3;
 800217e:	ee04 6a0a 	vmla.f32	s12, s8, s20
         acc4 += p4;
 8002182:	ee40 5a0a 	vmla.f32	s11, s0, s20
         acc5 += p5;
 8002186:	ee01 5a0a 	vmla.f32	s10, s2, s20
         acc6 += p6;
 800218a:	ee41 4a8a 	vmla.f32	s9, s3, s20
         acc7 += p7;
 800218e:	ee42 7a0a 	vmla.f32	s15, s4, s20
         p5 = x0 * c0;   
         p6 = x1 * c0;   
         p7 = x2 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8002192:	edd0 0a04 	vldr	s1, [r0, #16]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x3 * c0;
 8002196:	ee22 aa8a 	vmul.f32	s20, s5, s20
         c0 = *(pb++);

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
         
         acc0 += p0;
 800219a:	ee78 8a2a 	vadd.f32	s17, s16, s21

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
 800219e:	edd3 2a04 	vldr	s5, [r3, #16]

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 80021a2:	ee03 7aa0 	vmla.f32	s14, s7, s1
         acc2 += p2;
 80021a6:	ee44 6a20 	vmla.f32	s13, s8, s1
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
         
         acc0 += p0;
 80021aa:	ee78 8aa9 	vadd.f32	s17, s17, s19
         x4 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
         acc2 += p2;
         acc3 += p3;
 80021ae:	ee00 6a20 	vmla.f32	s12, s0, s1
         acc4 += p4;
 80021b2:	ee41 5a20 	vmla.f32	s11, s2, s1
         acc5 += p5;
 80021b6:	ee01 5aa0 	vmla.f32	s10, s3, s1
         acc6 += p6;
 80021ba:	ee42 4a20 	vmla.f32	s9, s4, s1
         acc7 += p7;
 80021be:	ee42 7aa0 	vmla.f32	s15, s5, s1
         p5 = x1 * c0;   
         p6 = x2 * c0;   
         p7 = x3 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 80021c2:	ed90 8a05 	vldr	s16, [r0, #20]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x4 * c0;
 80021c6:	ee63 9a20 	vmul.f32	s19, s6, s1

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
 80021ca:	ed93 3a05 	vldr	s6, [r3, #20]
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
         
         acc0 += p0;
 80021ce:	ee78 8a8a 	vadd.f32	s17, s17, s20

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 80021d2:	ee04 7a08 	vmla.f32	s14, s8, s16
         acc2 += p2;
 80021d6:	ee40 6a08 	vmla.f32	s13, s0, s16
         acc3 += p3;
 80021da:	ee01 6a08 	vmla.f32	s12, s2, s16
         acc4 += p4;
 80021de:	ee41 5a88 	vmla.f32	s11, s3, s16
         acc5 += p5;
 80021e2:	ee02 5a08 	vmla.f32	s10, s4, s16
         acc6 += p6;
 80021e6:	ee42 4a88 	vmla.f32	s9, s5, s16
         acc7 += p7;
 80021ea:	ee43 7a08 	vmla.f32	s15, s6, s16
         p5 = x2 * c0;   
         p6 = x3 * c0;   
         p7 = x4 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 80021ee:	edd0 0a06 	vldr	s1, [r0, #24]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x5 * c0;
 80021f2:	ee23 8a88 	vmul.f32	s16, s7, s16
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
         
         acc0 += p0;
 80021f6:	ee78 8aa9 	vadd.f32	s17, s17, s19

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
 80021fa:	edd3 3a06 	vldr	s7, [r3, #24]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x6 * c0;
 80021fe:	ee64 9a20 	vmul.f32	s19, s8, s1

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8002202:	ee00 7a20 	vmla.f32	s14, s0, s1
         acc2 += p2;
 8002206:	ee41 6a20 	vmla.f32	s13, s2, s1
         acc3 += p3;
 800220a:	ee01 6aa0 	vmla.f32	s12, s3, s1
         acc4 += p4;
 800220e:	ee42 5a20 	vmla.f32	s11, s4, s1
         acc5 += p5;
 8002212:	ee02 5aa0 	vmla.f32	s10, s5, s1
         acc6 += p6;
 8002216:	ee43 4a20 	vmla.f32	s9, s6, s1
         acc7 += p7;
 800221a:	ee43 7aa0 	vmla.f32	s15, s7, s1
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
         
         acc0 += p0;
 800221e:	ee38 8a88 	vadd.f32	s16, s17, s16
         p5 = x3 * c0;   
         p6 = x4 * c0;   
         p7 = x5 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8002222:	edd0 0a07 	vldr	s1, [r0, #28]

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
 8002226:	ed93 4a07 	vldr	s8, [r3, #28]
         
         acc0 += p0;
 800222a:	ee38 8a29 	vadd.f32	s16, s16, s19

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800222e:	3020      	adds	r0, #32
 8002230:	3320      	adds	r3, #32
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8002232:	3901      	subs	r1, #1
         p6 = x5 * c0;   
         p7 = x6 * c0;   

         tapCnt--;
         
         acc0 += p0;
 8002234:	ee00 8a20 	vmla.f32	s16, s0, s1
         acc1 += p1;
 8002238:	ee01 7a20 	vmla.f32	s14, s2, s1
         acc2 += p2;
 800223c:	ee41 6aa0 	vmla.f32	s13, s3, s1
         acc3 += p3;
 8002240:	ee02 6a20 	vmla.f32	s12, s4, s1
         acc4 += p4;
 8002244:	ee42 5aa0 	vmla.f32	s11, s5, s1
         acc5 += p5;
 8002248:	ee03 5a20 	vmla.f32	s10, s6, s1
         acc6 += p6;
 800224c:	ee43 4aa0 	vmla.f32	s9, s7, s1
         acc7 += p7;
 8002250:	ee44 7a20 	vmla.f32	s15, s8, s1
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8002254:	f47f af4d 	bne.w	80020f2 <arm_fir_f32+0xde>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002258:	9b01      	ldr	r3, [sp, #4]
         p5 = x3 * c0;   
         p6 = x4 * c0;   
         p7 = x5 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 800225a:	9a00      	ldr	r2, [sp, #0]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800225c:	18f3      	adds	r3, r6, r3
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 800225e:	2d00      	cmp	r5, #0
 8002260:	d07b      	beq.n	800235a <arm_fir_f32+0x346>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8002262:	ecb2 0a01 	vldmia	r2!, {s0}
 8002266:	1e68      	subs	r0, r5, #1

         /* Fetch 1 state variable */
         x7 = *(px++);
 8002268:	ecf3 0a01 	vldmia	r3!, {s1}
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 800226c:	4601      	mov	r1, r0
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 800226e:	ee01 8a00 	vmla.f32	s16, s2, s0
 8002272:	f000 0001 	and.w	r0, r0, #1
         acc1 += p1;
 8002276:	ee01 7a80 	vmla.f32	s14, s3, s0
         acc2 += p2;
 800227a:	ee42 6a00 	vmla.f32	s13, s4, s0
         acc3 += p3;
 800227e:	ee02 6a80 	vmla.f32	s12, s5, s0
         acc4 += p4;
 8002282:	ee43 5a00 	vmla.f32	s11, s6, s0
         acc5 += p5;
 8002286:	ee03 5a80 	vmla.f32	s10, s7, s0
         acc6 += p6;
 800228a:	ee44 4a00 	vmla.f32	s9, s8, s0
         acc7 += p7;
 800228e:	ee40 7a80 	vmla.f32	s15, s1, s0
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8002292:	2900      	cmp	r1, #0
 8002294:	d061      	beq.n	800235a <arm_fir_f32+0x346>
 8002296:	b318      	cbz	r0, 80022e0 <arm_fir_f32+0x2cc>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8002298:	ecb2 1a01 	vldmia	r2!, {s2}

         /* Fetch 1 state variable */
         x7 = *(px++);
 800229c:	ecb3 0a01 	vldmia	r3!, {s0}
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 80022a0:	3901      	subs	r1, #1
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 80022a2:	ee01 8a81 	vmla.f32	s16, s3, s2
         acc1 += p1;
 80022a6:	ee02 7a01 	vmla.f32	s14, s4, s2
         acc2 += p2;
 80022aa:	ee42 6a81 	vmla.f32	s13, s5, s2
         acc3 += p3;
 80022ae:	ee03 6a01 	vmla.f32	s12, s6, s2
         acc4 += p4;
 80022b2:	ee43 5a81 	vmla.f32	s11, s7, s2
         acc5 += p5;
 80022b6:	ee04 5a01 	vmla.f32	s10, s8, s2
         acc6 += p6;
 80022ba:	ee40 4a81 	vmla.f32	s9, s1, s2
 80022be:	eef0 1a42 	vmov.f32	s3, s4
         acc7 += p7;
 80022c2:	ee40 7a01 	vmla.f32	s15, s0, s2
 80022c6:	eeb0 2a62 	vmov.f32	s4, s5
 80022ca:	eef0 2a43 	vmov.f32	s5, s6
 80022ce:	eeb0 3a63 	vmov.f32	s6, s7
 80022d2:	eef0 3a44 	vmov.f32	s7, s8
 80022d6:	eeb0 4a60 	vmov.f32	s8, s1
         x1 = x2;
         x2 = x3;
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
 80022da:	eef0 0a40 	vmov.f32	s1, s0
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 80022de:	d03c      	beq.n	800235a <arm_fir_f32+0x346>
      {
         /* Read coefficients */
         c0 = *(pb++);
 80022e0:	4693      	mov	fp, r2

         /* Fetch 1 state variable */
         x7 = *(px++);
 80022e2:	4618      	mov	r0, r3
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 80022e4:	ecfb 8a01 	vldmia	fp!, {s17}

         /* Fetch 1 state variable */
         x7 = *(px++);
 80022e8:	ecb0 0a01 	vldmia	r0!, {s0}
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 80022ec:	ee01 8aa8 	vmla.f32	s16, s3, s17
         acc1 += p1;
 80022f0:	ee02 7a28 	vmla.f32	s14, s4, s17
         acc2 += p2;
 80022f4:	ee42 6aa8 	vmla.f32	s13, s5, s17
         acc3 += p3;
 80022f8:	ee03 6a28 	vmla.f32	s12, s6, s17
         acc4 += p4;
 80022fc:	ee43 5aa8 	vmla.f32	s11, s7, s17
         acc5 += p5;
 8002300:	ee04 5a28 	vmla.f32	s10, s8, s17
         acc6 += p6;
 8002304:	ee40 4aa8 	vmla.f32	s9, s1, s17
         acc7 += p7;
 8002308:	ee40 7a28 	vmla.f32	s15, s0, s17
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 800230c:	ed92 1a01 	vldr	s2, [r2, #4]

         /* Fetch 1 state variable */
         x7 = *(px++);
 8002310:	edd3 8a01 	vldr	s17, [r3, #4]
 8002314:	1d03      	adds	r3, r0, #4
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8002316:	3902      	subs	r1, #2
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 8002318:	ee02 8a01 	vmla.f32	s16, s4, s2
         acc1 += p1;
 800231c:	ee02 7a81 	vmla.f32	s14, s5, s2
         acc2 += p2;
 8002320:	ee43 6a01 	vmla.f32	s13, s6, s2
         acc3 += p3;
 8002324:	ee03 6a81 	vmla.f32	s12, s7, s2
         acc4 += p4;
 8002328:	ee44 5a01 	vmla.f32	s11, s8, s2
         acc5 += p5;
 800232c:	ee00 5a81 	vmla.f32	s10, s1, s2
 8002330:	eef0 1a62 	vmov.f32	s3, s5
 8002334:	eeb0 2a43 	vmov.f32	s4, s6
 8002338:	eef0 2a63 	vmov.f32	s5, s7
 800233c:	eeb0 3a44 	vmov.f32	s6, s8
 8002340:	eef0 3a60 	vmov.f32	s7, s1
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 8002344:	f10b 0204 	add.w	r2, fp, #4
         acc1 += p1;
         acc2 += p2;
         acc3 += p3;
         acc4 += p4;
         acc5 += p5;
         acc6 += p6;
 8002348:	ee40 4a01 	vmla.f32	s9, s0, s2
         acc7 += p7;
 800234c:	ee48 7a81 	vmla.f32	s15, s17, s2
 8002350:	eeb0 4a40 	vmov.f32	s8, s0
         x1 = x2;
         x2 = x3;
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
 8002354:	eef0 0a68 	vmov.f32	s1, s17
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8002358:	d1c2      	bne.n	80022e0 <arm_fir_f32+0x2cc>
         /* Decrement the loop counter */
         tapCnt--;
      }

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;
 800235a:	3620      	adds	r6, #32
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 800235c:	f1b9 0901 	subs.w	r9, r9, #1

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;

      /* The results in the 8 accumulators, store in the destination buffer. */
      *pDst++ = acc0;
 8002360:	ed8c 8a00 	vstr	s16, [ip]
      *pDst++ = acc1;
 8002364:	ed8c 7a01 	vstr	s14, [ip, #4]
      *pDst++ = acc2;
 8002368:	edcc 6a02 	vstr	s13, [ip, #8]
      *pDst++ = acc3;
 800236c:	ed8c 6a03 	vstr	s12, [ip, #12]
      *pDst++ = acc4;
 8002370:	edcc 5a04 	vstr	s11, [ip, #16]
      *pDst++ = acc5;
 8002374:	ed8c 5a05 	vstr	s10, [ip, #20]
      *pDst++ = acc6;
 8002378:	edcc 4a06 	vstr	s9, [ip, #24]
      *pDst++ = acc7;
 800237c:	edcc 7a07 	vstr	s15, [ip, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002380:	f10c 0c20 	add.w	ip, ip, #32
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8002384:	f47f ae75 	bne.w	8002072 <arm_fir_f32+0x5e>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002388:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800238c:	9905      	ldr	r1, [sp, #20]
 800238e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002392:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002394:	9802      	ldr	r0, [sp, #8]
 8002396:	ea4f 134b 	mov.w	r3, fp, lsl #5
 800239a:	18cd      	adds	r5, r1, r3
 800239c:	eb08 0b03 	add.w	fp, r8, r3
 80023a0:	9505      	str	r5, [sp, #20]
 80023a2:	eb00 0c03 	add.w	ip, r0, r3
 80023a6:	18d2      	adds	r2, r2, r3

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 80023a8:	9b06      	ldr	r3, [sp, #24]
 80023aa:	f013 0807 	ands.w	r8, r3, #7
 80023ae:	d046      	beq.n	800243e <arm_fir_f32+0x42a>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80023b0:	9e05      	ldr	r6, [sp, #20]
 80023b2:	9c04      	ldr	r4, [sp, #16]
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;

      /* Set the accumulator to zero */
      acc0 = 0.0f;
 80023b4:	ed9f 4a1d 	vldr	s8, [pc, #116]	; 800242c <arm_fir_f32+0x418>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80023b8:	1f37      	subs	r7, r6, #4
 80023ba:	f1ac 0504 	sub.w	r5, ip, #4
 80023be:	4646      	mov	r6, r8
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;
 80023c0:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80023c4:	f84b 1b04 	str.w	r1, [fp], #4
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 80023c8:	4653      	mov	r3, sl
 80023ca:	edd5 1a01 	vldr	s3, [r5, #4]
 80023ce:	ecb3 2a01 	vldmia	r3!, {s4}
 80023d2:	eef0 2a44 	vmov.f32	s5, s8
 80023d6:	ee41 2a82 	vmla.f32	s5, s3, s4
 80023da:	1e60      	subs	r0, r4, #1
         i--;

      } while(i > 0u);
 80023dc:	4601      	mov	r1, r0
 80023de:	f000 0901 	and.w	r9, r0, #1
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 80023e2:	eef0 0a62 	vmov.f32	s1, s5
 80023e6:	1d28      	adds	r0, r5, #4
         i--;

      } while(i > 0u);
 80023e8:	b311      	cbz	r1, 8002430 <arm_fir_f32+0x41c>
 80023ea:	f1b9 0f00 	cmp.w	r9, #0
 80023ee:	d009      	beq.n	8002404 <arm_fir_f32+0x3f0>
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 80023f0:	3004      	adds	r0, #4
 80023f2:	ed90 3a00 	vldr	s6, [r0]
 80023f6:	edda 3a01 	vldr	s7, [sl, #4]
 80023fa:	3304      	adds	r3, #4
         i--;

      } while(i > 0u);
 80023fc:	3901      	subs	r1, #1
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 80023fe:	ee43 0a23 	vmla.f32	s1, s6, s7
         i--;

      } while(i > 0u);
 8002402:	d015      	beq.n	8002430 <arm_fir_f32+0x41c>
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8002404:	4699      	mov	r9, r3
 8002406:	edd0 4a01 	vldr	s9, [r0, #4]
 800240a:	ecb9 5a01 	vldmia	r9!, {s10}
 800240e:	ee44 0a85 	vmla.f32	s1, s9, s10
 8002412:	edd3 5a01 	vldr	s11, [r3, #4]
 8002416:	ed90 6a02 	vldr	s12, [r0, #8]
 800241a:	3008      	adds	r0, #8
         i--;

      } while(i > 0u);
 800241c:	3902      	subs	r1, #2
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 800241e:	ee46 0a25 	vmla.f32	s1, s12, s11
 8002422:	f109 0304 	add.w	r3, r9, #4
         i--;

      } while(i > 0u);
 8002426:	d1ed      	bne.n	8002404 <arm_fir_f32+0x3f0>
 8002428:	e002      	b.n	8002430 <arm_fir_f32+0x41c>
 800242a:	bf00      	nop
 800242c:	00000000 	.word	0x00000000
 8002430:	3504      	adds	r5, #4

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 8002432:	3e01      	subs	r6, #1
         i--;

      } while(i > 0u);

      /* The result is store in the destination buffer. */
      *pDst++ = acc0;
 8002434:	ece2 0a01 	vstmia	r2!, {s1}

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 8002438:	d1c2      	bne.n	80023c0 <arm_fir_f32+0x3ac>
 800243a:	eb0c 0c88 	add.w	ip, ip, r8, lsl #2
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 800243e:	9a03      	ldr	r2, [sp, #12]
 8002440:	0895      	lsrs	r5, r2, #2
 8002442:	d06e      	beq.n	8002522 <arm_fir_f32+0x50e>
   {
      *pStateCurnt++ = *pState++;
 8002444:	f8dc 0000 	ldr.w	r0, [ip]
 8002448:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800244c:	f8c9 0000 	str.w	r0, [r9]
      *pStateCurnt++ = *pState++;
 8002450:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002454:	f8c9 1004 	str.w	r1, [r9, #4]
      *pStateCurnt++ = *pState++;
 8002458:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800245c:	f8c9 2008 	str.w	r2, [r9, #8]
 8002460:	1e6b      	subs	r3, r5, #1
      *pStateCurnt++ = *pState++;
 8002462:	f8dc 200c 	ldr.w	r2, [ip, #12]
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002466:	4618      	mov	r0, r3
 8002468:	f003 0101 	and.w	r1, r3, #1

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800246c:	464b      	mov	r3, r9
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 800246e:	f8c9 200c 	str.w	r2, [r9, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002472:	3310      	adds	r3, #16
 8002474:	f10c 0210 	add.w	r2, ip, #16
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002478:	b318      	cbz	r0, 80024c2 <arm_fir_f32+0x4ae>
 800247a:	b159      	cbz	r1, 8002494 <arm_fir_f32+0x480>
   {
      *pStateCurnt++ = *pState++;
 800247c:	6811      	ldr	r1, [r2, #0]
 800247e:	6019      	str	r1, [r3, #0]
      *pStateCurnt++ = *pState++;
 8002480:	6851      	ldr	r1, [r2, #4]
 8002482:	6059      	str	r1, [r3, #4]
      *pStateCurnt++ = *pState++;
 8002484:	6891      	ldr	r1, [r2, #8]
 8002486:	6099      	str	r1, [r3, #8]
      *pStateCurnt++ = *pState++;
 8002488:	68d1      	ldr	r1, [r2, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800248a:	3210      	adds	r2, #16
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 800248c:	60d9      	str	r1, [r3, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800248e:	3310      	adds	r3, #16
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002490:	3801      	subs	r0, #1
 8002492:	d016      	beq.n	80024c2 <arm_fir_f32+0x4ae>
   {
      *pStateCurnt++ = *pState++;
 8002494:	6814      	ldr	r4, [r2, #0]
 8002496:	601c      	str	r4, [r3, #0]
      *pStateCurnt++ = *pState++;
 8002498:	6851      	ldr	r1, [r2, #4]
 800249a:	6059      	str	r1, [r3, #4]
      *pStateCurnt++ = *pState++;
 800249c:	6894      	ldr	r4, [r2, #8]
 800249e:	609c      	str	r4, [r3, #8]
      *pStateCurnt++ = *pState++;
 80024a0:	68d1      	ldr	r1, [r2, #12]
 80024a2:	60d9      	str	r1, [r3, #12]
   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
 80024a4:	6914      	ldr	r4, [r2, #16]
 80024a6:	611c      	str	r4, [r3, #16]
      *pStateCurnt++ = *pState++;
 80024a8:	6954      	ldr	r4, [r2, #20]
 80024aa:	615c      	str	r4, [r3, #20]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80024ac:	f103 0110 	add.w	r1, r3, #16
   /* copy data */
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 80024b0:	6993      	ldr	r3, [r2, #24]
 80024b2:	608b      	str	r3, [r1, #8]
      *pStateCurnt++ = *pState++;
 80024b4:	69d4      	ldr	r4, [r2, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80024b6:	3220      	adds	r2, #32
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 80024b8:	3802      	subs	r0, #2

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80024ba:	f101 0310 	add.w	r3, r1, #16
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 80024be:	60cc      	str	r4, [r1, #12]
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 80024c0:	d1e8      	bne.n	8002494 <arm_fir_f32+0x480>
 80024c2:	9a02      	ldr	r2, [sp, #8]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 80024c4:	012d      	lsls	r5, r5, #4
 80024c6:	1953      	adds	r3, r2, r5
 80024c8:	44ac      	add	ip, r5

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80024ca:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80024ce:	f019 0003 	ands.w	r0, r9, #3
 80024d2:	d01c      	beq.n	800250e <arm_fir_f32+0x4fa>
 80024d4:	1e41      	subs	r1, r0, #1
   {
      *pStateCurnt++ = *pState++;
 80024d6:	f8dc 0000 	ldr.w	r0, [ip]

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80024da:	460a      	mov	r2, r1
   {
      *pStateCurnt++ = *pState++;
 80024dc:	f843 0b04 	str.w	r0, [r3], #4
 80024e0:	f001 0101 	and.w	r1, r1, #1

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80024e4:	b19a      	cbz	r2, 800250e <arm_fir_f32+0x4fa>
 80024e6:	b129      	cbz	r1, 80024f4 <arm_fir_f32+0x4e0>
   {
      *pStateCurnt++ = *pState++;
 80024e8:	f85c 0f04 	ldr.w	r0, [ip, #4]!

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80024ec:	3a01      	subs	r2, #1
   {
      *pStateCurnt++ = *pState++;
 80024ee:	f843 0b04 	str.w	r0, [r3], #4

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80024f2:	d00c      	beq.n	800250e <arm_fir_f32+0x4fa>
   {
      *pStateCurnt++ = *pState++;
 80024f4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80024f8:	4619      	mov	r1, r3
 80024fa:	f841 0b04 	str.w	r0, [r1], #4
 80024fe:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8002502:	6058      	str	r0, [r3, #4]
 8002504:	1d0b      	adds	r3, r1, #4

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 8002506:	3a02      	subs	r2, #2
 8002508:	f10c 0c08 	add.w	ip, ip, #8
 800250c:	d1f2      	bne.n	80024f4 <arm_fir_f32+0x4e0>
      *pStateCurnt++ = *pState++;

      /* Decrement the loop counter */
      tapCnt--;
   }
}
 800250e:	b00a      	add	sp, #40	; 0x28
 8002510:	ecbd 8b06 	vpop	{d8-d10}
 8002514:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002518:	4770      	bx	lr

      /* Initialize state pointer */
      px = pState;

      /* Initialize coeff pointer */
      pb = (pCoeffs);		
 800251a:	4652      	mov	r2, sl
 800251c:	e69f      	b.n	800225e <arm_fir_f32+0x24a>
 800251e:	46ac      	mov	ip, r5
 8002520:	e742      	b.n	80023a8 <arm_fir_f32+0x394>
   /* Processing is complete.  
   ** Now copy the last numTaps - 1 samples to the start of the state buffer.  
   ** This prepares the state buffer for the next function call. */

   /* Points to the start of the state buffer */
   pStateCurnt = S->pState;
 8002522:	9b02      	ldr	r3, [sp, #8]
 8002524:	e7d1      	b.n	80024ca <arm_fir_f32+0x4b6>
 8002526:	bf00      	nop

08002528 <arm_fir_init_f32>:
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8002528:	b570      	push	{r4, r5, r6, lr}

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 800252a:	f101 4580 	add.w	r5, r1, #1073741824	; 0x40000000
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 800252e:	461e      	mov	r6, r3

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002530:	9b04      	ldr	r3, [sp, #16]
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8002532:	4604      	mov	r4, r0

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002534:	1e68      	subs	r0, r5, #1
 8002536:	18c5      	adds	r5, r0, r3
{
  /* Assign filter taps */
  S->numTaps = numTaps;

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 8002538:	60a2      	str	r2, [r4, #8]
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
  /* Assign filter taps */
  S->numTaps = numTaps;
 800253a:	8021      	strh	r1, [r4, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 800253c:	4630      	mov	r0, r6
 800253e:	2100      	movs	r1, #0
 8002540:	00aa      	lsls	r2, r5, #2
 8002542:	f001 fd03 	bl	8003f4c <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002546:	6066      	str	r6, [r4, #4]
 8002548:	bd70      	pop	{r4, r5, r6, pc}
 800254a:	bf00      	nop

0800254c <arm_lms_norm_f32>:
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
 800254c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002550:	b088      	sub	sp, #32
  float32_t *pState = S->pState;                 /* State pointer */
  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
  float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
  float32_t mu = S->mu;                          /* Adaptive factor */
  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8002552:	f8b0 a000 	ldrh.w	sl, [r0]
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
 8002556:	9006      	str	r0, [sp, #24]
  float32_t *pState = S->pState;                 /* State pointer */
 8002558:	6840      	ldr	r0, [r0, #4]
  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 800255a:	9d06      	ldr	r5, [sp, #24]
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
  float32_t *pState = S->pState;                 /* State pointer */
 800255c:	9005      	str	r0, [sp, #20]
  energy = S->energy;
  x0 = S->x0;

  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1u)]);
 800255e:	f10a 36ff 	add.w	r6, sl, #4294967295
 8002562:	9607      	str	r6, [sp, #28]
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
 8002564:	469b      	mov	fp, r3
  energy = S->energy;
  x0 = S->x0;

  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002566:	9807      	ldr	r0, [sp, #28]
 8002568:	9b05      	ldr	r3, [sp, #20]
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
 800256a:	9203      	str	r2, [sp, #12]

#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
 800256c:	9e11      	ldr	r6, [sp, #68]	; 0x44
{
  float32_t *pState = S->pState;                 /* State pointer */
  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
  float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
  float32_t mu = S->mu;                          /* Adaptive factor */
 800256e:	9a06      	ldr	r2, [sp, #24]
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
  float32_t *pState = S->pState;                 /* State pointer */
  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8002570:	68af      	ldr	r7, [r5, #8]
  energy = S->energy;
  x0 = S->x0;

  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002572:	eb03 0580 	add.w	r5, r3, r0, lsl #2
{
  float32_t *pState = S->pState;                 /* State pointer */
  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
  float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
  float32_t mu = S->mu;                          /* Adaptive factor */
 8002576:	ed92 5a03 	vldr	s10, [r2, #12]
  /* Initializations of error,  difference, Coefficient update */
  e = 0.0f;
  d = 0.0f;
  w = 0.0f;

  energy = S->energy;
 800257a:	ed92 6a04 	vldr	s12, [r2, #16]
  x0 = S->x0;
 800257e:	edd2 7a05 	vldr	s15, [r2, #20]

  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8002582:	9502      	str	r5, [sp, #8]

#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
 8002584:	2e00      	cmp	r6, #0
 8002586:	f000 822c 	beq.w	80029e2 <arm_lms_norm_f32+0x496>
 800258a:	ea4f 039a 	mov.w	r3, sl, lsr #2
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800258e:	011c      	lsls	r4, r3, #4
 8002590:	f101 0804 	add.w	r8, r1, #4
 8002594:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002596:	9905      	ldr	r1, [sp, #20]
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
  float32_t *pState = S->pState;                 /* State pointer */
 8002598:	f8dd c014 	ldr.w	ip, [sp, #20]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800259c:	9001      	str	r0, [sp, #4]
 800259e:	f00a 0a03 	and.w	sl, sl, #3
 80025a2:	193a      	adds	r2, r7, r4
    /* Update the energy calculation */
    energy -= x0 * x0;
    energy += in * in;

    /* Set the accumulator to zero */
    sum = 0.0f;
 80025a4:	eddf 4ad0 	vldr	s9, [pc, #832]	; 80028e8 <arm_lms_norm_f32+0x39c>
    e = d - sum;
    *pErr++ = e;

    /* Calculation of Weighting factor for updating filter coefficients */
    /* epsilon value 0.000000119209289f */
    w = (e * mu) / (energy + 0.000000119209289f);
 80025a8:	eddf 5ace 	vldr	s11, [pc, #824]	; 80028e4 <arm_lms_norm_f32+0x398>
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 80025ac:	eb01 0904 	add.w	r9, r1, r4
 80025b0:	9204      	str	r2, [sp, #16]
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
  float32_t *pState = S->pState;                 /* State pointer */
 80025b2:	4656      	mov	r6, sl
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
  {
    /* Copy the new input sample into the state buffer */
    *pStateCurnt++ = *pSrc;
 80025b4:	9c02      	ldr	r4, [sp, #8]
 80025b6:	f858 5c04 	ldr.w	r5, [r8, #-4]
 80025ba:	f844 5b04 	str.w	r5, [r4], #4

    /* Read the sample from input buffer */
    in = *pSrc++;

    /* Update the energy calculation */
    energy -= x0 * x0;
 80025be:	ee07 6ae7 	vmls.f32	s12, s15, s15

    /* Initialize coeff pointer */
    pb = (pCoeffs);

    /* Read the sample from input buffer */
    in = *pSrc++;
 80025c2:	ed58 7a01 	vldr	s15, [r8, #-4]
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
  {
    /* Copy the new input sample into the state buffer */
    *pStateCurnt++ = *pSrc;
 80025c6:	9402      	str	r4, [sp, #8]
    /* Read the sample from input buffer */
    in = *pSrc++;

    /* Update the energy calculation */
    energy -= x0 * x0;
    energy += in * in;
 80025c8:	ee07 6aa7 	vmla.f32	s12, s15, s15
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 8203 	beq.w	80029d8 <arm_lms_norm_f32+0x48c>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80025d2:	ed9c 7a00 	vldr	s14, [ip]
 80025d6:	ed97 0a00 	vldr	s0, [r7]
 80025da:	eef0 6a64 	vmov.f32	s13, s9
 80025de:	ee47 6a00 	vmla.f32	s13, s14, s0
      sum += (*px++) * (*pb++);
 80025e2:	eddc 0a01 	vldr	s1, [ip, #4]
 80025e6:	ed97 1a01 	vldr	s2, [r7, #4]
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80025ea:	eef0 7a66 	vmov.f32	s15, s13
      sum += (*px++) * (*pb++);
 80025ee:	ee40 7a81 	vmla.f32	s15, s1, s2
      sum += (*px++) * (*pb++);
 80025f2:	eddc 1a02 	vldr	s3, [ip, #8]
 80025f6:	ed97 2a02 	vldr	s4, [r7, #8]
 80025fa:	ee41 7a82 	vmla.f32	s15, s3, s4
      sum += (*px++) * (*pb++);
 80025fe:	eddc 2a03 	vldr	s5, [ip, #12]
 8002602:	ed97 3a03 	vldr	s6, [r7, #12]
 8002606:	1e59      	subs	r1, r3, #1
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 8002608:	4608      	mov	r0, r1
 800260a:	f001 0501 	and.w	r5, r1, #1
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
 800260e:	ee42 7a83 	vmla.f32	s15, s5, s6
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002612:	f10c 0410 	add.w	r4, ip, #16
 8002616:	f107 0210 	add.w	r2, r7, #16
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 800261a:	2900      	cmp	r1, #0
 800261c:	d050      	beq.n	80026c0 <arm_lms_norm_f32+0x174>
 800261e:	b1dd      	cbz	r5, 8002658 <arm_lms_norm_f32+0x10c>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 8002620:	edd4 3a00 	vldr	s7, [r4]
 8002624:	ed97 4a04 	vldr	s8, [r7, #16]
 8002628:	ee43 7a84 	vmla.f32	s15, s7, s8
      sum += (*px++) * (*pb++);
 800262c:	ed94 0a01 	vldr	s0, [r4, #4]
 8002630:	ed92 7a01 	vldr	s14, [r2, #4]
 8002634:	ee40 7a07 	vmla.f32	s15, s0, s14
      sum += (*px++) * (*pb++);
 8002638:	edd4 6a02 	vldr	s13, [r4, #8]
 800263c:	edd2 0a02 	vldr	s1, [r2, #8]
 8002640:	ee46 7aa0 	vmla.f32	s15, s13, s1
      sum += (*px++) * (*pb++);
 8002644:	ed94 1a03 	vldr	s2, [r4, #12]
 8002648:	edd2 1a03 	vldr	s3, [r2, #12]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800264c:	3410      	adds	r4, #16
 800264e:	3210      	adds	r2, #16
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 8002650:	1e48      	subs	r0, r1, #1
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
 8002652:	ee41 7a21 	vmla.f32	s15, s2, s3
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 8002656:	d033      	beq.n	80026c0 <arm_lms_norm_f32+0x174>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 8002658:	ed94 2a00 	vldr	s4, [r4]
 800265c:	edd2 2a00 	vldr	s5, [r2]
 8002660:	ee42 7a22 	vmla.f32	s15, s4, s5
      sum += (*px++) * (*pb++);
 8002664:	ed94 3a01 	vldr	s6, [r4, #4]
 8002668:	edd2 3a01 	vldr	s7, [r2, #4]
 800266c:	ee43 7a23 	vmla.f32	s15, s6, s7
      sum += (*px++) * (*pb++);
 8002670:	ed94 4a02 	vldr	s8, [r4, #8]
 8002674:	ed92 0a02 	vldr	s0, [r2, #8]
 8002678:	ee44 7a00 	vmla.f32	s15, s8, s0
      sum += (*px++) * (*pb++);
 800267c:	edd4 6a03 	vldr	s13, [r4, #12]
 8002680:	ed92 7a03 	vldr	s14, [r2, #12]
 8002684:	ee46 7a87 	vmla.f32	s15, s13, s14
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 8002688:	edd4 0a04 	vldr	s1, [r4, #16]
 800268c:	ed92 1a04 	vldr	s2, [r2, #16]
 8002690:	ee40 7a81 	vmla.f32	s15, s1, s2
      sum += (*px++) * (*pb++);
 8002694:	edd4 1a05 	vldr	s3, [r4, #20]
 8002698:	ed92 2a05 	vldr	s4, [r2, #20]
 800269c:	ee41 7a82 	vmla.f32	s15, s3, s4
      sum += (*px++) * (*pb++);
 80026a0:	edd4 2a06 	vldr	s5, [r4, #24]
 80026a4:	ed92 3a06 	vldr	s6, [r2, #24]
 80026a8:	ee42 7a83 	vmla.f32	s15, s5, s6
      sum += (*px++) * (*pb++);
 80026ac:	edd4 3a07 	vldr	s7, [r4, #28]
 80026b0:	ed92 4a07 	vldr	s8, [r2, #28]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 80026b4:	3420      	adds	r4, #32
 80026b6:	3220      	adds	r2, #32
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 80026b8:	3802      	subs	r0, #2
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
 80026ba:	ee43 7a84 	vmla.f32	s15, s7, s8
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 80026be:	d1cb      	bne.n	8002658 <arm_lms_norm_f32+0x10c>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
      sum += (*px++) * (*pb++);
 80026c0:	9a04      	ldr	r2, [sp, #16]
 80026c2:	464c      	mov	r4, r9
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80026c4:	b32e      	cbz	r6, 8002712 <arm_lms_norm_f32+0x1c6>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80026c6:	ed94 0a00 	vldr	s0, [r4]
 80026ca:	ecf2 6a01 	vldmia	r2!, {s13}
 80026ce:	1e75      	subs	r5, r6, #1
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80026d0:	4629      	mov	r1, r5
 80026d2:	f005 0001 	and.w	r0, r5, #1
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80026d6:	ee40 7a26 	vmla.f32	s15, s0, s13
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80026da:	b1d5      	cbz	r5, 8002712 <arm_lms_norm_f32+0x1c6>
 80026dc:	b140      	cbz	r0, 80026f0 <arm_lms_norm_f32+0x1a4>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80026de:	3404      	adds	r4, #4
 80026e0:	edd4 0a00 	vldr	s1, [r4]
 80026e4:	ecb2 7a01 	vldmia	r2!, {s14}
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80026e8:	3901      	subs	r1, #1
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80026ea:	ee40 7a87 	vmla.f32	s15, s1, s14
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80026ee:	d010      	beq.n	8002712 <arm_lms_norm_f32+0x1c6>
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 80026f0:	4610      	mov	r0, r2
 80026f2:	ed94 1a01 	vldr	s2, [r4, #4]
 80026f6:	ecf0 1a01 	vldmia	r0!, {s3}
 80026fa:	ee41 7a21 	vmla.f32	s15, s2, s3
 80026fe:	ed92 2a01 	vldr	s4, [r2, #4]
 8002702:	edd4 2a02 	vldr	s5, [r4, #8]
 8002706:	1d02      	adds	r2, r0, #4
 8002708:	3408      	adds	r4, #8
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 800270a:	3902      	subs	r1, #2
    {
      /* Perform the multiply-accumulate */
      sum += (*px++) * (*pb++);
 800270c:	ee42 7a82 	vmla.f32	s15, s5, s4
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 8002710:	d1ee      	bne.n	80026f0 <arm_lms_norm_f32+0x1a4>
      /* Decrement the loop counter */
      tapCnt--;
    }

    /* The result in the accumulator, store in the destination buffer. */
    *pOut++ = sum;
 8002712:	eceb 7a01 	vstmia	fp!, {s15}

    /* Compute and store error */
    d = (float32_t) (*pRef++);
 8002716:	9a03      	ldr	r2, [sp, #12]
    e = d - sum;
    *pErr++ = e;
 8002718:	9c10      	ldr	r4, [sp, #64]	; 0x40

    /* The result in the accumulator, store in the destination buffer. */
    *pOut++ = sum;

    /* Compute and store error */
    d = (float32_t) (*pRef++);
 800271a:	ecb2 3a01 	vldmia	r2!, {s6}
    e = d - sum;
 800271e:	ee73 3a67 	vsub.f32	s7, s6, s15
    *pErr++ = e;

    /* Calculation of Weighting factor for updating filter coefficients */
    /* epsilon value 0.000000119209289f */
    w = (e * mu) / (energy + 0.000000119209289f);
 8002722:	ee36 4a25 	vadd.f32	s8, s12, s11
 8002726:	ee23 0a85 	vmul.f32	s0, s7, s10
    *pOut++ = sum;

    /* Compute and store error */
    d = (float32_t) (*pRef++);
    e = d - sum;
    *pErr++ = e;
 800272a:	ece4 3a01 	vstmia	r4!, {s7}

    /* The result in the accumulator, store in the destination buffer. */
    *pOut++ = sum;

    /* Compute and store error */
    d = (float32_t) (*pRef++);
 800272e:	9203      	str	r2, [sp, #12]
    e = d - sum;
    *pErr++ = e;
 8002730:	9410      	str	r4, [sp, #64]	; 0x40

    /* Calculation of Weighting factor for updating filter coefficients */
    /* epsilon value 0.000000119209289f */
    w = (e * mu) / (energy + 0.000000119209289f);
 8002732:	eec0 7a04 	vdiv.f32	s15, s0, s8

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 814b 	beq.w	80029d2 <arm_lms_norm_f32+0x486>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 800273c:	eddc 6a00 	vldr	s13, [ip]
 8002740:	edd7 0a00 	vldr	s1, [r7]
 8002744:	ee47 0aa6 	vmla.f32	s1, s15, s13
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002748:	463c      	mov	r4, r7

    /* Update filter coefficients */
    while(tapCnt > 0u)
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 800274a:	3410      	adds	r4, #16
 800274c:	ed44 0a04 	vstr	s1, [r4, #-16]
      pb++;

      *pb += w * (*px++);
 8002750:	ed97 7a01 	vldr	s14, [r7, #4]
 8002754:	ed9c 1a01 	vldr	s2, [ip, #4]
 8002758:	ee07 7a81 	vmla.f32	s14, s15, s2
      pb++;

      *pb += w * (*px++);
 800275c:	ed97 2a02 	vldr	s4, [r7, #8]
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002760:	ed87 7a01 	vstr	s14, [r7, #4]
      pb++;

      *pb += w * (*px++);
 8002764:	eddc 1a02 	vldr	s3, [ip, #8]
 8002768:	ee07 2aa1 	vmla.f32	s4, s15, s3
      pb++;

      *pb += w * (*px++);
 800276c:	edd7 2a03 	vldr	s5, [r7, #12]
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002770:	ed87 2a02 	vstr	s4, [r7, #8]
      pb++;

      *pb += w * (*px++);
 8002774:	ed9c 3a03 	vldr	s6, [ip, #12]
 8002778:	ee47 2a83 	vmla.f32	s5, s15, s6
 800277c:	1e58      	subs	r0, r3, #1

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 800277e:	4682      	mov	sl, r0
 8002780:	f000 0501 	and.w	r5, r0, #1
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002784:	edc7 2a03 	vstr	s5, [r7, #12]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002788:	f10c 0110 	add.w	r1, ip, #16
 800278c:	3410      	adds	r4, #16
 800278e:	f107 0214 	add.w	r2, r7, #20

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 8002792:	2800      	cmp	r0, #0
 8002794:	d073      	beq.n	800287e <arm_lms_norm_f32+0x332>
 8002796:	b335      	cbz	r5, 80027e6 <arm_lms_norm_f32+0x29a>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 8002798:	edd1 3a00 	vldr	s7, [r1]
 800279c:	ed14 4a04 	vldr	s8, [r4, #-16]
 80027a0:	ee07 4aa3 	vmla.f32	s8, s15, s7
 80027a4:	ed04 4a04 	vstr	s8, [r4, #-16]
      pb++;

      *pb += w * (*px++);
 80027a8:	edd7 6a05 	vldr	s13, [r7, #20]
 80027ac:	ed91 0a01 	vldr	s0, [r1, #4]
 80027b0:	ee47 6a80 	vmla.f32	s13, s15, s0
 80027b4:	3410      	adds	r4, #16
 80027b6:	edc7 6a05 	vstr	s13, [r7, #20]
      pb++;

      *pb += w * (*px++);
 80027ba:	edd1 0a02 	vldr	s1, [r1, #8]
 80027be:	ed92 1a01 	vldr	s2, [r2, #4]
 80027c2:	ee07 1aa0 	vmla.f32	s2, s15, s1
      pb++;

      *pb += w * (*px++);
 80027c6:	ed92 7a02 	vldr	s14, [r2, #8]
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 80027ca:	ed82 1a01 	vstr	s2, [r2, #4]
      pb++;

      *pb += w * (*px++);
 80027ce:	edd1 1a03 	vldr	s3, [r1, #12]
 80027d2:	ee07 7aa1 	vmla.f32	s14, s15, s3
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 80027d6:	3110      	adds	r1, #16

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 80027d8:	f1b0 0a01 	subs.w	sl, r0, #1
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 80027dc:	ed82 7a02 	vstr	s14, [r2, #8]
 80027e0:	f107 0224 	add.w	r2, r7, #36	; 0x24

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 80027e4:	d04b      	beq.n	800287e <arm_lms_norm_f32+0x332>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 80027e6:	ed91 2a00 	vldr	s4, [r1]
 80027ea:	ed54 2a04 	vldr	s5, [r4, #-16]
 80027ee:	ee47 2a82 	vmla.f32	s5, s15, s4
 80027f2:	4625      	mov	r5, r4
 80027f4:	ed44 2a04 	vstr	s5, [r4, #-16]
      pb++;

      *pb += w * (*px++);
 80027f8:	ed91 3a01 	vldr	s6, [r1, #4]
 80027fc:	edd2 3a00 	vldr	s7, [r2]
 8002800:	ee47 3a83 	vmla.f32	s7, s15, s6
      pb++;

      *pb += w * (*px++);
 8002804:	ed92 4a01 	vldr	s8, [r2, #4]
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002808:	edc2 3a00 	vstr	s7, [r2]
      pb++;

      *pb += w * (*px++);
 800280c:	ed91 0a02 	vldr	s0, [r1, #8]
 8002810:	ee07 4a80 	vmla.f32	s8, s15, s0
      pb++;

      *pb += w * (*px++);
 8002814:	edd2 0a02 	vldr	s1, [r2, #8]
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002818:	ed82 4a01 	vstr	s8, [r2, #4]
      pb++;

      *pb += w * (*px++);
 800281c:	edd1 6a03 	vldr	s13, [r1, #12]
 8002820:	ee47 0aa6 	vmla.f32	s1, s15, s13

    /* Update filter coefficients */
    while(tapCnt > 0u)
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 8002824:	4628      	mov	r0, r5
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002826:	edc2 0a02 	vstr	s1, [r2, #8]

    /* Update filter coefficients */
    while(tapCnt > 0u)
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 800282a:	ed91 1a04 	vldr	s2, [r1, #16]
 800282e:	ed90 7a00 	vldr	s14, [r0]
 8002832:	ee07 7a81 	vmla.f32	s14, s15, s2
 8002836:	3510      	adds	r5, #16
 8002838:	ed05 7a04 	vstr	s14, [r5, #-16]
      pb++;

      *pb += w * (*px++);
 800283c:	ed91 2a05 	vldr	s4, [r1, #20]
 8002840:	edd2 1a04 	vldr	s3, [r2, #16]
 8002844:	ee47 1a82 	vmla.f32	s3, s15, s4
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002848:	f101 0410 	add.w	r4, r1, #16
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 800284c:	edc2 1a04 	vstr	s3, [r2, #16]
      pb++;

      *pb += w * (*px++);
 8002850:	ed92 3a05 	vldr	s6, [r2, #20]
 8002854:	edd4 2a02 	vldr	s5, [r4, #8]
 8002858:	ee07 3aa2 	vmla.f32	s6, s15, s5
      pb++;

      *pb += w * (*px++);
 800285c:	edd2 3a06 	vldr	s7, [r2, #24]
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 8002860:	ed82 3a05 	vstr	s6, [r2, #20]
      pb++;

      *pb += w * (*px++);
 8002864:	ed94 4a03 	vldr	s8, [r4, #12]
 8002868:	ee47 3a84 	vmla.f32	s7, s15, s8
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800286c:	3120      	adds	r1, #32
      pb++;

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
 800286e:	edc2 3a06 	vstr	s7, [r2, #24]
 8002872:	3220      	adds	r2, #32

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 8002874:	f1ba 0a02 	subs.w	sl, sl, #2
 8002878:	f105 0410 	add.w	r4, r5, #16
 800287c:	d1b3      	bne.n	80027e6 <arm_lms_norm_f32+0x29a>

      *pb += w * (*px++);
      pb++;

      *pb += w * (*px++);
      pb++;
 800287e:	9d04      	ldr	r5, [sp, #16]
 8002880:	464c      	mov	r4, r9
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 8002882:	b39e      	cbz	r6, 80028ec <arm_lms_norm_f32+0x3a0>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 8002884:	ed95 0a00 	vldr	s0, [r5]
 8002888:	edd4 0a00 	vldr	s1, [r4]
 800288c:	ee07 0aa0 	vmla.f32	s0, s15, s1
 8002890:	1e72      	subs	r2, r6, #1
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 8002892:	4611      	mov	r1, r2
 8002894:	f002 0001 	and.w	r0, r2, #1
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 8002898:	eca5 0a01 	vstmia	r5!, {s0}
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 800289c:	b332      	cbz	r2, 80028ec <arm_lms_norm_f32+0x3a0>
 800289e:	b150      	cbz	r0, 80028b6 <arm_lms_norm_f32+0x36a>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 80028a0:	3404      	adds	r4, #4
 80028a2:	ed95 1a00 	vldr	s2, [r5]
 80028a6:	edd4 6a00 	vldr	s13, [r4]
 80028aa:	ee07 1aa6 	vmla.f32	s2, s15, s13
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80028ae:	3901      	subs	r1, #1
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 80028b0:	eca5 1a01 	vstmia	r5!, {s2}
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80028b4:	d01a      	beq.n	80028ec <arm_lms_norm_f32+0x3a0>
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 80028b6:	ed95 7a00 	vldr	s14, [r5]
 80028ba:	edd4 1a01 	vldr	s3, [r4, #4]
 80028be:	ee07 7aa1 	vmla.f32	s14, s15, s3
 80028c2:	4628      	mov	r0, r5
 80028c4:	eca0 7a01 	vstmia	r0!, {s14}
 80028c8:	edd4 2a02 	vldr	s5, [r4, #8]
 80028cc:	ed95 2a01 	vldr	s4, [r5, #4]
 80028d0:	ee07 2aa2 	vmla.f32	s4, s15, s5
 80028d4:	4605      	mov	r5, r0
 80028d6:	3408      	adds	r4, #8
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80028d8:	3902      	subs	r1, #2
    {
      /* Perform the multiply-accumulate */
      *pb += w * (*px++);
 80028da:	eca5 2a01 	vstmia	r5!, {s4}
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4u;

    while(tapCnt > 0u)
 80028de:	d1ea      	bne.n	80028b6 <arm_lms_norm_f32+0x36a>
 80028e0:	e004      	b.n	80028ec <arm_lms_norm_f32+0x3a0>
 80028e2:	bf00      	nop
 80028e4:	34000000 	.word	0x34000000
 80028e8:	00000000 	.word	0x00000000

#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
 80028ec:	9d01      	ldr	r5, [sp, #4]
 80028ee:	1e6a      	subs	r2, r5, #1

      /* Decrement the loop counter */
      tapCnt--;
    }

    x0 = *pState;
 80028f0:	ecfc 7a01 	vldmia	ip!, {s15}
 80028f4:	f108 0804 	add.w	r8, r8, #4
 80028f8:	f109 0904 	add.w	r9, r9, #4

#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  while(blkCnt > 0u)
 80028fc:	9201      	str	r2, [sp, #4]
 80028fe:	f47f ae59 	bne.w	80025b4 <arm_lms_norm_f32+0x68>
 8002902:	9b05      	ldr	r3, [sp, #20]
 8002904:	9911      	ldr	r1, [sp, #68]	; 0x44
 8002906:	eb03 0581 	add.w	r5, r3, r1, lsl #2

    /* Decrement the loop counter */
    blkCnt--;
  }

  S->energy = energy;
 800290a:	9e06      	ldr	r6, [sp, #24]

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 800290c:	9807      	ldr	r0, [sp, #28]

    /* Decrement the loop counter */
    blkCnt--;
  }

  S->energy = energy;
 800290e:	ed86 6a04 	vstr	s12, [r6, #16]
  S->x0 = x0;
 8002912:	edc6 7a05 	vstr	s15, [r6, #20]

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 8002916:	0886      	lsrs	r6, r0, #2
 8002918:	d065      	beq.n	80029e6 <arm_lms_norm_f32+0x49a>
  {
    *pStateCurnt++ = *pState++;
 800291a:	682a      	ldr	r2, [r5, #0]
 800291c:	9905      	ldr	r1, [sp, #20]
 800291e:	600a      	str	r2, [r1, #0]
    *pStateCurnt++ = *pState++;
 8002920:	6868      	ldr	r0, [r5, #4]
 8002922:	6048      	str	r0, [r1, #4]
    *pStateCurnt++ = *pState++;
 8002924:	68ab      	ldr	r3, [r5, #8]
 8002926:	608b      	str	r3, [r1, #8]
    *pStateCurnt++ = *pState++;
 8002928:	68ea      	ldr	r2, [r5, #12]
 800292a:	9b05      	ldr	r3, [sp, #20]
 800292c:	1e71      	subs	r1, r6, #1

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 800292e:	4608      	mov	r0, r1
  {
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
 8002930:	60da      	str	r2, [r3, #12]
 8002932:	f001 0101 	and.w	r1, r1, #1
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002936:	3310      	adds	r3, #16
 8002938:	f105 0210 	add.w	r2, r5, #16

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 800293c:	b318      	cbz	r0, 8002986 <arm_lms_norm_f32+0x43a>
 800293e:	b159      	cbz	r1, 8002958 <arm_lms_norm_f32+0x40c>
  {
    *pStateCurnt++ = *pState++;
 8002940:	6811      	ldr	r1, [r2, #0]
 8002942:	6019      	str	r1, [r3, #0]
    *pStateCurnt++ = *pState++;
 8002944:	6851      	ldr	r1, [r2, #4]
 8002946:	6059      	str	r1, [r3, #4]
    *pStateCurnt++ = *pState++;
 8002948:	6891      	ldr	r1, [r2, #8]
 800294a:	6099      	str	r1, [r3, #8]
    *pStateCurnt++ = *pState++;
 800294c:	68d1      	ldr	r1, [r2, #12]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800294e:	3210      	adds	r2, #16
  while(tapCnt > 0u)
  {
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
 8002950:	60d9      	str	r1, [r3, #12]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002952:	3310      	adds	r3, #16

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 8002954:	3801      	subs	r0, #1
 8002956:	d016      	beq.n	8002986 <arm_lms_norm_f32+0x43a>
  {
    *pStateCurnt++ = *pState++;
 8002958:	6814      	ldr	r4, [r2, #0]
 800295a:	601c      	str	r4, [r3, #0]
    *pStateCurnt++ = *pState++;
 800295c:	6851      	ldr	r1, [r2, #4]
 800295e:	6059      	str	r1, [r3, #4]
    *pStateCurnt++ = *pState++;
 8002960:	6894      	ldr	r4, [r2, #8]
 8002962:	609c      	str	r4, [r3, #8]
    *pStateCurnt++ = *pState++;
 8002964:	68d1      	ldr	r1, [r2, #12]
 8002966:	60d9      	str	r1, [r3, #12]
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
  {
    *pStateCurnt++ = *pState++;
 8002968:	6914      	ldr	r4, [r2, #16]
 800296a:	611c      	str	r4, [r3, #16]
    *pStateCurnt++ = *pState++;
 800296c:	6954      	ldr	r4, [r2, #20]
 800296e:	615c      	str	r4, [r3, #20]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002970:	f103 0110 	add.w	r1, r3, #16
  /* copy data */
  while(tapCnt > 0u)
  {
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
 8002974:	6993      	ldr	r3, [r2, #24]
 8002976:	608b      	str	r3, [r1, #8]
    *pStateCurnt++ = *pState++;
 8002978:	69d4      	ldr	r4, [r2, #28]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800297a:	3220      	adds	r2, #32

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 800297c:	3802      	subs	r0, #2
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 800297e:	f101 0310 	add.w	r3, r1, #16
  while(tapCnt > 0u)
  {
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
    *pStateCurnt++ = *pState++;
 8002982:	60cc      	str	r4, [r1, #12]

  /* Loop unrolling for (numTaps - 1u)/4 samples copy */
  tapCnt = (numTaps - 1u) >> 2u;

  /* copy data */
  while(tapCnt > 0u)
 8002984:	d1e8      	bne.n	8002958 <arm_lms_norm_f32+0x40c>
 8002986:	9a05      	ldr	r2, [sp, #20]
   * @param[out] *pErr points to the block of error data.    
   * @param[in] blockSize number of samples to process.    
   * @return none.    
   */

void arm_lms_norm_f32(
 8002988:	0136      	lsls	r6, r6, #4
 800298a:	1993      	adds	r3, r2, r6
 800298c:	19ad      	adds	r5, r5, r6

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 800298e:	9807      	ldr	r0, [sp, #28]
 8002990:	f010 0103 	ands.w	r1, r0, #3
 8002994:	d019      	beq.n	80029ca <arm_lms_norm_f32+0x47e>
 8002996:	3901      	subs	r1, #1
  {
    *pStateCurnt++ = *pState++;
 8002998:	682c      	ldr	r4, [r5, #0]

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 800299a:	460a      	mov	r2, r1
 800299c:	4628      	mov	r0, r5
 800299e:	f001 0101 	and.w	r1, r1, #1
  {
    *pStateCurnt++ = *pState++;
 80029a2:	f843 4b04 	str.w	r4, [r3], #4

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 80029a6:	b182      	cbz	r2, 80029ca <arm_lms_norm_f32+0x47e>
 80029a8:	b129      	cbz	r1, 80029b6 <arm_lms_norm_f32+0x46a>
  {
    *pStateCurnt++ = *pState++;
 80029aa:	f850 1f04 	ldr.w	r1, [r0, #4]!

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 80029ae:	3a01      	subs	r2, #1
  {
    *pStateCurnt++ = *pState++;
 80029b0:	f843 1b04 	str.w	r1, [r3], #4

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 80029b4:	d009      	beq.n	80029ca <arm_lms_norm_f32+0x47e>
  {
    *pStateCurnt++ = *pState++;
 80029b6:	6844      	ldr	r4, [r0, #4]
 80029b8:	4619      	mov	r1, r3
 80029ba:	f841 4b04 	str.w	r4, [r1], #4
 80029be:	6884      	ldr	r4, [r0, #8]
 80029c0:	3008      	adds	r0, #8
 80029c2:	605c      	str	r4, [r3, #4]
 80029c4:	1d0b      	adds	r3, r1, #4

  /* Calculate remaining number of copies */
  tapCnt = (numTaps - 1u) % 0x4u;

  /* Copy the remaining q31_t data */
  while(tapCnt > 0u)
 80029c6:	3a02      	subs	r2, #2
 80029c8:	d1f5      	bne.n	80029b6 <arm_lms_norm_f32+0x46a>
    tapCnt--;
  }

#endif /*   #ifndef ARM_MATH_CM0_FAMILY */

}
 80029ca:	b008      	add	sp, #32
 80029cc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029d0:	4770      	bx	lr

    /* Initialize pState pointer */
    px = pState;

    /* Initialize coeff pointer */
    pb = (pCoeffs);
 80029d2:	463d      	mov	r5, r7

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    /* Update filter coefficients */
    while(tapCnt > 0u)
 80029d4:	4664      	mov	r4, ip
 80029d6:	e754      	b.n	8002882 <arm_lms_norm_f32+0x336>
    /* Update the energy calculation */
    energy -= x0 * x0;
    energy += in * in;

    /* Set the accumulator to zero */
    sum = 0.0f;
 80029d8:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 80028e8 <arm_lms_norm_f32+0x39c>

    /* Initialize pState pointer */
    px = pState;

    /* Initialize coeff pointer */
    pb = (pCoeffs);
 80029dc:	463a      	mov	r2, r7
    sum = 0.0f;

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;

    while(tapCnt > 0u)
 80029de:	4664      	mov	r4, ip
 80029e0:	e670      	b.n	80026c4 <arm_lms_norm_f32+0x178>
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize)
{
  float32_t *pState = S->pState;                 /* State pointer */
 80029e2:	9d05      	ldr	r5, [sp, #20]
 80029e4:	e791      	b.n	800290a <arm_lms_norm_f32+0x3be>
  /* Processing is complete. Now copy the last numTaps - 1 samples to the    
     satrt of the state buffer. This prepares the state buffer for the    
     next function call. */

  /* Points to the start of the pState buffer */
  pStateCurnt = S->pState;
 80029e6:	9b05      	ldr	r3, [sp, #20]
 80029e8:	e7d1      	b.n	800298e <arm_lms_norm_f32+0x442>
 80029ea:	bf00      	nop

080029ec <arm_lms_norm_init_f32>:
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize)
{
 80029ec:	b570      	push	{r4, r5, r6, lr}

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 80029ee:	f101 4580 	add.w	r5, r1, #1073741824	; 0x40000000
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize)
{
 80029f2:	461e      	mov	r6, r3

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 80029f4:	9b05      	ldr	r3, [sp, #20]
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize)
{
 80029f6:	4604      	mov	r4, r0

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 80029f8:	1e68      	subs	r0, r5, #1
 80029fa:	18c5      	adds	r5, r0, r3
{
  /* Assign filter taps */
  S->numTaps = numTaps;

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 80029fc:	60a2      	str	r2, [r4, #8]
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize)
{
  /* Assign filter taps */
  S->numTaps = numTaps;
 80029fe:	8021      	strh	r1, [r4, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002a00:	00aa      	lsls	r2, r5, #2
 8002a02:	2100      	movs	r1, #0
 8002a04:	4630      	mov	r0, r6
 8002a06:	f001 faa1 	bl	8003f4c <memset>

  /* Assign state pointer */
  S->pState = pState;

  /* Assign Step size value */
  S->mu = mu;
 8002a0a:	9a04      	ldr	r2, [sp, #16]

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));

  /* Assign state pointer */
  S->pState = pState;
 8002a0c:	6066      	str	r6, [r4, #4]

  /* Assign Step size value */
  S->mu = mu;

  /* Initialise Energy to zero */
  S->energy = 0.0f;
 8002a0e:	2100      	movs	r1, #0

  /* Assign state pointer */
  S->pState = pState;

  /* Assign Step size value */
  S->mu = mu;
 8002a10:	60e2      	str	r2, [r4, #12]

  /* Initialise Energy to zero */
  S->energy = 0.0f;
 8002a12:	6121      	str	r1, [r4, #16]

  /* Initialise x0 to zero */
  S->x0 = 0.0f;
 8002a14:	6161      	str	r1, [r4, #20]

  /* Clear state buffer and size is always blockSize + numTaps - 1 */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));

  /* Assign state pointer */
  S->pState = pState;
 8002a16:	bd70      	pop	{r4, r5, r6, pc}

08002a18 <arm_abs_f32>:
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002a18:	ea5f 0c92 	movs.w	ip, r2, lsr #2

void arm_abs_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 8002a1c:	b4f0      	push	{r4, r5, r6, r7}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002a1e:	d07b      	beq.n	8002b18 <arm_abs_f32+0x100>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    /* read sample from source */
    in1 = *pSrc;
 8002a20:	ed90 6a00 	vldr	s12, [r0]
    in2 = *(pSrc + 1);
 8002a24:	edd0 6a01 	vldr	s13, [r0, #4]
    in3 = *(pSrc + 2);
 8002a28:	ed90 7a02 	vldr	s14, [r0, #8]

    /* find absolute value */
    in1 = fabsf(in1);

    /* read sample from source */
    in4 = *(pSrc + 3);
 8002a2c:	edd0 7a03 	vldr	s15, [r0, #12]
 8002a30:	f10c 33ff 	add.w	r3, ip, #4294967295
    in1 = *pSrc;
    in2 = *(pSrc + 1);
    in3 = *(pSrc + 2);

    /* find absolute value */
    in1 = fabsf(in1);
 8002a34:	eeb0 0ac6 	vabs.f32	s0, s12

    /* read sample from source */
    in4 = *(pSrc + 3);

    /* find absolute value */
    in2 = fabsf(in2);
 8002a38:	eef0 0ae6 	vabs.f32	s1, s13

    /* read sample from source */
    *pDst = in1;

    /* find absolute value */
    in3 = fabsf(in3);
 8002a3c:	eeb0 1ac7 	vabs.f32	s2, s14

    /* find absolute value */
    in4 = fabsf(in4);
 8002a40:	eef0 1ae7 	vabs.f32	s3, s15
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002a44:	461f      	mov	r7, r3
 8002a46:	f003 0501 	and.w	r5, r3, #1

    /* find absolute value */
    in2 = fabsf(in2);

    /* read sample from source */
    *pDst = in1;
 8002a4a:	ed81 0a00 	vstr	s0, [r1]

    /* find absolute value */
    in4 = fabsf(in4);

    /* store result to destination */
    *(pDst + 1) = in2;
 8002a4e:	edc1 0a01 	vstr	s1, [r1, #4]

    /* store result to destination */
    *(pDst + 2) = in3;
 8002a52:	ed81 1a02 	vstr	s2, [r1, #8]

    /* store result to destination */
    *(pDst + 3) = in4;
 8002a56:	edc1 1a03 	vstr	s3, [r1, #12]


    /* Update source pointer to process next sampels */
    pSrc += 4u;
 8002a5a:	f100 0410 	add.w	r4, r0, #16

    /* Update destination pointer to process next sampels */
    pDst += 4u;
 8002a5e:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002a62:	2f00      	cmp	r7, #0
 8002a64:	d054      	beq.n	8002b10 <arm_abs_f32+0xf8>
 8002a66:	b1dd      	cbz	r5, 8002aa0 <arm_abs_f32+0x88>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    /* read sample from source */
    in1 = *pSrc;
 8002a68:	ed94 2a00 	vldr	s4, [r4]
    in2 = *(pSrc + 1);
 8002a6c:	edd4 2a01 	vldr	s5, [r4, #4]
    in3 = *(pSrc + 2);
 8002a70:	ed94 3a02 	vldr	s6, [r4, #8]

    /* find absolute value */
    in1 = fabsf(in1);

    /* read sample from source */
    in4 = *(pSrc + 3);
 8002a74:	edd4 3a03 	vldr	s7, [r4, #12]
    in1 = *pSrc;
    in2 = *(pSrc + 1);
    in3 = *(pSrc + 2);

    /* find absolute value */
    in1 = fabsf(in1);
 8002a78:	eeb0 4ac2 	vabs.f32	s8, s4

    /* read sample from source */
    in4 = *(pSrc + 3);

    /* find absolute value */
    in2 = fabsf(in2);
 8002a7c:	eef0 4ae2 	vabs.f32	s9, s5

    /* read sample from source */
    *pDst = in1;

    /* find absolute value */
    in3 = fabsf(in3);
 8002a80:	eeb0 5ac3 	vabs.f32	s10, s6

    /* find absolute value */
    in4 = fabsf(in4);
 8002a84:	eef0 5ae3 	vabs.f32	s11, s7

    /* find absolute value */
    in2 = fabsf(in2);

    /* read sample from source */
    *pDst = in1;
 8002a88:	ed83 4a00 	vstr	s8, [r3]

    /* find absolute value */
    in4 = fabsf(in4);

    /* store result to destination */
    *(pDst + 1) = in2;
 8002a8c:	edc3 4a01 	vstr	s9, [r3, #4]

    /* store result to destination */
    *(pDst + 2) = in3;
 8002a90:	ed83 5a02 	vstr	s10, [r3, #8]

    /* store result to destination */
    *(pDst + 3) = in4;
 8002a94:	edc3 5a03 	vstr	s11, [r3, #12]


    /* Update source pointer to process next sampels */
    pSrc += 4u;
 8002a98:	3410      	adds	r4, #16

    /* Update destination pointer to process next sampels */
    pDst += 4u;
 8002a9a:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002a9c:	3f01      	subs	r7, #1
 8002a9e:	d037      	beq.n	8002b10 <arm_abs_f32+0xf8>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    /* read sample from source */
    in1 = *pSrc;
 8002aa0:	ed94 6a00 	vldr	s12, [r4]
    in2 = *(pSrc + 1);
 8002aa4:	edd4 6a01 	vldr	s13, [r4, #4]
    in3 = *(pSrc + 2);
 8002aa8:	ed94 7a02 	vldr	s14, [r4, #8]

    /* find absolute value */
    in1 = fabsf(in1);

    /* read sample from source */
    in4 = *(pSrc + 3);
 8002aac:	edd4 7a03 	vldr	s15, [r4, #12]
    in1 = *pSrc;
    in2 = *(pSrc + 1);
    in3 = *(pSrc + 2);

    /* find absolute value */
    in1 = fabsf(in1);
 8002ab0:	eeb0 0ac6 	vabs.f32	s0, s12

    /* read sample from source */
    in4 = *(pSrc + 3);

    /* find absolute value */
    in2 = fabsf(in2);
 8002ab4:	eef0 0ae6 	vabs.f32	s1, s13

    /* read sample from source */
    *pDst = in1;

    /* find absolute value */
    in3 = fabsf(in3);
 8002ab8:	eeb0 1ac7 	vabs.f32	s2, s14

    /* find absolute value */
    in4 = fabsf(in4);
 8002abc:	eef0 1ae7 	vabs.f32	s3, s15

    /* find absolute value */
    in2 = fabsf(in2);

    /* read sample from source */
    *pDst = in1;
 8002ac0:	ed83 0a00 	vstr	s0, [r3]

    /* find absolute value */
    in4 = fabsf(in4);

    /* store result to destination */
    *(pDst + 1) = in2;
 8002ac4:	edc3 0a01 	vstr	s1, [r3, #4]

    /* store result to destination */
    *(pDst + 2) = in3;
 8002ac8:	ed83 1a02 	vstr	s2, [r3, #8]

    /* store result to destination */
    *(pDst + 3) = in4;
 8002acc:	edc3 1a03 	vstr	s3, [r3, #12]
  while(blkCnt > 0u)
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    /* read sample from source */
    in1 = *pSrc;
 8002ad0:	ed94 2a04 	vldr	s4, [r4, #16]
    in2 = *(pSrc + 1);
 8002ad4:	edd4 2a05 	vldr	s5, [r4, #20]
    in3 = *(pSrc + 2);
 8002ad8:	ed94 3a06 	vldr	s6, [r4, #24]

    /* find absolute value */
    in1 = fabsf(in1);

    /* read sample from source */
    in4 = *(pSrc + 3);
 8002adc:	edd4 3a07 	vldr	s7, [r4, #28]
    in1 = *pSrc;
    in2 = *(pSrc + 1);
    in3 = *(pSrc + 2);

    /* find absolute value */
    in1 = fabsf(in1);
 8002ae0:	eeb0 4ac2 	vabs.f32	s8, s4

    /* read sample from source */
    in4 = *(pSrc + 3);

    /* find absolute value */
    in2 = fabsf(in2);
 8002ae4:	eef0 4ae2 	vabs.f32	s9, s5

    /* read sample from source */
    *pDst = in1;

    /* find absolute value */
    in3 = fabsf(in3);
 8002ae8:	eeb0 5ac3 	vabs.f32	s10, s6

    /* find absolute value */
    in4 = fabsf(in4);
 8002aec:	eef0 5ae3 	vabs.f32	s11, s7
    /* store result to destination */
    *(pDst + 3) = in4;


    /* Update source pointer to process next sampels */
    pSrc += 4u;
 8002af0:	f104 0610 	add.w	r6, r4, #16

    /* Update destination pointer to process next sampels */
    pDst += 4u;
 8002af4:	f103 0510 	add.w	r5, r3, #16

    /* find absolute value */
    in2 = fabsf(in2);

    /* read sample from source */
    *pDst = in1;
 8002af8:	ed83 4a04 	vstr	s8, [r3, #16]
    /* store result to destination */
    *(pDst + 3) = in4;


    /* Update source pointer to process next sampels */
    pSrc += 4u;
 8002afc:	3420      	adds	r4, #32

    /* find absolute value */
    in4 = fabsf(in4);

    /* store result to destination */
    *(pDst + 1) = in2;
 8002afe:	edc3 4a05 	vstr	s9, [r3, #20]

    /* store result to destination */
    *(pDst + 2) = in3;
 8002b02:	ed83 5a06 	vstr	s10, [r3, #24]

    /* store result to destination */
    *(pDst + 3) = in4;
 8002b06:	edc3 5a07 	vstr	s11, [r3, #28]

    /* Update source pointer to process next sampels */
    pSrc += 4u;

    /* Update destination pointer to process next sampels */
    pDst += 4u;
 8002b0a:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002b0c:	3f02      	subs	r7, #2
 8002b0e:	d1c7      	bne.n	8002aa0 <arm_abs_f32+0x88>
 * @param[out]      *pDst points to the output buffer        
 * @param[in]       blockSize number of samples in each vector        
 * @return none.        
 */

void arm_abs_f32(
 8002b10:	ea4f 130c 	mov.w	r3, ip, lsl #4
 8002b14:	18c0      	adds	r0, r0, r3
 8002b16:	18c9      	adds	r1, r1, r3
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b18:	f012 0203 	ands.w	r2, r2, #3
 8002b1c:	d025      	beq.n	8002b6a <arm_abs_f32+0x152>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    *pDst++ = fabsf(*pSrc++);
 8002b1e:	ed90 6a00 	vldr	s12, [r0]
 8002b22:	3a01      	subs	r2, #1
 8002b24:	eef0 6ac6 	vabs.f32	s13, s12
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b28:	4613      	mov	r3, r2
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    *pDst++ = fabsf(*pSrc++);
 8002b2a:	ece1 6a01 	vstmia	r1!, {s13}
 8002b2e:	f002 0201 	and.w	r2, r2, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b32:	b1d3      	cbz	r3, 8002b6a <arm_abs_f32+0x152>
 8002b34:	b142      	cbz	r2, 8002b48 <arm_abs_f32+0x130>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    *pDst++ = fabsf(*pSrc++);
 8002b36:	3004      	adds	r0, #4
 8002b38:	ed90 7a00 	vldr	s14, [r0]
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b3c:	3b01      	subs	r3, #1
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    *pDst++ = fabsf(*pSrc++);
 8002b3e:	eef0 7ac7 	vabs.f32	s15, s14
 8002b42:	ece1 7a01 	vstmia	r1!, {s15}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b46:	d010      	beq.n	8002b6a <arm_abs_f32+0x152>
  {
    /* C = |A| */
    /* Calculate absolute and then store the results in the destination buffer. */
    *pDst++ = fabsf(*pSrc++);
 8002b48:	ed90 0a01 	vldr	s0, [r0, #4]
 8002b4c:	460a      	mov	r2, r1
 8002b4e:	eef0 0ac0 	vabs.f32	s1, s0
 8002b52:	ece2 0a01 	vstmia	r2!, {s1}
 8002b56:	ed90 1a02 	vldr	s2, [r0, #8]
 8002b5a:	eef0 1ac1 	vabs.f32	s3, s2
 8002b5e:	edc1 1a01 	vstr	s3, [r1, #4]
 8002b62:	3008      	adds	r0, #8
 8002b64:	1d11      	adds	r1, r2, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /*   #ifndef ARM_MATH_CM0_FAMILY   */

  while(blkCnt > 0u)
 8002b66:	3b02      	subs	r3, #2
 8002b68:	d1ee      	bne.n	8002b48 <arm_abs_f32+0x130>
    *pDst++ = fabsf(*pSrc++);

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8002b6a:	bcf0      	pop	{r4, r5, r6, r7}
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop

08002b70 <arm_scale_f32>:
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002b70:	ea5f 0c93 	movs.w	ip, r3, lsr #2
void arm_scale_f32(
  float32_t * pSrc,
  float32_t scale,
  float32_t * pDst,
  uint32_t blockSize)
{
 8002b74:	b4f0      	push	{r4, r5, r6, r7}
 8002b76:	ee07 1a90 	vmov	s15, r1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002b7a:	d07b      	beq.n	8002c74 <arm_scale_f32+0x104>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002b7c:	edd0 5a00 	vldr	s11, [r0]
    in2 = *(pSrc + 1);
 8002b80:	ed90 6a01 	vldr	s12, [r0, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002b84:	edd0 6a02 	vldr	s13, [r0, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002b88:	ed90 7a03 	vldr	s14, [r0, #12]
 8002b8c:	f10c 31ff 	add.w	r1, ip, #4294967295
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002b90:	ee25 0aa7 	vmul.f32	s0, s11, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002b94:	ee66 0a27 	vmul.f32	s1, s12, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002b98:	ee26 1aa7 	vmul.f32	s2, s13, s15
    in4 = in4 * scale;
 8002b9c:	ee67 1a27 	vmul.f32	s3, s14, s15
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002ba0:	460f      	mov	r7, r1
 8002ba2:	f001 0501 	and.w	r5, r1, #1

    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
 8002ba6:	ed82 0a00 	vstr	s0, [r2]
    *(pDst + 1) = in2;
 8002baa:	edc2 0a01 	vstr	s1, [r2, #4]
    *(pDst + 2) = in3;
 8002bae:	ed82 1a02 	vstr	s2, [r2, #8]
    *(pDst + 3) = in4;
 8002bb2:	edc2 1a03 	vstr	s3, [r2, #12]

    /* update pointers to process next samples */
    pSrc += 4u;
 8002bb6:	f100 0410 	add.w	r4, r0, #16
    pDst += 4u;
 8002bba:	f102 0110 	add.w	r1, r2, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002bbe:	2f00      	cmp	r7, #0
 8002bc0:	d054      	beq.n	8002c6c <arm_scale_f32+0xfc>
 8002bc2:	b1dd      	cbz	r5, 8002bfc <arm_scale_f32+0x8c>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002bc4:	ed94 2a00 	vldr	s4, [r4]
    in2 = *(pSrc + 1);
 8002bc8:	edd4 2a01 	vldr	s5, [r4, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002bcc:	ed94 3a02 	vldr	s6, [r4, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002bd0:	edd4 3a03 	vldr	s7, [r4, #12]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002bd4:	ee22 4a27 	vmul.f32	s8, s4, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002bd8:	ee62 4aa7 	vmul.f32	s9, s5, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002bdc:	ee23 5a27 	vmul.f32	s10, s6, s15
    in4 = in4 * scale;
 8002be0:	ee63 5aa7 	vmul.f32	s11, s7, s15
    /* store the result to destination */
    *pDst = in1;
 8002be4:	ed81 4a00 	vstr	s8, [r1]
    *(pDst + 1) = in2;
 8002be8:	edc1 4a01 	vstr	s9, [r1, #4]
    *(pDst + 2) = in3;
 8002bec:	ed81 5a02 	vstr	s10, [r1, #8]
    *(pDst + 3) = in4;
 8002bf0:	edc1 5a03 	vstr	s11, [r1, #12]

    /* update pointers to process next samples */
    pSrc += 4u;
 8002bf4:	3410      	adds	r4, #16
    pDst += 4u;
 8002bf6:	3110      	adds	r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002bf8:	3f01      	subs	r7, #1
 8002bfa:	d037      	beq.n	8002c6c <arm_scale_f32+0xfc>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002bfc:	ed94 0a00 	vldr	s0, [r4]
    in2 = *(pSrc + 1);
 8002c00:	ed94 6a01 	vldr	s12, [r4, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002c04:	edd4 6a02 	vldr	s13, [r4, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002c08:	ed94 7a03 	vldr	s14, [r4, #12]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002c0c:	ee60 0a27 	vmul.f32	s1, s0, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002c10:	ee26 1a27 	vmul.f32	s2, s12, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002c14:	ee66 1aa7 	vmul.f32	s3, s13, s15
    in4 = in4 * scale;
 8002c18:	ee27 2a27 	vmul.f32	s4, s14, s15
    /* store the result to destination */
    *pDst = in1;
 8002c1c:	edc1 0a00 	vstr	s1, [r1]
    *(pDst + 1) = in2;
 8002c20:	ed81 1a01 	vstr	s2, [r1, #4]
    *(pDst + 2) = in3;
 8002c24:	edc1 1a02 	vstr	s3, [r1, #8]
    *(pDst + 3) = in4;
 8002c28:	ed81 2a03 	vstr	s4, [r1, #12]
  while(blkCnt > 0u)
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002c2c:	edd4 2a04 	vldr	s5, [r4, #16]
    in2 = *(pSrc + 1);
 8002c30:	ed94 3a05 	vldr	s6, [r4, #20]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002c34:	edd4 3a06 	vldr	s7, [r4, #24]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002c38:	ed94 4a07 	vldr	s8, [r4, #28]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002c3c:	ee62 4aa7 	vmul.f32	s9, s5, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002c40:	ee23 5a27 	vmul.f32	s10, s6, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002c44:	ee63 5aa7 	vmul.f32	s11, s7, s15
    in4 = in4 * scale;
 8002c48:	ee24 0a27 	vmul.f32	s0, s8, s15
    *(pDst + 1) = in2;
    *(pDst + 2) = in3;
    *(pDst + 3) = in4;

    /* update pointers to process next samples */
    pSrc += 4u;
 8002c4c:	f104 0610 	add.w	r6, r4, #16
    pDst += 4u;
 8002c50:	f101 0510 	add.w	r5, r1, #16

    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
 8002c54:	edc1 4a04 	vstr	s9, [r1, #16]
    *(pDst + 1) = in2;
    *(pDst + 2) = in3;
    *(pDst + 3) = in4;

    /* update pointers to process next samples */
    pSrc += 4u;
 8002c58:	3420      	adds	r4, #32
    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
    *(pDst + 1) = in2;
 8002c5a:	ed81 5a05 	vstr	s10, [r1, #20]
    *(pDst + 2) = in3;
 8002c5e:	edc1 5a06 	vstr	s11, [r1, #24]
    *(pDst + 3) = in4;
 8002c62:	ed81 0a07 	vstr	s0, [r1, #28]

    /* update pointers to process next samples */
    pSrc += 4u;
    pDst += 4u;
 8002c66:	3120      	adds	r1, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002c68:	3f02      	subs	r7, #2
 8002c6a:	d1c7      	bne.n	8002bfc <arm_scale_f32+0x8c>
 * @param[in]       blockSize number of samples in the vector        
 * @return none.        
 */


void arm_scale_f32(
 8002c6c:	ea4f 110c 	mov.w	r1, ip, lsl #4
 8002c70:	1840      	adds	r0, r0, r1
 8002c72:	1852      	adds	r2, r2, r1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002c74:	f013 0303 	ands.w	r3, r3, #3
 8002c78:	d025      	beq.n	8002cc6 <arm_scale_f32+0x156>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002c7a:	ed90 6a00 	vldr	s12, [r0]
 8002c7e:	1e59      	subs	r1, r3, #1
 8002c80:	ee66 6a27 	vmul.f32	s13, s12, s15
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002c84:	460b      	mov	r3, r1
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002c86:	ece2 6a01 	vstmia	r2!, {s13}
 8002c8a:	f001 0101 	and.w	r1, r1, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002c8e:	b1d3      	cbz	r3, 8002cc6 <arm_scale_f32+0x156>
 8002c90:	b141      	cbz	r1, 8002ca4 <arm_scale_f32+0x134>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002c92:	3004      	adds	r0, #4
 8002c94:	ed90 7a00 	vldr	s14, [r0]
 8002c98:	ee67 0a27 	vmul.f32	s1, s14, s15
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002c9c:	3b01      	subs	r3, #1
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002c9e:	ece2 0a01 	vstmia	r2!, {s1}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002ca2:	d010      	beq.n	8002cc6 <arm_scale_f32+0x156>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002ca4:	ed90 1a01 	vldr	s2, [r0, #4]
 8002ca8:	ee61 1a27 	vmul.f32	s3, s2, s15
 8002cac:	4611      	mov	r1, r2
 8002cae:	ece1 1a01 	vstmia	r1!, {s3}
 8002cb2:	ed90 2a02 	vldr	s4, [r0, #8]
 8002cb6:	ee62 2a27 	vmul.f32	s5, s4, s15
 8002cba:	3008      	adds	r0, #8
 8002cbc:	edc2 2a01 	vstr	s5, [r2, #4]
 8002cc0:	1d0a      	adds	r2, r1, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002cc2:	3b02      	subs	r3, #2
 8002cc4:	d1ee      	bne.n	8002ca4 <arm_scale_f32+0x134>
    *pDst++ = (*pSrc++) * scale;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8002cc6:	bcf0      	pop	{r4, r5, r6, r7}
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop

08002ccc <arm_sub_f32>:
void arm_sub_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
 8002ccc:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002cd0:	ea5f 0a93 	movs.w	sl, r3, lsr #2
 8002cd4:	f000 80a8 	beq.w	8002e28 <arm_sub_f32+0x15c>
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 8002cd8:	edd0 4a01 	vldr	s9, [r0, #4]
    inB2 = *(pSrcB + 1);
 8002cdc:	edd1 6a01 	vldr	s13, [r1, #4]
    inA3 = *(pSrcA + 2);
 8002ce0:	ed90 5a02 	vldr	s10, [r0, #8]
    inB3 = *(pSrcB + 2);
 8002ce4:	ed91 7a02 	vldr	s14, [r1, #8]
    inA4 = *(pSrcA + 3);
 8002ce8:	edd0 5a03 	vldr	s11, [r0, #12]
    inB4 = *(pSrcB + 3);
 8002cec:	edd1 7a03 	vldr	s15, [r1, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002cf0:	ed90 4a00 	vldr	s8, [r0]
 8002cf4:	ed91 6a00 	vldr	s12, [r1]
 8002cf8:	f10a 34ff 	add.w	r4, sl, #4294967295
 8002cfc:	ee34 0a46 	vsub.f32	s0, s8, s12
    *(pDst + 1) = inA2 - inB2;
 8002d00:	ee74 0ae6 	vsub.f32	s1, s9, s13
    *(pDst + 2) = inA3 - inB3;
 8002d04:	ee35 1a47 	vsub.f32	s2, s10, s14
    *(pDst + 3) = inA4 - inB4;
 8002d08:	ee75 1ae7 	vsub.f32	s3, s11, s15
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d0c:	4606      	mov	r6, r0
 8002d0e:	460d      	mov	r5, r1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d10:	46a1      	mov	r9, r4
 8002d12:	f004 0701 	and.w	r7, r4, #1
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d16:	3610      	adds	r6, #16
 8002d18:	3510      	adds	r5, #16
 8002d1a:	ed82 0a00 	vstr	s0, [r2]
    *(pDst + 1) = inA2 - inB2;
 8002d1e:	edc2 0a01 	vstr	s1, [r2, #4]
    *(pDst + 2) = inA3 - inB3;
 8002d22:	ed82 1a02 	vstr	s2, [r2, #8]
    *(pDst + 3) = inA4 - inB4;
 8002d26:	edc2 1a03 	vstr	s3, [r2, #12]


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8002d2a:	f102 0410 	add.w	r4, r2, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d2e:	f1b9 0f00 	cmp.w	r9, #0
 8002d32:	d074      	beq.n	8002e1e <arm_sub_f32+0x152>
 8002d34:	b33f      	cbz	r7, 8002d86 <arm_sub_f32+0xba>
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d36:	46b0      	mov	r8, r6
 8002d38:	462f      	mov	r7, r5
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 8002d3a:	ed96 2a01 	vldr	s4, [r6, #4]
    inB2 = *(pSrcB + 1);
 8002d3e:	edd5 2a01 	vldr	s5, [r5, #4]
    inA3 = *(pSrcA + 2);
 8002d42:	ed96 3a02 	vldr	s6, [r6, #8]
    inB3 = *(pSrcB + 2);
 8002d46:	edd5 3a02 	vldr	s7, [r5, #8]
    inA4 = *(pSrcA + 3);
 8002d4a:	ed96 5a03 	vldr	s10, [r6, #12]
    inB4 = *(pSrcB + 3);
 8002d4e:	edd5 5a03 	vldr	s11, [r5, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d52:	edd8 4a00 	vldr	s9, [r8]
 8002d56:	ed97 7a00 	vldr	s14, [r7]
    *(pDst + 1) = inA2 - inB2;
 8002d5a:	ee72 6a62 	vsub.f32	s13, s4, s5
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d5e:	ee34 4ac7 	vsub.f32	s8, s9, s14
    *(pDst + 1) = inA2 - inB2;
    *(pDst + 2) = inA3 - inB3;
 8002d62:	ee33 6a63 	vsub.f32	s12, s6, s7
    *(pDst + 3) = inA4 - inB4;
 8002d66:	ee75 7a65 	vsub.f32	s15, s10, s11
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d6a:	3610      	adds	r6, #16
 8002d6c:	3510      	adds	r5, #16
 8002d6e:	ed84 4a00 	vstr	s8, [r4]
    *(pDst + 1) = inA2 - inB2;
 8002d72:	edc4 6a01 	vstr	s13, [r4, #4]
    *(pDst + 2) = inA3 - inB3;
 8002d76:	ed84 6a02 	vstr	s12, [r4, #8]
    *(pDst + 3) = inA4 - inB4;
 8002d7a:	edc4 7a03 	vstr	s15, [r4, #12]


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8002d7e:	3410      	adds	r4, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d80:	f1b9 0901 	subs.w	r9, r9, #1
 8002d84:	d04b      	beq.n	8002e1e <arm_sub_f32+0x152>
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002d86:	ed96 0a00 	vldr	s0, [r6]
 8002d8a:	edd5 0a00 	vldr	s1, [r5]
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 8002d8e:	ed96 1a01 	vldr	s2, [r6, #4]
    inB2 = *(pSrcB + 1);
 8002d92:	edd5 1a01 	vldr	s3, [r5, #4]
    inA3 = *(pSrcA + 2);
 8002d96:	ed96 2a02 	vldr	s4, [r6, #8]
    inB3 = *(pSrcB + 2);
 8002d9a:	edd5 2a02 	vldr	s5, [r5, #8]
    inA4 = *(pSrcA + 3);
 8002d9e:	ed96 3a03 	vldr	s6, [r6, #12]
    inB4 = *(pSrcB + 3);
 8002da2:	edd5 3a03 	vldr	s7, [r5, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002da6:	ee30 5a60 	vsub.f32	s10, s0, s1
    *(pDst + 1) = inA2 - inB2;
 8002daa:	ee71 5a61 	vsub.f32	s11, s2, s3
    *(pDst + 2) = inA3 - inB3;
 8002dae:	ee72 4a62 	vsub.f32	s9, s4, s5
    *(pDst + 3) = inA4 - inB4;
 8002db2:	ee33 7a63 	vsub.f32	s14, s6, s7
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002db6:	ed84 5a00 	vstr	s10, [r4]
    *(pDst + 1) = inA2 - inB2;
 8002dba:	edc4 5a01 	vstr	s11, [r4, #4]
    *(pDst + 2) = inA3 - inB3;
 8002dbe:	edc4 4a02 	vstr	s9, [r4, #8]
    *(pDst + 3) = inA4 - inB4;
 8002dc2:	ed84 7a03 	vstr	s14, [r4, #12]
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002dc6:	ed96 4a04 	vldr	s8, [r6, #16]
 8002dca:	ed95 6a04 	vldr	s12, [r5, #16]
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 8002dce:	ed96 0a05 	vldr	s0, [r6, #20]
    inB2 = *(pSrcB + 1);
 8002dd2:	edd5 6a05 	vldr	s13, [r5, #20]
    inA3 = *(pSrcA + 2);
 8002dd6:	edd6 0a06 	vldr	s1, [r6, #24]
    inB3 = *(pSrcB + 2);
 8002dda:	ed95 1a06 	vldr	s2, [r5, #24]
    inA4 = *(pSrcA + 3);
 8002dde:	edd6 1a07 	vldr	s3, [r6, #28]
    inB4 = *(pSrcB + 3);
 8002de2:	edd5 7a07 	vldr	s15, [r5, #28]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002de6:	ee34 2a46 	vsub.f32	s4, s8, s12
    *(pDst + 1) = inA2 - inB2;
 8002dea:	ee70 2a66 	vsub.f32	s5, s0, s13
    *(pDst + 2) = inA3 - inB3;
 8002dee:	ee30 3ac1 	vsub.f32	s6, s1, s2
    *(pDst + 3) = inA4 - inB4;
 8002df2:	ee71 3ae7 	vsub.f32	s7, s3, s15
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002df6:	462f      	mov	r7, r5


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8002df8:	f104 0810 	add.w	r8, r4, #16
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002dfc:	ed84 2a04 	vstr	s4, [r4, #16]
    *(pDst + 1) = inA2 - inB2;
 8002e00:	edc4 2a05 	vstr	s5, [r4, #20]
    *(pDst + 2) = inA3 - inB3;
 8002e04:	ed84 3a06 	vstr	s6, [r4, #24]
    *(pDst + 3) = inA4 - inB4;
 8002e08:	edc4 3a07 	vstr	s7, [r4, #28]
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8002e0c:	3710      	adds	r7, #16


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8002e0e:	3420      	adds	r4, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002e10:	f1b9 0902 	subs.w	r9, r9, #2
    *(pDst + 2) = inA3 - inB3;
    *(pDst + 3) = inA4 - inB4;


    /* Update pointers to process next sampels */
    pSrcA += 4u;
 8002e14:	f106 0620 	add.w	r6, r6, #32
    pSrcB += 4u;
 8002e18:	f105 0520 	add.w	r5, r5, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002e1c:	d1b3      	bne.n	8002d86 <arm_sub_f32+0xba>
 * @param[out]      *pDst points to the output vector        
 * @param[in]       blockSize number of samples in each vector        
 * @return none.        
 */

void arm_sub_f32(
 8002e1e:	ea4f 140a 	mov.w	r4, sl, lsl #4
 8002e22:	1900      	adds	r0, r0, r4
 8002e24:	1909      	adds	r1, r1, r4
 8002e26:	1912      	adds	r2, r2, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e28:	f013 0303 	ands.w	r3, r3, #3
 8002e2c:	d031      	beq.n	8002e92 <arm_sub_f32+0x1c6>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8002e2e:	ed90 5a00 	vldr	s10, [r0]
 8002e32:	edd1 5a00 	vldr	s11, [r1]
 8002e36:	1e5c      	subs	r4, r3, #1
 8002e38:	ee75 4a65 	vsub.f32	s9, s10, s11
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e3c:	4623      	mov	r3, r4
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8002e3e:	ece2 4a01 	vstmia	r2!, {s9}
 8002e42:	f004 0401 	and.w	r4, r4, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e46:	b323      	cbz	r3, 8002e92 <arm_sub_f32+0x1c6>
 8002e48:	b16c      	cbz	r4, 8002e66 <arm_sub_f32+0x19a>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8002e4a:	3004      	adds	r0, #4
 8002e4c:	3104      	adds	r1, #4
 8002e4e:	ed90 7a00 	vldr	s14, [r0]
 8002e52:	ed91 4a00 	vldr	s8, [r1]
 8002e56:	ee37 6a44 	vsub.f32	s12, s14, s8
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e5a:	3b01      	subs	r3, #1
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	460f      	mov	r7, r1
 8002e60:	eca2 6a01 	vstmia	r2!, {s12}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e64:	d015      	beq.n	8002e92 <arm_sub_f32+0x1c6>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8002e66:	ed90 0a01 	vldr	s0, [r0, #4]
 8002e6a:	edd1 6a01 	vldr	s13, [r1, #4]
 8002e6e:	ee70 0a66 	vsub.f32	s1, s0, s13
 8002e72:	4614      	mov	r4, r2
 8002e74:	ece4 0a01 	vstmia	r4!, {s1}
 8002e78:	ed90 1a02 	vldr	s2, [r0, #8]
 8002e7c:	edd1 1a02 	vldr	s3, [r1, #8]
 8002e80:	ee71 7a61 	vsub.f32	s15, s2, s3
 8002e84:	3008      	adds	r0, #8
 8002e86:	edc2 7a01 	vstr	s15, [r2, #4]
 8002e8a:	3108      	adds	r1, #8
 8002e8c:	1d22      	adds	r2, r4, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e8e:	3b02      	subs	r3, #2
 8002e90:	d1e9      	bne.n	8002e66 <arm_sub_f32+0x19a>
    *pDst++ = (*pSrcA++) - (*pSrcB++);

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8002e92:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8002e96:	4770      	bx	lr

08002e98 <log10>:
 8002e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e9c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8002f78 <log10+0xe0>
 8002ea0:	b08a      	sub	sp, #40	; 0x28
 8002ea2:	4604      	mov	r4, r0
 8002ea4:	460d      	mov	r5, r1
 8002ea6:	f000 f86b 	bl	8002f80 <__ieee754_log10>
 8002eaa:	f998 3000 	ldrsb.w	r3, [r8]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	4606      	mov	r6, r0
 8002eb2:	460f      	mov	r7, r1
 8002eb4:	d00b      	beq.n	8002ece <log10+0x36>
 8002eb6:	4620      	mov	r0, r4
 8002eb8:	4629      	mov	r1, r5
 8002eba:	f000 f8f5 	bl	80030a8 <__fpclassifyd>
 8002ebe:	b130      	cbz	r0, 8002ece <log10+0x36>
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	f000 ff5a 	bl	8003d80 <__aeabi_dcmple>
 8002ecc:	b920      	cbnz	r0, 8002ed8 <log10+0x40>
 8002ece:	4630      	mov	r0, r6
 8002ed0:	4639      	mov	r1, r7
 8002ed2:	b00a      	add	sp, #40	; 0x28
 8002ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ed8:	4825      	ldr	r0, [pc, #148]	; (8002f70 <log10+0xd8>)
 8002eda:	f898 6000 	ldrb.w	r6, [r8]
 8002ede:	9001      	str	r0, [sp, #4]
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	9108      	str	r1, [sp, #32]
 8002ee4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002ee8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002eec:	bb4e      	cbnz	r6, 8002f42 <log10+0xaa>
 8002eee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ef2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002ef6:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8002efa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002efe:	4620      	mov	r0, r4
 8002f00:	4629      	mov	r1, r5
 8002f02:	2200      	movs	r2, #0
 8002f04:	2300      	movs	r3, #0
 8002f06:	f000 ff27 	bl	8003d58 <__aeabi_dcmpeq>
 8002f0a:	b160      	cbz	r0, 8002f26 <log10+0x8e>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	429e      	cmp	r6, r3
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	d022      	beq.n	8002f5a <log10+0xc2>
 8002f14:	4668      	mov	r0, sp
 8002f16:	f000 f8fb 	bl	8003110 <matherr>
 8002f1a:	b1f0      	cbz	r0, 8002f5a <log10+0xc2>
 8002f1c:	9808      	ldr	r0, [sp, #32]
 8002f1e:	bb08      	cbnz	r0, 8002f64 <log10+0xcc>
 8002f20:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8002f24:	e7d3      	b.n	8002ece <log10+0x36>
 8002f26:	2201      	movs	r2, #1
 8002f28:	2e02      	cmp	r6, #2
 8002f2a:	9200      	str	r2, [sp, #0]
 8002f2c:	d010      	beq.n	8002f50 <log10+0xb8>
 8002f2e:	4668      	mov	r0, sp
 8002f30:	f000 f8ee 	bl	8003110 <matherr>
 8002f34:	b160      	cbz	r0, 8002f50 <log10+0xb8>
 8002f36:	480f      	ldr	r0, [pc, #60]	; (8002f74 <log10+0xdc>)
 8002f38:	f000 f8ec 	bl	8003114 <nan>
 8002f3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002f40:	e7ec      	b.n	8002f1c <log10+0x84>
 8002f42:	2300      	movs	r3, #0
 8002f44:	2200      	movs	r2, #0
 8002f46:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8002f4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002f4e:	e7d6      	b.n	8002efe <log10+0x66>
 8002f50:	f000 ffac 	bl	8003eac <__errno>
 8002f54:	2721      	movs	r7, #33	; 0x21
 8002f56:	6007      	str	r7, [r0, #0]
 8002f58:	e7ed      	b.n	8002f36 <log10+0x9e>
 8002f5a:	f000 ffa7 	bl	8003eac <__errno>
 8002f5e:	2622      	movs	r6, #34	; 0x22
 8002f60:	6006      	str	r6, [r0, #0]
 8002f62:	e7db      	b.n	8002f1c <log10+0x84>
 8002f64:	f000 ffa2 	bl	8003eac <__errno>
 8002f68:	9908      	ldr	r1, [sp, #32]
 8002f6a:	6001      	str	r1, [r0, #0]
 8002f6c:	e7d8      	b.n	8002f20 <log10+0x88>
 8002f6e:	bf00      	nop
 8002f70:	0800432c 	.word	0x0800432c
 8002f74:	08004334 	.word	0x08004334
 8002f78:	20003cb4 	.word	0x20003cb4
 8002f7c:	00000000 	.word	0x00000000

08002f80 <__ieee754_log10>:
 8002f80:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f88:	460a      	mov	r2, r1
 8002f8a:	4606      	mov	r6, r0
 8002f8c:	460f      	mov	r7, r1
 8002f8e:	4604      	mov	r4, r0
 8002f90:	460d      	mov	r5, r1
 8002f92:	da1e      	bge.n	8002fd2 <__ieee754_log10+0x52>
 8002f94:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002f98:	4302      	orrs	r2, r0
 8002f9a:	d063      	beq.n	8003064 <__ieee754_log10+0xe4>
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	db6b      	blt.n	8003078 <__ieee754_log10+0xf8>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8002fa8:	f000 fc6e 	bl	8003888 <__aeabi_dmul>
 8002fac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fb0:	460a      	mov	r2, r1
 8002fb2:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	460f      	mov	r7, r1
 8002fba:	4606      	mov	r6, r0
 8002fbc:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8002fc0:	dd0e      	ble.n	8002fe0 <__ieee754_log10+0x60>
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	4639      	mov	r1, r7
 8002fc6:	4632      	mov	r2, r6
 8002fc8:	463b      	mov	r3, r7
 8002fca:	f000 faab 	bl	8003524 <__adddf3>
 8002fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fd6:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002fda:	2100      	movs	r1, #0
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	dcf0      	bgt.n	8002fc2 <__ieee754_log10+0x42>
 8002fe0:	1513      	asrs	r3, r2, #20
 8002fe2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002fe6:	1858      	adds	r0, r3, r1
 8002fe8:	ea4f 78d0 	mov.w	r8, r0, lsr #31
 8002fec:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002ff0:	4440      	add	r0, r8
 8002ff2:	f422 0970 	bic.w	r9, r2, #15728640	; 0xf00000
 8002ff6:	f5c8 787f 	rsb	r8, r8, #1020	; 0x3fc
 8002ffa:	f000 fbdf 	bl	80037bc <__aeabi_i2d>
 8002ffe:	f108 0803 	add.w	r8, r8, #3
 8003002:	ea49 5708 	orr.w	r7, r9, r8, lsl #20
 8003006:	4604      	mov	r4, r0
 8003008:	460d      	mov	r5, r1
 800300a:	4630      	mov	r0, r6
 800300c:	4639      	mov	r1, r7
 800300e:	f000 f887 	bl	8003120 <__ieee754_log>
 8003012:	a31f      	add	r3, pc, #124	; (adr r3, 8003090 <__ieee754_log10+0x110>)
 8003014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003018:	4680      	mov	r8, r0
 800301a:	4689      	mov	r9, r1
 800301c:	4620      	mov	r0, r4
 800301e:	4629      	mov	r1, r5
 8003020:	f000 fc32 	bl	8003888 <__aeabi_dmul>
 8003024:	a31c      	add	r3, pc, #112	; (adr r3, 8003098 <__ieee754_log10+0x118>)
 8003026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800302a:	4606      	mov	r6, r0
 800302c:	460f      	mov	r7, r1
 800302e:	4620      	mov	r0, r4
 8003030:	4629      	mov	r1, r5
 8003032:	f000 fc29 	bl	8003888 <__aeabi_dmul>
 8003036:	a31a      	add	r3, pc, #104	; (adr r3, 80030a0 <__ieee754_log10+0x120>)
 8003038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303c:	4604      	mov	r4, r0
 800303e:	460d      	mov	r5, r1
 8003040:	4640      	mov	r0, r8
 8003042:	4649      	mov	r1, r9
 8003044:	f000 fc20 	bl	8003888 <__aeabi_dmul>
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	4620      	mov	r0, r4
 800304e:	4629      	mov	r1, r5
 8003050:	f000 fa68 	bl	8003524 <__adddf3>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4630      	mov	r0, r6
 800305a:	4639      	mov	r1, r7
 800305c:	f000 fa62 	bl	8003524 <__adddf3>
 8003060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003064:	2100      	movs	r1, #0
 8003066:	2000      	movs	r0, #0
 8003068:	2200      	movs	r2, #0
 800306a:	2300      	movs	r3, #0
 800306c:	f2cc 3150 	movt	r1, #50000	; 0xc350
 8003070:	f000 fd34 	bl	8003adc <__aeabi_ddiv>
 8003074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	f000 fa50 	bl	8003520 <__aeabi_dsub>
 8003080:	2200      	movs	r2, #0
 8003082:	2300      	movs	r3, #0
 8003084:	f000 fd2a 	bl	8003adc <__aeabi_ddiv>
 8003088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800308c:	f3af 8000 	nop.w
 8003090:	509f6000 	.word	0x509f6000
 8003094:	3fd34413 	.word	0x3fd34413
 8003098:	11f12b36 	.word	0x11f12b36
 800309c:	3d59fef3 	.word	0x3d59fef3
 80030a0:	1526e50e 	.word	0x1526e50e
 80030a4:	3fdbcb7b 	.word	0x3fdbcb7b

080030a8 <__fpclassifyd>:
 80030a8:	460b      	mov	r3, r1
 80030aa:	b161      	cbz	r1, 80030c6 <__fpclassifyd+0x1e>
 80030ac:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80030b0:	d009      	beq.n	80030c6 <__fpclassifyd+0x1e>
 80030b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030b6:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 80030ba:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80030be:	4291      	cmp	r1, r2
 80030c0:	d805      	bhi.n	80030ce <__fpclassifyd+0x26>
 80030c2:	2004      	movs	r0, #4
 80030c4:	4770      	bx	lr
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d1f3      	bne.n	80030b2 <__fpclassifyd+0xa>
 80030ca:	2002      	movs	r0, #2
 80030cc:	4770      	bx	lr
 80030ce:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 80030d2:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 80030d6:	4291      	cmp	r1, r2
 80030d8:	d9f3      	bls.n	80030c2 <__fpclassifyd+0x1a>
 80030da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030de:	f2c0 020f 	movt	r2, #15
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d801      	bhi.n	80030ea <__fpclassifyd+0x42>
 80030e6:	2003      	movs	r0, #3
 80030e8:	4770      	bx	lr
 80030ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80030ee:	4291      	cmp	r1, r2
 80030f0:	d9f9      	bls.n	80030e6 <__fpclassifyd+0x3e>
 80030f2:	2200      	movs	r2, #0
 80030f4:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d004      	beq.n	8003106 <__fpclassifyd+0x5e>
 80030fc:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8003100:	d001      	beq.n	8003106 <__fpclassifyd+0x5e>
 8003102:	2000      	movs	r0, #0
 8003104:	4770      	bx	lr
 8003106:	f1d0 0001 	rsbs	r0, r0, #1
 800310a:	bf38      	it	cc
 800310c:	2000      	movcc	r0, #0
 800310e:	4770      	bx	lr

08003110 <matherr>:
 8003110:	2000      	movs	r0, #0
 8003112:	4770      	bx	lr

08003114 <nan>:
 8003114:	2100      	movs	r1, #0
 8003116:	2000      	movs	r0, #0
 8003118:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop

08003120 <__ieee754_log>:
 8003120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003124:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003128:	b087      	sub	sp, #28
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4604      	mov	r4, r0
 8003130:	460d      	mov	r5, r1
 8003132:	460e      	mov	r6, r1
 8003134:	da64      	bge.n	8003200 <__ieee754_log+0xe0>
 8003136:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 800313a:	4305      	orrs	r5, r0
 800313c:	f000 8100 	beq.w	8003340 <__ieee754_log+0x220>
 8003140:	2900      	cmp	r1, #0
 8003142:	f2c0 817f 	blt.w	8003444 <__ieee754_log+0x324>
 8003146:	2300      	movs	r3, #0
 8003148:	2200      	movs	r2, #0
 800314a:	f2c4 3350 	movt	r3, #17232	; 0x4350
 800314e:	f000 fb9b 	bl	8003888 <__aeabi_dmul>
 8003152:	4602      	mov	r2, r0
 8003154:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003158:	460d      	mov	r5, r1
 800315a:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 800315e:	4285      	cmp	r5, r0
 8003160:	460b      	mov	r3, r1
 8003162:	f06f 0735 	mvn.w	r7, #53	; 0x35
 8003166:	dc52      	bgt.n	800320e <__ieee754_log+0xee>
 8003168:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 800316c:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 8003170:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 8003174:	f604 7364 	addw	r3, r4, #3940	; 0xf64
 8003178:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 800317c:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8003180:	f481 1040 	eor.w	r0, r1, #3145728	; 0x300000
 8003184:	ea40 0306 	orr.w	r3, r0, r6
 8003188:	4619      	mov	r1, r3
 800318a:	2300      	movs	r3, #0
 800318c:	4610      	mov	r0, r2
 800318e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003192:	2200      	movs	r2, #0
 8003194:	f000 f9c4 	bl	8003520 <__aeabi_dsub>
 8003198:	ea4f 5825 	mov.w	r8, r5, asr #20
 800319c:	1cb2      	adds	r2, r6, #2
 800319e:	f2a8 3aff 	subw	sl, r8, #1023	; 0x3ff
 80031a2:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 80031a6:	eb0a 0b07 	add.w	fp, sl, r7
 80031aa:	2200      	movs	r2, #0
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	eb0b 5814 	add.w	r8, fp, r4, lsr #20
 80031b2:	4682      	mov	sl, r0
 80031b4:	468b      	mov	fp, r1
 80031b6:	dc31      	bgt.n	800321c <__ieee754_log+0xfc>
 80031b8:	2300      	movs	r3, #0
 80031ba:	f000 fdcd 	bl	8003d58 <__aeabi_dcmpeq>
 80031be:	2800      	cmp	r0, #0
 80031c0:	f000 80c7 	beq.w	8003352 <__ieee754_log+0x232>
 80031c4:	f1b8 0f00 	cmp.w	r8, #0
 80031c8:	f000 8143 	beq.w	8003452 <__ieee754_log+0x332>
 80031cc:	4640      	mov	r0, r8
 80031ce:	f000 faf5 	bl	80037bc <__aeabi_i2d>
 80031d2:	a3a1      	add	r3, pc, #644	; (adr r3, 8003458 <__ieee754_log+0x338>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	4606      	mov	r6, r0
 80031da:	460f      	mov	r7, r1
 80031dc:	f000 fb54 	bl	8003888 <__aeabi_dmul>
 80031e0:	a39f      	add	r3, pc, #636	; (adr r3, 8003460 <__ieee754_log+0x340>)
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	4604      	mov	r4, r0
 80031e8:	460d      	mov	r5, r1
 80031ea:	4630      	mov	r0, r6
 80031ec:	4639      	mov	r1, r7
 80031ee:	f000 fb4b 	bl	8003888 <__aeabi_dmul>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4620      	mov	r0, r4
 80031f8:	4629      	mov	r1, r5
 80031fa:	f000 f993 	bl	8003524 <__adddf3>
 80031fe:	e00a      	b.n	8003216 <__ieee754_log+0xf6>
 8003200:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003204:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8003208:	2700      	movs	r7, #0
 800320a:	4285      	cmp	r5, r0
 800320c:	ddac      	ble.n	8003168 <__ieee754_log+0x48>
 800320e:	4610      	mov	r0, r2
 8003210:	4619      	mov	r1, r3
 8003212:	f000 f987 	bl	8003524 <__adddf3>
 8003216:	b007      	add	sp, #28
 8003218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800321c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003220:	f000 f980 	bl	8003524 <__adddf3>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	4650      	mov	r0, sl
 800322a:	4659      	mov	r1, fp
 800322c:	f000 fc56 	bl	8003adc <__aeabi_ddiv>
 8003230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003234:	4640      	mov	r0, r8
 8003236:	f000 fac1 	bl	80037bc <__aeabi_i2d>
 800323a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800323e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	f000 fb1f 	bl	8003888 <__aeabi_dmul>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	e9cd 0100 	strd	r0, r1, [sp]
 8003252:	f000 fb19 	bl	8003888 <__aeabi_dmul>
 8003256:	a384      	add	r3, pc, #528	; (adr r3, 8003468 <__ieee754_log+0x348>)
 8003258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325c:	4604      	mov	r4, r0
 800325e:	460d      	mov	r5, r1
 8003260:	f000 fb12 	bl	8003888 <__aeabi_dmul>
 8003264:	a382      	add	r3, pc, #520	; (adr r3, 8003470 <__ieee754_log+0x350>)
 8003266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326a:	f000 f95b 	bl	8003524 <__adddf3>
 800326e:	4622      	mov	r2, r4
 8003270:	462b      	mov	r3, r5
 8003272:	f000 fb09 	bl	8003888 <__aeabi_dmul>
 8003276:	a380      	add	r3, pc, #512	; (adr r3, 8003478 <__ieee754_log+0x358>)
 8003278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327c:	f000 f952 	bl	8003524 <__adddf3>
 8003280:	4622      	mov	r2, r4
 8003282:	462b      	mov	r3, r5
 8003284:	f000 fb00 	bl	8003888 <__aeabi_dmul>
 8003288:	a37d      	add	r3, pc, #500	; (adr r3, 8003480 <__ieee754_log+0x360>)
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	f000 f949 	bl	8003524 <__adddf3>
 8003292:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003296:	f000 faf7 	bl	8003888 <__aeabi_dmul>
 800329a:	a37b      	add	r3, pc, #492	; (adr r3, 8003488 <__ieee754_log+0x368>)
 800329c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a0:	e9cd 0100 	strd	r0, r1, [sp]
 80032a4:	4620      	mov	r0, r4
 80032a6:	4629      	mov	r1, r5
 80032a8:	f000 faee 	bl	8003888 <__aeabi_dmul>
 80032ac:	a378      	add	r3, pc, #480	; (adr r3, 8003490 <__ieee754_log+0x370>)
 80032ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b2:	f000 f937 	bl	8003524 <__adddf3>
 80032b6:	4622      	mov	r2, r4
 80032b8:	462b      	mov	r3, r5
 80032ba:	f000 fae5 	bl	8003888 <__aeabi_dmul>
 80032be:	a376      	add	r3, pc, #472	; (adr r3, 8003498 <__ieee754_log+0x378>)
 80032c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c4:	f000 f92e 	bl	8003524 <__adddf3>
 80032c8:	4622      	mov	r2, r4
 80032ca:	462b      	mov	r3, r5
 80032cc:	f000 fadc 	bl	8003888 <__aeabi_dmul>
 80032d0:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 80032dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80032e0:	f000 f920 	bl	8003524 <__adddf3>
 80032e4:	3651      	adds	r6, #81	; 0x51
 80032e6:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 80032ea:	4337      	orrs	r7, r6
 80032ec:	2f00      	cmp	r7, #0
 80032ee:	4604      	mov	r4, r0
 80032f0:	460d      	mov	r5, r1
 80032f2:	dd58      	ble.n	80033a6 <__ieee754_log+0x286>
 80032f4:	2300      	movs	r3, #0
 80032f6:	2200      	movs	r2, #0
 80032f8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80032fc:	4650      	mov	r0, sl
 80032fe:	4659      	mov	r1, fp
 8003300:	f000 fac2 	bl	8003888 <__aeabi_dmul>
 8003304:	4652      	mov	r2, sl
 8003306:	465b      	mov	r3, fp
 8003308:	f000 fabe 	bl	8003888 <__aeabi_dmul>
 800330c:	4606      	mov	r6, r0
 800330e:	460f      	mov	r7, r1
 8003310:	f1b8 0f00 	cmp.w	r8, #0
 8003314:	d163      	bne.n	80033de <__ieee754_log+0x2be>
 8003316:	4622      	mov	r2, r4
 8003318:	462b      	mov	r3, r5
 800331a:	f000 f903 	bl	8003524 <__adddf3>
 800331e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003322:	f000 fab1 	bl	8003888 <__aeabi_dmul>
 8003326:	4602      	mov	r2, r0
 8003328:	460b      	mov	r3, r1
 800332a:	4630      	mov	r0, r6
 800332c:	4639      	mov	r1, r7
 800332e:	f000 f8f7 	bl	8003520 <__aeabi_dsub>
 8003332:	4602      	mov	r2, r0
 8003334:	460b      	mov	r3, r1
 8003336:	4650      	mov	r0, sl
 8003338:	4659      	mov	r1, fp
 800333a:	f000 f8f1 	bl	8003520 <__aeabi_dsub>
 800333e:	e76a      	b.n	8003216 <__ieee754_log+0xf6>
 8003340:	2100      	movs	r1, #0
 8003342:	2000      	movs	r0, #0
 8003344:	2200      	movs	r2, #0
 8003346:	2300      	movs	r3, #0
 8003348:	f2cc 3150 	movt	r1, #50000	; 0xc350
 800334c:	f000 fbc6 	bl	8003adc <__aeabi_ddiv>
 8003350:	e761      	b.n	8003216 <__ieee754_log+0xf6>
 8003352:	4652      	mov	r2, sl
 8003354:	465b      	mov	r3, fp
 8003356:	4650      	mov	r0, sl
 8003358:	4659      	mov	r1, fp
 800335a:	f000 fa95 	bl	8003888 <__aeabi_dmul>
 800335e:	a350      	add	r3, pc, #320	; (adr r3, 80034a0 <__ieee754_log+0x380>)
 8003360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003364:	4604      	mov	r4, r0
 8003366:	460d      	mov	r5, r1
 8003368:	4650      	mov	r0, sl
 800336a:	4659      	mov	r1, fp
 800336c:	f000 fa8c 	bl	8003888 <__aeabi_dmul>
 8003370:	460b      	mov	r3, r1
 8003372:	2100      	movs	r1, #0
 8003374:	4602      	mov	r2, r0
 8003376:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800337a:	2000      	movs	r0, #0
 800337c:	f000 f8d0 	bl	8003520 <__aeabi_dsub>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4620      	mov	r0, r4
 8003386:	4629      	mov	r1, r5
 8003388:	f000 fa7e 	bl	8003888 <__aeabi_dmul>
 800338c:	4604      	mov	r4, r0
 800338e:	460d      	mov	r5, r1
 8003390:	f1b8 0f00 	cmp.w	r8, #0
 8003394:	f040 8088 	bne.w	80034a8 <__ieee754_log+0x388>
 8003398:	4650      	mov	r0, sl
 800339a:	4659      	mov	r1, fp
 800339c:	4622      	mov	r2, r4
 800339e:	462b      	mov	r3, r5
 80033a0:	f000 f8be 	bl	8003520 <__aeabi_dsub>
 80033a4:	e737      	b.n	8003216 <__ieee754_log+0xf6>
 80033a6:	f1b8 0f00 	cmp.w	r8, #0
 80033aa:	f000 80a1 	beq.w	80034f0 <__ieee754_log+0x3d0>
 80033ae:	a32a      	add	r3, pc, #168	; (adr r3, 8003458 <__ieee754_log+0x338>)
 80033b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033b8:	f000 fa66 	bl	8003888 <__aeabi_dmul>
 80033bc:	4622      	mov	r2, r4
 80033be:	462b      	mov	r3, r5
 80033c0:	4606      	mov	r6, r0
 80033c2:	460f      	mov	r7, r1
 80033c4:	4650      	mov	r0, sl
 80033c6:	4659      	mov	r1, fp
 80033c8:	f000 f8aa 	bl	8003520 <__aeabi_dsub>
 80033cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80033d0:	f000 fa5a 	bl	8003888 <__aeabi_dmul>
 80033d4:	4604      	mov	r4, r0
 80033d6:	460d      	mov	r5, r1
 80033d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033dc:	e072      	b.n	80034c4 <__ieee754_log+0x3a4>
 80033de:	a31e      	add	r3, pc, #120	; (adr r3, 8003458 <__ieee754_log+0x338>)
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033e8:	f000 fa4e 	bl	8003888 <__aeabi_dmul>
 80033ec:	4622      	mov	r2, r4
 80033ee:	4680      	mov	r8, r0
 80033f0:	4689      	mov	r9, r1
 80033f2:	462b      	mov	r3, r5
 80033f4:	4630      	mov	r0, r6
 80033f6:	4639      	mov	r1, r7
 80033f8:	f000 f894 	bl	8003524 <__adddf3>
 80033fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003400:	f000 fa42 	bl	8003888 <__aeabi_dmul>
 8003404:	a316      	add	r3, pc, #88	; (adr r3, 8003460 <__ieee754_log+0x340>)
 8003406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340a:	4604      	mov	r4, r0
 800340c:	460d      	mov	r5, r1
 800340e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003412:	f000 fa39 	bl	8003888 <__aeabi_dmul>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4620      	mov	r0, r4
 800341c:	4629      	mov	r1, r5
 800341e:	f000 f881 	bl	8003524 <__adddf3>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	4630      	mov	r0, r6
 8003428:	4639      	mov	r1, r7
 800342a:	f000 f879 	bl	8003520 <__aeabi_dsub>
 800342e:	4652      	mov	r2, sl
 8003430:	465b      	mov	r3, fp
 8003432:	f000 f875 	bl	8003520 <__aeabi_dsub>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4640      	mov	r0, r8
 800343c:	4649      	mov	r1, r9
 800343e:	f000 f86f 	bl	8003520 <__aeabi_dsub>
 8003442:	e6e8      	b.n	8003216 <__ieee754_log+0xf6>
 8003444:	f000 f86c 	bl	8003520 <__aeabi_dsub>
 8003448:	2200      	movs	r2, #0
 800344a:	2300      	movs	r3, #0
 800344c:	f000 fb46 	bl	8003adc <__aeabi_ddiv>
 8003450:	e6e1      	b.n	8003216 <__ieee754_log+0xf6>
 8003452:	2000      	movs	r0, #0
 8003454:	2100      	movs	r1, #0
 8003456:	e6de      	b.n	8003216 <__ieee754_log+0xf6>
 8003458:	fee00000 	.word	0xfee00000
 800345c:	3fe62e42 	.word	0x3fe62e42
 8003460:	35793c76 	.word	0x35793c76
 8003464:	3dea39ef 	.word	0x3dea39ef
 8003468:	df3e5244 	.word	0xdf3e5244
 800346c:	3fc2f112 	.word	0x3fc2f112
 8003470:	96cb03de 	.word	0x96cb03de
 8003474:	3fc74664 	.word	0x3fc74664
 8003478:	94229359 	.word	0x94229359
 800347c:	3fd24924 	.word	0x3fd24924
 8003480:	55555593 	.word	0x55555593
 8003484:	3fe55555 	.word	0x3fe55555
 8003488:	d078c69f 	.word	0xd078c69f
 800348c:	3fc39a09 	.word	0x3fc39a09
 8003490:	1d8e78af 	.word	0x1d8e78af
 8003494:	3fcc71c5 	.word	0x3fcc71c5
 8003498:	9997fa04 	.word	0x9997fa04
 800349c:	3fd99999 	.word	0x3fd99999
 80034a0:	55555555 	.word	0x55555555
 80034a4:	3fd55555 	.word	0x3fd55555
 80034a8:	4640      	mov	r0, r8
 80034aa:	f000 f987 	bl	80037bc <__aeabi_i2d>
 80034ae:	a316      	add	r3, pc, #88	; (adr r3, 8003508 <__ieee754_log+0x3e8>)
 80034b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b4:	4680      	mov	r8, r0
 80034b6:	4689      	mov	r9, r1
 80034b8:	f000 f9e6 	bl	8003888 <__aeabi_dmul>
 80034bc:	4606      	mov	r6, r0
 80034be:	460f      	mov	r7, r1
 80034c0:	4640      	mov	r0, r8
 80034c2:	4649      	mov	r1, r9
 80034c4:	a312      	add	r3, pc, #72	; (adr r3, 8003510 <__ieee754_log+0x3f0>)
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	f000 f9dd 	bl	8003888 <__aeabi_dmul>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	4620      	mov	r0, r4
 80034d4:	4629      	mov	r1, r5
 80034d6:	f000 f823 	bl	8003520 <__aeabi_dsub>
 80034da:	4652      	mov	r2, sl
 80034dc:	465b      	mov	r3, fp
 80034de:	f000 f81f 	bl	8003520 <__aeabi_dsub>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4630      	mov	r0, r6
 80034e8:	4639      	mov	r1, r7
 80034ea:	f000 f819 	bl	8003520 <__aeabi_dsub>
 80034ee:	e692      	b.n	8003216 <__ieee754_log+0xf6>
 80034f0:	4622      	mov	r2, r4
 80034f2:	462b      	mov	r3, r5
 80034f4:	4650      	mov	r0, sl
 80034f6:	4659      	mov	r1, fp
 80034f8:	f000 f812 	bl	8003520 <__aeabi_dsub>
 80034fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003500:	f000 f9c2 	bl	8003888 <__aeabi_dmul>
 8003504:	e715      	b.n	8003332 <__ieee754_log+0x212>
 8003506:	bf00      	nop
 8003508:	fee00000 	.word	0xfee00000
 800350c:	3fe62e42 	.word	0x3fe62e42
 8003510:	35793c76 	.word	0x35793c76
 8003514:	3dea39ef 	.word	0x3dea39ef

08003518 <__aeabi_drsub>:
 8003518:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800351c:	e002      	b.n	8003524 <__adddf3>
 800351e:	bf00      	nop

08003520 <__aeabi_dsub>:
 8003520:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08003524 <__adddf3>:
 8003524:	b530      	push	{r4, r5, lr}
 8003526:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800352a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800352e:	ea94 0f05 	teq	r4, r5
 8003532:	bf08      	it	eq
 8003534:	ea90 0f02 	teqeq	r0, r2
 8003538:	bf1f      	itttt	ne
 800353a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800353e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8003542:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8003546:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800354a:	f000 80e2 	beq.w	8003712 <__adddf3+0x1ee>
 800354e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8003552:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8003556:	bfb8      	it	lt
 8003558:	426d      	neglt	r5, r5
 800355a:	dd0c      	ble.n	8003576 <__adddf3+0x52>
 800355c:	442c      	add	r4, r5
 800355e:	ea80 0202 	eor.w	r2, r0, r2
 8003562:	ea81 0303 	eor.w	r3, r1, r3
 8003566:	ea82 0000 	eor.w	r0, r2, r0
 800356a:	ea83 0101 	eor.w	r1, r3, r1
 800356e:	ea80 0202 	eor.w	r2, r0, r2
 8003572:	ea81 0303 	eor.w	r3, r1, r3
 8003576:	2d36      	cmp	r5, #54	; 0x36
 8003578:	bf88      	it	hi
 800357a:	bd30      	pophi	{r4, r5, pc}
 800357c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003580:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003584:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8003588:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800358c:	d002      	beq.n	8003594 <__adddf3+0x70>
 800358e:	4240      	negs	r0, r0
 8003590:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003594:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8003598:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800359c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80035a0:	d002      	beq.n	80035a8 <__adddf3+0x84>
 80035a2:	4252      	negs	r2, r2
 80035a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80035a8:	ea94 0f05 	teq	r4, r5
 80035ac:	f000 80a7 	beq.w	80036fe <__adddf3+0x1da>
 80035b0:	f1a4 0401 	sub.w	r4, r4, #1
 80035b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80035b8:	db0d      	blt.n	80035d6 <__adddf3+0xb2>
 80035ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80035be:	fa22 f205 	lsr.w	r2, r2, r5
 80035c2:	1880      	adds	r0, r0, r2
 80035c4:	f141 0100 	adc.w	r1, r1, #0
 80035c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80035cc:	1880      	adds	r0, r0, r2
 80035ce:	fa43 f305 	asr.w	r3, r3, r5
 80035d2:	4159      	adcs	r1, r3
 80035d4:	e00e      	b.n	80035f4 <__adddf3+0xd0>
 80035d6:	f1a5 0520 	sub.w	r5, r5, #32
 80035da:	f10e 0e20 	add.w	lr, lr, #32
 80035de:	2a01      	cmp	r2, #1
 80035e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80035e4:	bf28      	it	cs
 80035e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80035ea:	fa43 f305 	asr.w	r3, r3, r5
 80035ee:	18c0      	adds	r0, r0, r3
 80035f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80035f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80035f8:	d507      	bpl.n	800360a <__adddf3+0xe6>
 80035fa:	f04f 0e00 	mov.w	lr, #0
 80035fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8003602:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003606:	eb6e 0101 	sbc.w	r1, lr, r1
 800360a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800360e:	d31b      	bcc.n	8003648 <__adddf3+0x124>
 8003610:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003614:	d30c      	bcc.n	8003630 <__adddf3+0x10c>
 8003616:	0849      	lsrs	r1, r1, #1
 8003618:	ea5f 0030 	movs.w	r0, r0, rrx
 800361c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003620:	f104 0401 	add.w	r4, r4, #1
 8003624:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003628:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800362c:	f080 809a 	bcs.w	8003764 <__adddf3+0x240>
 8003630:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8003634:	bf08      	it	eq
 8003636:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800363a:	f150 0000 	adcs.w	r0, r0, #0
 800363e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003642:	ea41 0105 	orr.w	r1, r1, r5
 8003646:	bd30      	pop	{r4, r5, pc}
 8003648:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800364c:	4140      	adcs	r0, r0
 800364e:	eb41 0101 	adc.w	r1, r1, r1
 8003652:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003656:	f1a4 0401 	sub.w	r4, r4, #1
 800365a:	d1e9      	bne.n	8003630 <__adddf3+0x10c>
 800365c:	f091 0f00 	teq	r1, #0
 8003660:	bf04      	itt	eq
 8003662:	4601      	moveq	r1, r0
 8003664:	2000      	moveq	r0, #0
 8003666:	fab1 f381 	clz	r3, r1
 800366a:	bf08      	it	eq
 800366c:	3320      	addeq	r3, #32
 800366e:	f1a3 030b 	sub.w	r3, r3, #11
 8003672:	f1b3 0220 	subs.w	r2, r3, #32
 8003676:	da0c      	bge.n	8003692 <__adddf3+0x16e>
 8003678:	320c      	adds	r2, #12
 800367a:	dd08      	ble.n	800368e <__adddf3+0x16a>
 800367c:	f102 0c14 	add.w	ip, r2, #20
 8003680:	f1c2 020c 	rsb	r2, r2, #12
 8003684:	fa01 f00c 	lsl.w	r0, r1, ip
 8003688:	fa21 f102 	lsr.w	r1, r1, r2
 800368c:	e00c      	b.n	80036a8 <__adddf3+0x184>
 800368e:	f102 0214 	add.w	r2, r2, #20
 8003692:	bfd8      	it	le
 8003694:	f1c2 0c20 	rsble	ip, r2, #32
 8003698:	fa01 f102 	lsl.w	r1, r1, r2
 800369c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80036a0:	bfdc      	itt	le
 80036a2:	ea41 010c 	orrle.w	r1, r1, ip
 80036a6:	4090      	lslle	r0, r2
 80036a8:	1ae4      	subs	r4, r4, r3
 80036aa:	bfa2      	ittt	ge
 80036ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80036b0:	4329      	orrge	r1, r5
 80036b2:	bd30      	popge	{r4, r5, pc}
 80036b4:	ea6f 0404 	mvn.w	r4, r4
 80036b8:	3c1f      	subs	r4, #31
 80036ba:	da1c      	bge.n	80036f6 <__adddf3+0x1d2>
 80036bc:	340c      	adds	r4, #12
 80036be:	dc0e      	bgt.n	80036de <__adddf3+0x1ba>
 80036c0:	f104 0414 	add.w	r4, r4, #20
 80036c4:	f1c4 0220 	rsb	r2, r4, #32
 80036c8:	fa20 f004 	lsr.w	r0, r0, r4
 80036cc:	fa01 f302 	lsl.w	r3, r1, r2
 80036d0:	ea40 0003 	orr.w	r0, r0, r3
 80036d4:	fa21 f304 	lsr.w	r3, r1, r4
 80036d8:	ea45 0103 	orr.w	r1, r5, r3
 80036dc:	bd30      	pop	{r4, r5, pc}
 80036de:	f1c4 040c 	rsb	r4, r4, #12
 80036e2:	f1c4 0220 	rsb	r2, r4, #32
 80036e6:	fa20 f002 	lsr.w	r0, r0, r2
 80036ea:	fa01 f304 	lsl.w	r3, r1, r4
 80036ee:	ea40 0003 	orr.w	r0, r0, r3
 80036f2:	4629      	mov	r1, r5
 80036f4:	bd30      	pop	{r4, r5, pc}
 80036f6:	fa21 f004 	lsr.w	r0, r1, r4
 80036fa:	4629      	mov	r1, r5
 80036fc:	bd30      	pop	{r4, r5, pc}
 80036fe:	f094 0f00 	teq	r4, #0
 8003702:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003706:	bf06      	itte	eq
 8003708:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800370c:	3401      	addeq	r4, #1
 800370e:	3d01      	subne	r5, #1
 8003710:	e74e      	b.n	80035b0 <__adddf3+0x8c>
 8003712:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003716:	bf18      	it	ne
 8003718:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800371c:	d029      	beq.n	8003772 <__adddf3+0x24e>
 800371e:	ea94 0f05 	teq	r4, r5
 8003722:	bf08      	it	eq
 8003724:	ea90 0f02 	teqeq	r0, r2
 8003728:	d005      	beq.n	8003736 <__adddf3+0x212>
 800372a:	ea54 0c00 	orrs.w	ip, r4, r0
 800372e:	bf04      	itt	eq
 8003730:	4619      	moveq	r1, r3
 8003732:	4610      	moveq	r0, r2
 8003734:	bd30      	pop	{r4, r5, pc}
 8003736:	ea91 0f03 	teq	r1, r3
 800373a:	bf1e      	ittt	ne
 800373c:	2100      	movne	r1, #0
 800373e:	2000      	movne	r0, #0
 8003740:	bd30      	popne	{r4, r5, pc}
 8003742:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003746:	d105      	bne.n	8003754 <__adddf3+0x230>
 8003748:	0040      	lsls	r0, r0, #1
 800374a:	4149      	adcs	r1, r1
 800374c:	bf28      	it	cs
 800374e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003752:	bd30      	pop	{r4, r5, pc}
 8003754:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003758:	bf3c      	itt	cc
 800375a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800375e:	bd30      	popcc	{r4, r5, pc}
 8003760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003764:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003768:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800376c:	f04f 0000 	mov.w	r0, #0
 8003770:	bd30      	pop	{r4, r5, pc}
 8003772:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003776:	bf1a      	itte	ne
 8003778:	4619      	movne	r1, r3
 800377a:	4610      	movne	r0, r2
 800377c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003780:	bf1c      	itt	ne
 8003782:	460b      	movne	r3, r1
 8003784:	4602      	movne	r2, r0
 8003786:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800378a:	bf06      	itte	eq
 800378c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003790:	ea91 0f03 	teqeq	r1, r3
 8003794:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003798:	bd30      	pop	{r4, r5, pc}
 800379a:	bf00      	nop

0800379c <__aeabi_ui2d>:
 800379c:	f090 0f00 	teq	r0, #0
 80037a0:	bf04      	itt	eq
 80037a2:	2100      	moveq	r1, #0
 80037a4:	4770      	bxeq	lr
 80037a6:	b530      	push	{r4, r5, lr}
 80037a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80037ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80037b0:	f04f 0500 	mov.w	r5, #0
 80037b4:	f04f 0100 	mov.w	r1, #0
 80037b8:	e750      	b.n	800365c <__adddf3+0x138>
 80037ba:	bf00      	nop

080037bc <__aeabi_i2d>:
 80037bc:	f090 0f00 	teq	r0, #0
 80037c0:	bf04      	itt	eq
 80037c2:	2100      	moveq	r1, #0
 80037c4:	4770      	bxeq	lr
 80037c6:	b530      	push	{r4, r5, lr}
 80037c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80037cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80037d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80037d4:	bf48      	it	mi
 80037d6:	4240      	negmi	r0, r0
 80037d8:	f04f 0100 	mov.w	r1, #0
 80037dc:	e73e      	b.n	800365c <__adddf3+0x138>
 80037de:	bf00      	nop

080037e0 <__aeabi_f2d>:
 80037e0:	0042      	lsls	r2, r0, #1
 80037e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80037e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80037ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80037ee:	bf1f      	itttt	ne
 80037f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80037f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80037f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80037fc:	4770      	bxne	lr
 80037fe:	f092 0f00 	teq	r2, #0
 8003802:	bf14      	ite	ne
 8003804:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003808:	4770      	bxeq	lr
 800380a:	b530      	push	{r4, r5, lr}
 800380c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003810:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003814:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003818:	e720      	b.n	800365c <__adddf3+0x138>
 800381a:	bf00      	nop

0800381c <__aeabi_ul2d>:
 800381c:	ea50 0201 	orrs.w	r2, r0, r1
 8003820:	bf08      	it	eq
 8003822:	4770      	bxeq	lr
 8003824:	b530      	push	{r4, r5, lr}
 8003826:	f04f 0500 	mov.w	r5, #0
 800382a:	e00a      	b.n	8003842 <__aeabi_l2d+0x16>

0800382c <__aeabi_l2d>:
 800382c:	ea50 0201 	orrs.w	r2, r0, r1
 8003830:	bf08      	it	eq
 8003832:	4770      	bxeq	lr
 8003834:	b530      	push	{r4, r5, lr}
 8003836:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800383a:	d502      	bpl.n	8003842 <__aeabi_l2d+0x16>
 800383c:	4240      	negs	r0, r0
 800383e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003842:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003846:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800384a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800384e:	f43f aedc 	beq.w	800360a <__adddf3+0xe6>
 8003852:	f04f 0203 	mov.w	r2, #3
 8003856:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800385a:	bf18      	it	ne
 800385c:	3203      	addne	r2, #3
 800385e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003862:	bf18      	it	ne
 8003864:	3203      	addne	r2, #3
 8003866:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800386a:	f1c2 0320 	rsb	r3, r2, #32
 800386e:	fa00 fc03 	lsl.w	ip, r0, r3
 8003872:	fa20 f002 	lsr.w	r0, r0, r2
 8003876:	fa01 fe03 	lsl.w	lr, r1, r3
 800387a:	ea40 000e 	orr.w	r0, r0, lr
 800387e:	fa21 f102 	lsr.w	r1, r1, r2
 8003882:	4414      	add	r4, r2
 8003884:	e6c1      	b.n	800360a <__adddf3+0xe6>
 8003886:	bf00      	nop

08003888 <__aeabi_dmul>:
 8003888:	b570      	push	{r4, r5, r6, lr}
 800388a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800388e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003892:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003896:	bf1d      	ittte	ne
 8003898:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800389c:	ea94 0f0c 	teqne	r4, ip
 80038a0:	ea95 0f0c 	teqne	r5, ip
 80038a4:	f000 f8de 	bleq	8003a64 <__aeabi_dmul+0x1dc>
 80038a8:	442c      	add	r4, r5
 80038aa:	ea81 0603 	eor.w	r6, r1, r3
 80038ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80038b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80038b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80038ba:	bf18      	it	ne
 80038bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80038c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80038c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038c8:	d038      	beq.n	800393c <__aeabi_dmul+0xb4>
 80038ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80038ce:	f04f 0500 	mov.w	r5, #0
 80038d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80038d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80038da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80038de:	f04f 0600 	mov.w	r6, #0
 80038e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80038e6:	f09c 0f00 	teq	ip, #0
 80038ea:	bf18      	it	ne
 80038ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80038f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80038f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80038f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80038fc:	d204      	bcs.n	8003908 <__aeabi_dmul+0x80>
 80038fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003902:	416d      	adcs	r5, r5
 8003904:	eb46 0606 	adc.w	r6, r6, r6
 8003908:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800390c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003910:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003914:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003918:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800391c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003920:	bf88      	it	hi
 8003922:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003926:	d81e      	bhi.n	8003966 <__aeabi_dmul+0xde>
 8003928:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800392c:	bf08      	it	eq
 800392e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003932:	f150 0000 	adcs.w	r0, r0, #0
 8003936:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800393a:	bd70      	pop	{r4, r5, r6, pc}
 800393c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003940:	ea46 0101 	orr.w	r1, r6, r1
 8003944:	ea40 0002 	orr.w	r0, r0, r2
 8003948:	ea81 0103 	eor.w	r1, r1, r3
 800394c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003950:	bfc2      	ittt	gt
 8003952:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003956:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800395a:	bd70      	popgt	{r4, r5, r6, pc}
 800395c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003960:	f04f 0e00 	mov.w	lr, #0
 8003964:	3c01      	subs	r4, #1
 8003966:	f300 80ab 	bgt.w	8003ac0 <__aeabi_dmul+0x238>
 800396a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800396e:	bfde      	ittt	le
 8003970:	2000      	movle	r0, #0
 8003972:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003976:	bd70      	pople	{r4, r5, r6, pc}
 8003978:	f1c4 0400 	rsb	r4, r4, #0
 800397c:	3c20      	subs	r4, #32
 800397e:	da35      	bge.n	80039ec <__aeabi_dmul+0x164>
 8003980:	340c      	adds	r4, #12
 8003982:	dc1b      	bgt.n	80039bc <__aeabi_dmul+0x134>
 8003984:	f104 0414 	add.w	r4, r4, #20
 8003988:	f1c4 0520 	rsb	r5, r4, #32
 800398c:	fa00 f305 	lsl.w	r3, r0, r5
 8003990:	fa20 f004 	lsr.w	r0, r0, r4
 8003994:	fa01 f205 	lsl.w	r2, r1, r5
 8003998:	ea40 0002 	orr.w	r0, r0, r2
 800399c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80039a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80039a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80039a8:	fa21 f604 	lsr.w	r6, r1, r4
 80039ac:	eb42 0106 	adc.w	r1, r2, r6
 80039b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80039b4:	bf08      	it	eq
 80039b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80039ba:	bd70      	pop	{r4, r5, r6, pc}
 80039bc:	f1c4 040c 	rsb	r4, r4, #12
 80039c0:	f1c4 0520 	rsb	r5, r4, #32
 80039c4:	fa00 f304 	lsl.w	r3, r0, r4
 80039c8:	fa20 f005 	lsr.w	r0, r0, r5
 80039cc:	fa01 f204 	lsl.w	r2, r1, r4
 80039d0:	ea40 0002 	orr.w	r0, r0, r2
 80039d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80039d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80039dc:	f141 0100 	adc.w	r1, r1, #0
 80039e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80039e4:	bf08      	it	eq
 80039e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80039ea:	bd70      	pop	{r4, r5, r6, pc}
 80039ec:	f1c4 0520 	rsb	r5, r4, #32
 80039f0:	fa00 f205 	lsl.w	r2, r0, r5
 80039f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80039f8:	fa20 f304 	lsr.w	r3, r0, r4
 80039fc:	fa01 f205 	lsl.w	r2, r1, r5
 8003a00:	ea43 0302 	orr.w	r3, r3, r2
 8003a04:	fa21 f004 	lsr.w	r0, r1, r4
 8003a08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003a0c:	fa21 f204 	lsr.w	r2, r1, r4
 8003a10:	ea20 0002 	bic.w	r0, r0, r2
 8003a14:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003a18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003a1c:	bf08      	it	eq
 8003a1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003a22:	bd70      	pop	{r4, r5, r6, pc}
 8003a24:	f094 0f00 	teq	r4, #0
 8003a28:	d10f      	bne.n	8003a4a <__aeabi_dmul+0x1c2>
 8003a2a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8003a2e:	0040      	lsls	r0, r0, #1
 8003a30:	eb41 0101 	adc.w	r1, r1, r1
 8003a34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003a38:	bf08      	it	eq
 8003a3a:	3c01      	subeq	r4, #1
 8003a3c:	d0f7      	beq.n	8003a2e <__aeabi_dmul+0x1a6>
 8003a3e:	ea41 0106 	orr.w	r1, r1, r6
 8003a42:	f095 0f00 	teq	r5, #0
 8003a46:	bf18      	it	ne
 8003a48:	4770      	bxne	lr
 8003a4a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8003a4e:	0052      	lsls	r2, r2, #1
 8003a50:	eb43 0303 	adc.w	r3, r3, r3
 8003a54:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003a58:	bf08      	it	eq
 8003a5a:	3d01      	subeq	r5, #1
 8003a5c:	d0f7      	beq.n	8003a4e <__aeabi_dmul+0x1c6>
 8003a5e:	ea43 0306 	orr.w	r3, r3, r6
 8003a62:	4770      	bx	lr
 8003a64:	ea94 0f0c 	teq	r4, ip
 8003a68:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003a6c:	bf18      	it	ne
 8003a6e:	ea95 0f0c 	teqne	r5, ip
 8003a72:	d00c      	beq.n	8003a8e <__aeabi_dmul+0x206>
 8003a74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003a78:	bf18      	it	ne
 8003a7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003a7e:	d1d1      	bne.n	8003a24 <__aeabi_dmul+0x19c>
 8003a80:	ea81 0103 	eor.w	r1, r1, r3
 8003a84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003a88:	f04f 0000 	mov.w	r0, #0
 8003a8c:	bd70      	pop	{r4, r5, r6, pc}
 8003a8e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003a92:	bf06      	itte	eq
 8003a94:	4610      	moveq	r0, r2
 8003a96:	4619      	moveq	r1, r3
 8003a98:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003a9c:	d019      	beq.n	8003ad2 <__aeabi_dmul+0x24a>
 8003a9e:	ea94 0f0c 	teq	r4, ip
 8003aa2:	d102      	bne.n	8003aaa <__aeabi_dmul+0x222>
 8003aa4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003aa8:	d113      	bne.n	8003ad2 <__aeabi_dmul+0x24a>
 8003aaa:	ea95 0f0c 	teq	r5, ip
 8003aae:	d105      	bne.n	8003abc <__aeabi_dmul+0x234>
 8003ab0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003ab4:	bf1c      	itt	ne
 8003ab6:	4610      	movne	r0, r2
 8003ab8:	4619      	movne	r1, r3
 8003aba:	d10a      	bne.n	8003ad2 <__aeabi_dmul+0x24a>
 8003abc:	ea81 0103 	eor.w	r1, r1, r3
 8003ac0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003ac4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003ac8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003acc:	f04f 0000 	mov.w	r0, #0
 8003ad0:	bd70      	pop	{r4, r5, r6, pc}
 8003ad2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003ad6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8003ada:	bd70      	pop	{r4, r5, r6, pc}

08003adc <__aeabi_ddiv>:
 8003adc:	b570      	push	{r4, r5, r6, lr}
 8003ade:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003ae2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003ae6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003aea:	bf1d      	ittte	ne
 8003aec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003af0:	ea94 0f0c 	teqne	r4, ip
 8003af4:	ea95 0f0c 	teqne	r5, ip
 8003af8:	f000 f8a7 	bleq	8003c4a <__aeabi_ddiv+0x16e>
 8003afc:	eba4 0405 	sub.w	r4, r4, r5
 8003b00:	ea81 0e03 	eor.w	lr, r1, r3
 8003b04:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003b08:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003b0c:	f000 8088 	beq.w	8003c20 <__aeabi_ddiv+0x144>
 8003b10:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003b14:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003b18:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003b1c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003b20:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003b24:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003b28:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003b2c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003b30:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003b34:	429d      	cmp	r5, r3
 8003b36:	bf08      	it	eq
 8003b38:	4296      	cmpeq	r6, r2
 8003b3a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8003b3e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003b42:	d202      	bcs.n	8003b4a <__aeabi_ddiv+0x6e>
 8003b44:	085b      	lsrs	r3, r3, #1
 8003b46:	ea4f 0232 	mov.w	r2, r2, rrx
 8003b4a:	1ab6      	subs	r6, r6, r2
 8003b4c:	eb65 0503 	sbc.w	r5, r5, r3
 8003b50:	085b      	lsrs	r3, r3, #1
 8003b52:	ea4f 0232 	mov.w	r2, r2, rrx
 8003b56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003b5a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8003b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003b66:	bf22      	ittt	cs
 8003b68:	1ab6      	subcs	r6, r6, r2
 8003b6a:	4675      	movcs	r5, lr
 8003b6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8003b70:	085b      	lsrs	r3, r3, #1
 8003b72:	ea4f 0232 	mov.w	r2, r2, rrx
 8003b76:	ebb6 0e02 	subs.w	lr, r6, r2
 8003b7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003b7e:	bf22      	ittt	cs
 8003b80:	1ab6      	subcs	r6, r6, r2
 8003b82:	4675      	movcs	r5, lr
 8003b84:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003b88:	085b      	lsrs	r3, r3, #1
 8003b8a:	ea4f 0232 	mov.w	r2, r2, rrx
 8003b8e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003b92:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003b96:	bf22      	ittt	cs
 8003b98:	1ab6      	subcs	r6, r6, r2
 8003b9a:	4675      	movcs	r5, lr
 8003b9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003ba0:	085b      	lsrs	r3, r3, #1
 8003ba2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003ba6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003baa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003bae:	bf22      	ittt	cs
 8003bb0:	1ab6      	subcs	r6, r6, r2
 8003bb2:	4675      	movcs	r5, lr
 8003bb4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003bb8:	ea55 0e06 	orrs.w	lr, r5, r6
 8003bbc:	d018      	beq.n	8003bf0 <__aeabi_ddiv+0x114>
 8003bbe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8003bc2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8003bc6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8003bca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003bce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8003bd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003bd6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003bda:	d1c0      	bne.n	8003b5e <__aeabi_ddiv+0x82>
 8003bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003be0:	d10b      	bne.n	8003bfa <__aeabi_ddiv+0x11e>
 8003be2:	ea41 0100 	orr.w	r1, r1, r0
 8003be6:	f04f 0000 	mov.w	r0, #0
 8003bea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003bee:	e7b6      	b.n	8003b5e <__aeabi_ddiv+0x82>
 8003bf0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003bf4:	bf04      	itt	eq
 8003bf6:	4301      	orreq	r1, r0
 8003bf8:	2000      	moveq	r0, #0
 8003bfa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003bfe:	bf88      	it	hi
 8003c00:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003c04:	f63f aeaf 	bhi.w	8003966 <__aeabi_dmul+0xde>
 8003c08:	ebb5 0c03 	subs.w	ip, r5, r3
 8003c0c:	bf04      	itt	eq
 8003c0e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003c12:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003c16:	f150 0000 	adcs.w	r0, r0, #0
 8003c1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003c1e:	bd70      	pop	{r4, r5, r6, pc}
 8003c20:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003c24:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003c28:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003c2c:	bfc2      	ittt	gt
 8003c2e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003c32:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003c36:	bd70      	popgt	{r4, r5, r6, pc}
 8003c38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003c3c:	f04f 0e00 	mov.w	lr, #0
 8003c40:	3c01      	subs	r4, #1
 8003c42:	e690      	b.n	8003966 <__aeabi_dmul+0xde>
 8003c44:	ea45 0e06 	orr.w	lr, r5, r6
 8003c48:	e68d      	b.n	8003966 <__aeabi_dmul+0xde>
 8003c4a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003c4e:	ea94 0f0c 	teq	r4, ip
 8003c52:	bf08      	it	eq
 8003c54:	ea95 0f0c 	teqeq	r5, ip
 8003c58:	f43f af3b 	beq.w	8003ad2 <__aeabi_dmul+0x24a>
 8003c5c:	ea94 0f0c 	teq	r4, ip
 8003c60:	d10a      	bne.n	8003c78 <__aeabi_ddiv+0x19c>
 8003c62:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003c66:	f47f af34 	bne.w	8003ad2 <__aeabi_dmul+0x24a>
 8003c6a:	ea95 0f0c 	teq	r5, ip
 8003c6e:	f47f af25 	bne.w	8003abc <__aeabi_dmul+0x234>
 8003c72:	4610      	mov	r0, r2
 8003c74:	4619      	mov	r1, r3
 8003c76:	e72c      	b.n	8003ad2 <__aeabi_dmul+0x24a>
 8003c78:	ea95 0f0c 	teq	r5, ip
 8003c7c:	d106      	bne.n	8003c8c <__aeabi_ddiv+0x1b0>
 8003c7e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003c82:	f43f aefd 	beq.w	8003a80 <__aeabi_dmul+0x1f8>
 8003c86:	4610      	mov	r0, r2
 8003c88:	4619      	mov	r1, r3
 8003c8a:	e722      	b.n	8003ad2 <__aeabi_dmul+0x24a>
 8003c8c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003c90:	bf18      	it	ne
 8003c92:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003c96:	f47f aec5 	bne.w	8003a24 <__aeabi_dmul+0x19c>
 8003c9a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8003c9e:	f47f af0d 	bne.w	8003abc <__aeabi_dmul+0x234>
 8003ca2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8003ca6:	f47f aeeb 	bne.w	8003a80 <__aeabi_dmul+0x1f8>
 8003caa:	e712      	b.n	8003ad2 <__aeabi_dmul+0x24a>

08003cac <__gedf2>:
 8003cac:	f04f 3cff 	mov.w	ip, #4294967295
 8003cb0:	e006      	b.n	8003cc0 <__cmpdf2+0x4>
 8003cb2:	bf00      	nop

08003cb4 <__ledf2>:
 8003cb4:	f04f 0c01 	mov.w	ip, #1
 8003cb8:	e002      	b.n	8003cc0 <__cmpdf2+0x4>
 8003cba:	bf00      	nop

08003cbc <__cmpdf2>:
 8003cbc:	f04f 0c01 	mov.w	ip, #1
 8003cc0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8003cc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003cc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003ccc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003cd0:	bf18      	it	ne
 8003cd2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8003cd6:	d01b      	beq.n	8003d10 <__cmpdf2+0x54>
 8003cd8:	b001      	add	sp, #4
 8003cda:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8003cde:	bf0c      	ite	eq
 8003ce0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8003ce4:	ea91 0f03 	teqne	r1, r3
 8003ce8:	bf02      	ittt	eq
 8003cea:	ea90 0f02 	teqeq	r0, r2
 8003cee:	2000      	moveq	r0, #0
 8003cf0:	4770      	bxeq	lr
 8003cf2:	f110 0f00 	cmn.w	r0, #0
 8003cf6:	ea91 0f03 	teq	r1, r3
 8003cfa:	bf58      	it	pl
 8003cfc:	4299      	cmppl	r1, r3
 8003cfe:	bf08      	it	eq
 8003d00:	4290      	cmpeq	r0, r2
 8003d02:	bf2c      	ite	cs
 8003d04:	17d8      	asrcs	r0, r3, #31
 8003d06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8003d0a:	f040 0001 	orr.w	r0, r0, #1
 8003d0e:	4770      	bx	lr
 8003d10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003d14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003d18:	d102      	bne.n	8003d20 <__cmpdf2+0x64>
 8003d1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8003d1e:	d107      	bne.n	8003d30 <__cmpdf2+0x74>
 8003d20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003d24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003d28:	d1d6      	bne.n	8003cd8 <__cmpdf2+0x1c>
 8003d2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8003d2e:	d0d3      	beq.n	8003cd8 <__cmpdf2+0x1c>
 8003d30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop

08003d38 <__aeabi_cdrcmple>:
 8003d38:	4684      	mov	ip, r0
 8003d3a:	4610      	mov	r0, r2
 8003d3c:	4662      	mov	r2, ip
 8003d3e:	468c      	mov	ip, r1
 8003d40:	4619      	mov	r1, r3
 8003d42:	4663      	mov	r3, ip
 8003d44:	e000      	b.n	8003d48 <__aeabi_cdcmpeq>
 8003d46:	bf00      	nop

08003d48 <__aeabi_cdcmpeq>:
 8003d48:	b501      	push	{r0, lr}
 8003d4a:	f7ff ffb7 	bl	8003cbc <__cmpdf2>
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	bf48      	it	mi
 8003d52:	f110 0f00 	cmnmi.w	r0, #0
 8003d56:	bd01      	pop	{r0, pc}

08003d58 <__aeabi_dcmpeq>:
 8003d58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003d5c:	f7ff fff4 	bl	8003d48 <__aeabi_cdcmpeq>
 8003d60:	bf0c      	ite	eq
 8003d62:	2001      	moveq	r0, #1
 8003d64:	2000      	movne	r0, #0
 8003d66:	f85d fb08 	ldr.w	pc, [sp], #8
 8003d6a:	bf00      	nop

08003d6c <__aeabi_dcmplt>:
 8003d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003d70:	f7ff ffea 	bl	8003d48 <__aeabi_cdcmpeq>
 8003d74:	bf34      	ite	cc
 8003d76:	2001      	movcc	r0, #1
 8003d78:	2000      	movcs	r0, #0
 8003d7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8003d7e:	bf00      	nop

08003d80 <__aeabi_dcmple>:
 8003d80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003d84:	f7ff ffe0 	bl	8003d48 <__aeabi_cdcmpeq>
 8003d88:	bf94      	ite	ls
 8003d8a:	2001      	movls	r0, #1
 8003d8c:	2000      	movhi	r0, #0
 8003d8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003d92:	bf00      	nop

08003d94 <__aeabi_dcmpge>:
 8003d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003d98:	f7ff ffce 	bl	8003d38 <__aeabi_cdrcmple>
 8003d9c:	bf94      	ite	ls
 8003d9e:	2001      	movls	r0, #1
 8003da0:	2000      	movhi	r0, #0
 8003da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8003da6:	bf00      	nop

08003da8 <__aeabi_dcmpgt>:
 8003da8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003dac:	f7ff ffc4 	bl	8003d38 <__aeabi_cdrcmple>
 8003db0:	bf34      	ite	cc
 8003db2:	2001      	movcc	r0, #1
 8003db4:	2000      	movcs	r0, #0
 8003db6:	f85d fb08 	ldr.w	pc, [sp], #8
 8003dba:	bf00      	nop

08003dbc <__aeabi_d2iz>:
 8003dbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003dc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003dc4:	d215      	bcs.n	8003df2 <__aeabi_d2iz+0x36>
 8003dc6:	d511      	bpl.n	8003dec <__aeabi_d2iz+0x30>
 8003dc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003dcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003dd0:	d912      	bls.n	8003df8 <__aeabi_d2iz+0x3c>
 8003dd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003dd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003dda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8003dde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003de2:	fa23 f002 	lsr.w	r0, r3, r2
 8003de6:	bf18      	it	ne
 8003de8:	4240      	negne	r0, r0
 8003dea:	4770      	bx	lr
 8003dec:	f04f 0000 	mov.w	r0, #0
 8003df0:	4770      	bx	lr
 8003df2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003df6:	d105      	bne.n	8003e04 <__aeabi_d2iz+0x48>
 8003df8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8003dfc:	bf08      	it	eq
 8003dfe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8003e02:	4770      	bx	lr
 8003e04:	f04f 0000 	mov.w	r0, #0
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop

08003e0c <__aeabi_d2f>:
 8003e0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003e10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8003e14:	bf24      	itt	cs
 8003e16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8003e1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8003e1e:	d90d      	bls.n	8003e3c <__aeabi_d2f+0x30>
 8003e20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003e24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003e28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8003e2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003e30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8003e34:	bf08      	it	eq
 8003e36:	f020 0001 	biceq.w	r0, r0, #1
 8003e3a:	4770      	bx	lr
 8003e3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8003e40:	d121      	bne.n	8003e86 <__aeabi_d2f+0x7a>
 8003e42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8003e46:	bfbc      	itt	lt
 8003e48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8003e4c:	4770      	bxlt	lr
 8003e4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003e52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8003e56:	f1c2 0218 	rsb	r2, r2, #24
 8003e5a:	f1c2 0c20 	rsb	ip, r2, #32
 8003e5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8003e62:	fa20 f002 	lsr.w	r0, r0, r2
 8003e66:	bf18      	it	ne
 8003e68:	f040 0001 	orrne.w	r0, r0, #1
 8003e6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003e70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003e74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8003e78:	ea40 000c 	orr.w	r0, r0, ip
 8003e7c:	fa23 f302 	lsr.w	r3, r3, r2
 8003e80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e84:	e7cc      	b.n	8003e20 <__aeabi_d2f+0x14>
 8003e86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8003e8a:	d107      	bne.n	8003e9c <__aeabi_d2f+0x90>
 8003e8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8003e90:	bf1e      	ittt	ne
 8003e92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8003e96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8003e9a:	4770      	bxne	lr
 8003e9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8003ea0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop

08003eac <__errno>:
 8003eac:	f244 03e0 	movw	r3, #16608	; 0x40e0
 8003eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb4:	6818      	ldr	r0, [r3, #0]
 8003eb6:	4770      	bx	lr

08003eb8 <__libc_init_array>:
 8003eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eba:	4f20      	ldr	r7, [pc, #128]	; (8003f3c <__libc_init_array+0x84>)
 8003ebc:	4c20      	ldr	r4, [pc, #128]	; (8003f40 <__libc_init_array+0x88>)
 8003ebe:	1b38      	subs	r0, r7, r4
 8003ec0:	1087      	asrs	r7, r0, #2
 8003ec2:	d017      	beq.n	8003ef4 <__libc_init_array+0x3c>
 8003ec4:	1e7a      	subs	r2, r7, #1
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	2501      	movs	r5, #1
 8003eca:	f002 0601 	and.w	r6, r2, #1
 8003ece:	4798      	blx	r3
 8003ed0:	42af      	cmp	r7, r5
 8003ed2:	d00f      	beq.n	8003ef4 <__libc_init_array+0x3c>
 8003ed4:	b12e      	cbz	r6, 8003ee2 <__libc_init_array+0x2a>
 8003ed6:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003eda:	2502      	movs	r5, #2
 8003edc:	4788      	blx	r1
 8003ede:	42af      	cmp	r7, r5
 8003ee0:	d008      	beq.n	8003ef4 <__libc_init_array+0x3c>
 8003ee2:	6860      	ldr	r0, [r4, #4]
 8003ee4:	4780      	blx	r0
 8003ee6:	3502      	adds	r5, #2
 8003ee8:	68a2      	ldr	r2, [r4, #8]
 8003eea:	1d26      	adds	r6, r4, #4
 8003eec:	4790      	blx	r2
 8003eee:	3408      	adds	r4, #8
 8003ef0:	42af      	cmp	r7, r5
 8003ef2:	d1f6      	bne.n	8003ee2 <__libc_init_array+0x2a>
 8003ef4:	4f13      	ldr	r7, [pc, #76]	; (8003f44 <__libc_init_array+0x8c>)
 8003ef6:	4c14      	ldr	r4, [pc, #80]	; (8003f48 <__libc_init_array+0x90>)
 8003ef8:	f000 f9be 	bl	8004278 <_init>
 8003efc:	1b3b      	subs	r3, r7, r4
 8003efe:	109f      	asrs	r7, r3, #2
 8003f00:	d018      	beq.n	8003f34 <__libc_init_array+0x7c>
 8003f02:	1e7d      	subs	r5, r7, #1
 8003f04:	6821      	ldr	r1, [r4, #0]
 8003f06:	f005 0601 	and.w	r6, r5, #1
 8003f0a:	2501      	movs	r5, #1
 8003f0c:	4788      	blx	r1
 8003f0e:	42af      	cmp	r7, r5
 8003f10:	d011      	beq.n	8003f36 <__libc_init_array+0x7e>
 8003f12:	b12e      	cbz	r6, 8003f20 <__libc_init_array+0x68>
 8003f14:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003f18:	2502      	movs	r5, #2
 8003f1a:	4780      	blx	r0
 8003f1c:	42af      	cmp	r7, r5
 8003f1e:	d00b      	beq.n	8003f38 <__libc_init_array+0x80>
 8003f20:	6862      	ldr	r2, [r4, #4]
 8003f22:	4790      	blx	r2
 8003f24:	3502      	adds	r5, #2
 8003f26:	68a3      	ldr	r3, [r4, #8]
 8003f28:	1d26      	adds	r6, r4, #4
 8003f2a:	4798      	blx	r3
 8003f2c:	3408      	adds	r4, #8
 8003f2e:	42af      	cmp	r7, r5
 8003f30:	d1f6      	bne.n	8003f20 <__libc_init_array+0x68>
 8003f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	0800429c 	.word	0x0800429c
 8003f40:	0800429c 	.word	0x0800429c
 8003f44:	0800429c 	.word	0x0800429c
 8003f48:	0800429c 	.word	0x0800429c

08003f4c <memset>:
 8003f4c:	b4f0      	push	{r4, r5, r6, r7}
 8003f4e:	0784      	lsls	r4, r0, #30
 8003f50:	4603      	mov	r3, r0
 8003f52:	f000 808e 	beq.w	8004072 <memset+0x126>
 8003f56:	1e54      	subs	r4, r2, #1
 8003f58:	2a00      	cmp	r2, #0
 8003f5a:	f000 8088 	beq.w	800406e <memset+0x122>
 8003f5e:	07e5      	lsls	r5, r4, #31
 8003f60:	b2ce      	uxtb	r6, r1
 8003f62:	d411      	bmi.n	8003f88 <memset+0x3c>
 8003f64:	461a      	mov	r2, r3
 8003f66:	1e67      	subs	r7, r4, #1
 8003f68:	f802 6b01 	strb.w	r6, [r2], #1
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	4615      	mov	r5, r2
 8003f70:	0792      	lsls	r2, r2, #30
 8003f72:	d00f      	beq.n	8003f94 <memset+0x48>
 8003f74:	2c00      	cmp	r4, #0
 8003f76:	d07a      	beq.n	800406e <memset+0x122>
 8003f78:	f803 6b01 	strb.w	r6, [r3], #1
 8003f7c:	079a      	lsls	r2, r3, #30
 8003f7e:	463c      	mov	r4, r7
 8003f80:	461d      	mov	r5, r3
 8003f82:	d007      	beq.n	8003f94 <memset+0x48>
 8003f84:	3c01      	subs	r4, #1
 8003f86:	e7ed      	b.n	8003f64 <memset+0x18>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	f803 6b01 	strb.w	r6, [r3], #1
 8003f8e:	079a      	lsls	r2, r3, #30
 8003f90:	461d      	mov	r5, r3
 8003f92:	d1f7      	bne.n	8003f84 <memset+0x38>
 8003f94:	2c03      	cmp	r4, #3
 8003f96:	d952      	bls.n	800403e <memset+0xf2>
 8003f98:	b2ce      	uxtb	r6, r1
 8003f9a:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 8003f9e:	2c0f      	cmp	r4, #15
 8003fa0:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 8003fa4:	d92d      	bls.n	8004002 <memset+0xb6>
 8003fa6:	f1a4 0210 	sub.w	r2, r4, #16
 8003faa:	4617      	mov	r7, r2
 8003fac:	2f0f      	cmp	r7, #15
 8003fae:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8003fb2:	602b      	str	r3, [r5, #0]
 8003fb4:	606b      	str	r3, [r5, #4]
 8003fb6:	60ab      	str	r3, [r5, #8]
 8003fb8:	60eb      	str	r3, [r5, #12]
 8003fba:	f105 0210 	add.w	r2, r5, #16
 8003fbe:	d916      	bls.n	8003fee <memset+0xa2>
 8003fc0:	b13e      	cbz	r6, 8003fd2 <memset+0x86>
 8003fc2:	3f10      	subs	r7, #16
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	6053      	str	r3, [r2, #4]
 8003fc8:	6093      	str	r3, [r2, #8]
 8003fca:	60d3      	str	r3, [r2, #12]
 8003fcc:	3210      	adds	r2, #16
 8003fce:	2f0f      	cmp	r7, #15
 8003fd0:	d90d      	bls.n	8003fee <memset+0xa2>
 8003fd2:	3f20      	subs	r7, #32
 8003fd4:	f102 0610 	add.w	r6, r2, #16
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	6053      	str	r3, [r2, #4]
 8003fdc:	6093      	str	r3, [r2, #8]
 8003fde:	60d3      	str	r3, [r2, #12]
 8003fe0:	6113      	str	r3, [r2, #16]
 8003fe2:	6153      	str	r3, [r2, #20]
 8003fe4:	6193      	str	r3, [r2, #24]
 8003fe6:	61d3      	str	r3, [r2, #28]
 8003fe8:	3220      	adds	r2, #32
 8003fea:	2f0f      	cmp	r7, #15
 8003fec:	d8f1      	bhi.n	8003fd2 <memset+0x86>
 8003fee:	f1a4 0210 	sub.w	r2, r4, #16
 8003ff2:	f022 020f 	bic.w	r2, r2, #15
 8003ff6:	f004 040f 	and.w	r4, r4, #15
 8003ffa:	3210      	adds	r2, #16
 8003ffc:	2c03      	cmp	r4, #3
 8003ffe:	4415      	add	r5, r2
 8004000:	d91d      	bls.n	800403e <memset+0xf2>
 8004002:	1f27      	subs	r7, r4, #4
 8004004:	463e      	mov	r6, r7
 8004006:	462a      	mov	r2, r5
 8004008:	2e03      	cmp	r6, #3
 800400a:	f842 3b04 	str.w	r3, [r2], #4
 800400e:	f3c7 0780 	ubfx	r7, r7, #2, #1
 8004012:	d90d      	bls.n	8004030 <memset+0xe4>
 8004014:	b127      	cbz	r7, 8004020 <memset+0xd4>
 8004016:	3e04      	subs	r6, #4
 8004018:	2e03      	cmp	r6, #3
 800401a:	f842 3b04 	str.w	r3, [r2], #4
 800401e:	d907      	bls.n	8004030 <memset+0xe4>
 8004020:	4617      	mov	r7, r2
 8004022:	3e08      	subs	r6, #8
 8004024:	f847 3b04 	str.w	r3, [r7], #4
 8004028:	6053      	str	r3, [r2, #4]
 800402a:	1d3a      	adds	r2, r7, #4
 800402c:	2e03      	cmp	r6, #3
 800402e:	d8f7      	bhi.n	8004020 <memset+0xd4>
 8004030:	1f23      	subs	r3, r4, #4
 8004032:	f023 0203 	bic.w	r2, r3, #3
 8004036:	1d13      	adds	r3, r2, #4
 8004038:	f004 0403 	and.w	r4, r4, #3
 800403c:	18ed      	adds	r5, r5, r3
 800403e:	b1b4      	cbz	r4, 800406e <memset+0x122>
 8004040:	462b      	mov	r3, r5
 8004042:	b2c9      	uxtb	r1, r1
 8004044:	f803 1b01 	strb.w	r1, [r3], #1
 8004048:	192c      	adds	r4, r5, r4
 800404a:	43ed      	mvns	r5, r5
 800404c:	1962      	adds	r2, r4, r5
 800404e:	42a3      	cmp	r3, r4
 8004050:	f002 0501 	and.w	r5, r2, #1
 8004054:	d00b      	beq.n	800406e <memset+0x122>
 8004056:	b11d      	cbz	r5, 8004060 <memset+0x114>
 8004058:	f803 1b01 	strb.w	r1, [r3], #1
 800405c:	42a3      	cmp	r3, r4
 800405e:	d006      	beq.n	800406e <memset+0x122>
 8004060:	461a      	mov	r2, r3
 8004062:	f802 1b01 	strb.w	r1, [r2], #1
 8004066:	7059      	strb	r1, [r3, #1]
 8004068:	1c53      	adds	r3, r2, #1
 800406a:	42a3      	cmp	r3, r4
 800406c:	d1f8      	bne.n	8004060 <memset+0x114>
 800406e:	bcf0      	pop	{r4, r5, r6, r7}
 8004070:	4770      	bx	lr
 8004072:	4605      	mov	r5, r0
 8004074:	4614      	mov	r4, r2
 8004076:	e78d      	b.n	8003f94 <memset+0x48>

08004078 <_open>:
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	f04f 33ff 	mov.w	r3, #4294967295
 8004088:	4618      	mov	r0, r3
 800408a:	f107 0714 	add.w	r7, r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr

08004094 <_lseek>:
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	f04f 33ff 	mov.w	r3, #4294967295
 80040a4:	4618      	mov	r0, r3
 80040a6:	f107 0714 	add.w	r7, r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr

080040b0 <_read>:
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
 80040bc:	f04f 0300 	mov.w	r3, #0
 80040c0:	4618      	mov	r0, r3
 80040c2:	f107 0714 	add.w	r7, r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bc80      	pop	{r7}
 80040ca:	4770      	bx	lr

080040cc <_write>:
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	f04f 33ff 	mov.w	r3, #4294967295
 80040dc:	4618      	mov	r0, r3
 80040de:	f107 0714 	add.w	r7, r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <_close>:
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	f04f 33ff 	mov.w	r3, #4294967295
 80040f0:	4618      	mov	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <_fstat>:
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <_fstat+0x16>
 8004108:	f04f 33ff 	mov.w	r3, #4294967295
 800410c:	e001      	b.n	8004112 <_fstat+0x1a>
 800410e:	f06f 0301 	mvn.w	r3, #1
 8004112:	4618      	mov	r0, r3
 8004114:	f107 070c 	add.w	r7, r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop

08004120 <_link>:
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d102      	bne.n	8004138 <_link+0x18>
 8004132:	f04f 33ff 	mov.w	r3, #4294967295
 8004136:	e001      	b.n	800413c <_link+0x1c>
 8004138:	f06f 0301 	mvn.w	r3, #1
 800413c:	4618      	mov	r0, r3
 800413e:	f107 070c 	add.w	r7, r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr

08004148 <_unlink>:
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	f04f 33ff 	mov.w	r3, #4294967295
 8004154:	4618      	mov	r0, r3
 8004156:	f107 070c 	add.w	r7, r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <_sbrk>:
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	f64b 7318 	movw	r3, #48920	; 0xbf18
 800416c:	f2c0 0300 	movt	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	f640 0304 	movw	r3, #2052	; 0x804
 8004176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d114      	bne.n	80041aa <_sbrk+0x4a>
 8004180:	f640 0304 	movw	r3, #2052	; 0x804
 8004184:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004188:	f244 02e8 	movw	r2, #16616	; 0x40e8
 800418c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	f640 0304 	movw	r3, #2052	; 0x804
 8004196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	18d2      	adds	r2, r2, r3
 80041a0:	f640 0308 	movw	r3, #2056	; 0x808
 80041a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	f640 0304 	movw	r3, #2052	; 0x804
 80041ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	613b      	str	r3, [r7, #16]
 80041b6:	f640 0304 	movw	r3, #2052	; 0x804
 80041ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	18d3      	adds	r3, r2, r3
 80041c6:	f103 0307 	add.w	r3, r3, #7
 80041ca:	f023 0307 	bic.w	r3, r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	f640 0308 	movw	r3, #2056	; 0x808
 80041d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d302      	bcc.n	80041e6 <_sbrk+0x86>
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	e006      	b.n	80041f4 <_sbrk+0x94>
 80041e6:	f640 0304 	movw	r3, #2052	; 0x804
 80041ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f107 071c 	add.w	r7, r7, #28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr

08004200 <_times>:
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	f04f 33ff 	mov.w	r3, #4294967295
 800420c:	4618      	mov	r0, r3
 800420e:	f107 070c 	add.w	r7, r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	bc80      	pop	{r7}
 8004216:	4770      	bx	lr

08004218 <_wait>:
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	f04f 33ff 	mov.w	r3, #4294967295
 8004224:	4618      	mov	r0, r3
 8004226:	f107 070c 	add.w	r7, r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr

08004230 <_kill>:
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
 800423a:	f04f 33ff 	mov.w	r3, #4294967295
 800423e:	4618      	mov	r0, r3
 8004240:	f107 070c 	add.w	r7, r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop

0800424c <_fork>:
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
 8004250:	f04f 33ff 	mov.w	r3, #4294967295
 8004254:	4618      	mov	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr

0800425c <_getpid>:
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
 8004260:	f04f 33ff 	mov.w	r3, #4294967295
 8004264:	4618      	mov	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr

0800426c <_exit>:
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	e7fe      	b.n	8004274 <_exit+0x8>
 8004276:	bf00      	nop

08004278 <_init>:
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop

08004284 <_isatty>:
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	f04f 33ff 	mov.w	r3, #4294967295
 8004290:	4618      	mov	r0, r3
 8004292:	f107 070c 	add.w	r7, r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr
