Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b413ae9807a34c24b06c66ecce1666d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_Sim_behav xil_defaultlib.D_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/_SamData/Vivado2022/Codes/FlipFlop/FlipFlop.srcs/sources_1/new/D.sv" Line 2. Module D doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D
Compiling module xil_defaultlib.D_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_Sim_behav
