{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 16:35:57 2024 " "Info: Processing started: Wed Oct 09 16:35:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU5A -c CPU5A " "Info: Command: quartus_sta CPU5A -c CPU5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst18\|inst2~latch\|combout " "Warning: Node \"inst2\|inst18\|inst2~latch\|combout\" is a latch" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 64 232 296 144 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst18\|inst7~latch\|combout " "Warning: Node \"inst2\|inst18\|inst7~latch\|combout\" is a latch" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst18\|inst8~latch\|combout " "Warning: Node \"inst2\|inst18\|inst8~latch\|combout\" is a latch" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 272 232 296 352 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst18\|inst4~latch\|combout " "Warning: Node \"inst2\|inst18\|inst4~latch\|combout\" is a latch" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 64 408 472 144 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|inst18\|inst5~latch\|combout " "Warning: Node \"inst2\|inst18\|inst5~latch\|combout\" is a latch" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst13\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst6\|inst13\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst8\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst6\|inst8\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst19\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst7\|inst19\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst9\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst6\|inst10\|inst9\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst15\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst7\|inst15\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst10\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst6\|inst10\|inst10\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6\|inst10\|inst11\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst6\|inst10\|inst11\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7\|inst20\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst7\|inst20\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU5A.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CPU5A.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst " "Warning: Node: step3:inst43\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst2 " "Warning: Node: step3:inst43\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK0 " "Warning: Node: CLK0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst3 " "Warning: Node: step3:inst43\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] " "Warning: Node: dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P11_2 " "Warning: Node: P11_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst1 " "Warning: Node: step3:inst43\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Info: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.532 " "Info: Worst-case setup slack is 46.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.532         0.000 altera_reserved_tck  " "Info:    46.532         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Info: Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 altera_reserved_tck  " "Info:     0.451         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.604 " "Info: Worst-case recovery slack is 48.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.604         0.000 altera_reserved_tck  " "Info:    48.604         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Info: Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 altera_reserved_tck  " "Info:     1.127         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst " "Warning: Node: step3:inst43\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst2 " "Warning: Node: step3:inst43\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK0 " "Warning: Node: CLK0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst3 " "Warning: Node: step3:inst43\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] " "Warning: Node: dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P11_2 " "Warning: Node: P11_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst1 " "Warning: Node: step3:inst43\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Info: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.867 " "Info: Worst-case setup slack is 46.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.867         0.000 altera_reserved_tck  " "Info:    46.867         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Info: Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "Info:     0.400         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.885 " "Info: Worst-case recovery slack is 48.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.885         0.000 altera_reserved_tck  " "Info:    48.885         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Info: Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 altera_reserved_tck  " "Info:     1.028         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst " "Warning: Node: step3:inst43\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst2 " "Warning: Node: step3:inst43\|inst2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK0 " "Warning: Node: CLK0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst3 " "Warning: Node: step3:inst43\|inst3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] " "Warning: Node: dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P11_2 " "Warning: Node: P11_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step3:inst43\|inst1 " "Warning: Node: step3:inst43\|inst1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Info: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.745 " "Info: Worst-case setup slack is 48.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.745         0.000 altera_reserved_tck  " "Info:    48.745         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Info: Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "Info:     0.184         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.594 " "Info: Worst-case recovery slack is 49.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.594         0.000 altera_reserved_tck  " "Info:    49.594         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Info: Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 altera_reserved_tck  " "Info:     0.494         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 104 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 16:35:58 2024 " "Info: Processing ended: Wed Oct 09 16:35:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
