<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/mysystem_Arm_A9_HPS_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_lw_axi_master_wr_limiter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_lw_axi_master_wr_limiter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_lw_axi_master_wr_limiter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_lw_axi_master_wr_limiter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="system_console_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_rsp_width_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_burst_adapter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo.vho"
   type="VHDL"
   library="ram_s1_agent_rdata_fifo" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_ram_s1_agent_rsp_fifo.vho"
   type="VHDL"
   library="ram_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_axi_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_axi_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_axi_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="Arm_A9_HPS_h2f_axi_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ram_s1_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/mysystem_Arm_A9_HPS_hps_io.vhd"
   type="VHDL"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/mysystem_irq_mapper_001.vho"
   type="VHDL"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/mysystem_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1.vhd"
   type="VHDL"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_led_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_1_switches_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_ram_s1_rsp_width_adapter.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/mysystem_mm_interconnect_0_ram_s1_cmd_width_adapter.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/mysystem_system_console.vhd"
   type="VHDL"
   library="system_console" />
 <file
   path="simulation/submodules/mysystem_switches.vhd"
   type="VHDL"
   library="switches" />
 <file
   path="simulation/submodules/mysystem_ram.hex"
   type="HEX"
   library="ram" />
 <file
   path="simulation/submodules/mysystem_ram.vhd"
   type="VHDL"
   library="ram" />
 <file
   path="simulation/submodules/mysystem_pushbuttons.vhd"
   type="VHDL"
   library="pushbuttons" />
 <file
   path="simulation/submodules/mysystem_led.vhd"
   type="VHDL"
   library="led" />
 <file
   path="simulation/submodules/mysystem_HEX5_HEX4.vhd"
   type="VHDL"
   library="HEX5_HEX4" />
 <file
   path="simulation/submodules/mysystem_HEX3_HEX0.vhd"
   type="VHDL"
   library="HEX3_HEX0" />
 <file
   path="simulation/submodules/mysystem_Arm_A9_HPS.vhd"
   type="VHDL"
   library="Arm_A9_HPS" />
 <file path="simulation/mysystem.vhd" type="VHDL" />
 <file path="simulation/mysystem_rst_controller.vhd" type="VHDL" />
 <file path="simulation/mysystem_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="mysystem" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="mysystem.Arm_A9_HPS" modelPath="mysystem.Arm_A9_HPS" />
 <modelMap
   controllerPath="mysystem.Arm_A9_HPS.fpga_interfaces"
   modelPath="mysystem.Arm_A9_HPS.fpga_interfaces" />
 <modelMap
   controllerPath="mysystem.Arm_A9_HPS.hps_io"
   modelPath="mysystem.Arm_A9_HPS.hps_io" />
 <modelMap controllerPath="mysystem.ram" modelPath="mysystem.ram" />
</simPackage>
