Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 14 15:19:44 2024
| Host         : Expect2004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4DDR_timing_summary_routed.rpt -pb Nexys4DDR_timing_summary_routed.pb -rpx Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  208         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (832)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: clk_divide/clk_N_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_divide_led/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (832)
--------------------------------------------------
 There are 832 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  863          inf        0.000                      0                  863           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           863 Endpoints
Min Delay           863 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        152.612ns  (logic 65.046ns (42.622%)  route 87.566ns (57.378%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.205   144.897    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.152   145.049 r  cpu/regfile/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.805   148.854    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758   152.612 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000   152.612    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        151.783ns  (logic 64.753ns (42.662%)  route 87.030ns (57.338%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.205   144.897    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I4_O)        0.124   145.021 r  cpu/regfile/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.269   148.290    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493   151.783 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000   151.783    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        151.613ns  (logic 65.029ns (42.891%)  route 86.584ns (57.108%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184   144.876    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.153   145.029 r  cpu/regfile/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.844   147.873    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740   151.613 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000   151.613    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        151.050ns  (logic 64.793ns (42.895%)  route 86.256ns (57.104%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 r  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 f  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 f  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 f  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.242   144.934    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I0_O)        0.124   145.058 r  cpu/regfile/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.458   147.516    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534   151.049 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000   151.049    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.624ns  (logic 64.821ns (43.035%)  route 85.803ns (56.965%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 r  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 f  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 f  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 f  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184   144.876    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.124   145.000 r  cpu/regfile/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.063   147.063    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561   150.624 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000   150.624    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        150.311ns  (logic 65.065ns (43.287%)  route 85.246ns (56.713%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990   144.682    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.150   144.832 r  cpu/regfile/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700   146.532    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779   150.311 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000   150.311    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        149.891ns  (logic 64.815ns (43.242%)  route 85.075ns (56.758%))
  Logic Levels:           329  (CARRY4=285 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1 OBUF=1 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 f  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 r  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.037   141.192    cpu/regfile/RDin[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124   141.316 f  cpu/regfile/SEG_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.527   141.843    cpu/regfile/SEG_OBUF[6]_inst_i_82_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124   141.967 r  cpu/regfile/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000   141.967    cpu/regfile/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214   142.181 r  cpu/regfile/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.214   143.395    cpu/regfile/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.297   143.692 r  cpu/regfile/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.990   144.682    cpu/regfile/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I4_O)        0.124   144.806 r  cpu/regfile/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529   146.335    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   149.890 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000   149.890    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r2_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        141.115ns  (logic 60.377ns (42.786%)  route 80.738ns (57.214%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=31 LUT6=4 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.960   141.115    cpu/regfile/registers_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y28          RAMD32                                       r  cpu/regfile/registers_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r1_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        140.890ns  (logic 60.377ns (42.854%)  route 80.513ns (57.146%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=31 LUT6=4 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          2.246   136.606    cpu/alu/data4_0[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332   136.938 r  cpu/alu/registers_reg_r1_0_31_0_5_i_367/O
                         net (fo=1, routed)           0.000   136.938    cpu/alu/registers_reg_r1_0_31_0_5_i_367_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.470 r  cpu/alu/registers_reg_r1_0_31_0_5_i_324/CO[3]
                         net (fo=1, routed)           0.000   137.470    cpu/alu/registers_reg_r1_0_31_0_5_i_324_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.584 r  cpu/alu/registers_reg_r1_0_31_0_5_i_284/CO[3]
                         net (fo=1, routed)           0.000   137.584    cpu/alu/registers_reg_r1_0_31_0_5_i_284_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.698 r  cpu/alu/registers_reg_r1_0_31_0_5_i_240/CO[3]
                         net (fo=1, routed)           0.000   137.698    cpu/alu/registers_reg_r1_0_31_0_5_i_240_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.812 r  cpu/alu/registers_reg_r1_0_31_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000   137.812    cpu/alu/registers_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.926 r  cpu/alu/registers_reg_r1_0_31_0_5_i_150/CO[3]
                         net (fo=1, routed)           0.000   137.926    cpu/alu/registers_reg_r1_0_31_0_5_i_150_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.040 r  cpu/alu/registers_reg_r1_0_31_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000   138.040    cpu/alu/registers_reg_r1_0_31_0_5_i_115_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.154 r  cpu/alu/registers_reg_r1_0_31_0_5_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.154    cpu/alu/registers_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.268 r  cpu/alu/registers_reg_r1_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000   138.268    cpu/alu/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   138.539 r  cpu/alu/registers_reg_r1_0_31_0_5_i_35/CO[0]
                         net (fo=1, routed)           0.310   138.849    cpu/alu/data4_0[0]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.373   139.222 f  cpu/alu/registers_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.809   140.031    cpu/regfile/reg_data_reg[1]
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124   140.155 r  cpu/regfile/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.735   140.890    cpu/regfile/registers_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y28         RAMD32                                       r  cpu/regfile/registers_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            cpu/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        138.971ns  (logic 58.527ns (42.114%)  route 80.444ns (57.886%))
  Logic Levels:           314  (CARRY4=276 LUT2=1 LUT3=30 LUT4=1 LUT5=1 LUT6=3 RAMB18E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1                     0.000     0.000 r  registers_reg_r1_0_31_0_5_i_10/CLKARDCLK
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 f  registers_reg_r1_0_31_0_5_i_10/DOADO[9]
                         net (fo=317, routed)         2.298     4.752    cpu/regfile/IR[1]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124     4.876 r  cpu/regfile/reg_data[31]_i_14/O
                         net (fo=1, routed)           0.640     5.516    cpu/regfile/reg_data[31]_i_14_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  cpu/regfile/reg_data[31]_i_7/O
                         net (fo=9, routed)           0.962     6.602    cpu/regfile/reg_data[31]_i_7_n_0
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.153     6.755 r  cpu/regfile/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.701     8.456    cpu/regfile/registers_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.331     8.787 f  cpu/regfile/registers_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=39, routed)          5.823    14.610    cpu/regfile/MDin[11]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  cpu/regfile/registers_reg_r1_0_31_24_29_i_166/O
                         net (fo=1, routed)           0.000    14.734    cpu/alu/registers_reg_r1_0_31_18_23_i_291_1[2]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.135 r  cpu/alu/registers_reg_r1_0_31_24_29_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.135    cpu/alu/registers_reg_r1_0_31_24_29_i_156_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.249 r  cpu/alu/registers_reg_r1_0_31_24_29_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.249    cpu/alu/registers_reg_r1_0_31_24_29_i_147_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.363 r  cpu/alu/registers_reg_r1_0_31_24_29_i_133/CO[3]
                         net (fo=1, routed)           0.000    15.363    cpu/alu/registers_reg_r1_0_31_24_29_i_133_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  cpu/alu/registers_reg_r1_0_31_24_29_i_118/CO[3]
                         net (fo=1, routed)           0.000    15.477    cpu/alu/registers_reg_r1_0_31_24_29_i_118_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.591    cpu/alu/registers_reg_r1_0_31_30_31__0_i_13_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.705    cpu/alu/registers_reg_r1_0_31_30_31__0_i_12_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.976 r  cpu/alu/registers_reg_r1_0_31_30_31__0_i_9/CO[0]
                         net (fo=36, routed)          1.927    17.902    cpu/alu/data4_0[31]
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.373    18.275 r  cpu/alu/registers_reg_r1_0_31_18_23_i_370/O
                         net (fo=1, routed)           0.000    18.275    cpu/alu/registers_reg_r1_0_31_18_23_i_370_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.825 r  cpu/alu/registers_reg_r1_0_31_18_23_i_332/CO[3]
                         net (fo=1, routed)           0.000    18.825    cpu/alu/registers_reg_r1_0_31_18_23_i_332_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.939 r  cpu/alu/registers_reg_r1_0_31_18_23_i_296/CO[3]
                         net (fo=1, routed)           0.000    18.939    cpu/alu/registers_reg_r1_0_31_18_23_i_296_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.053 r  cpu/alu/registers_reg_r1_0_31_18_23_i_291/CO[3]
                         net (fo=1, routed)           0.000    19.053    cpu/alu/registers_reg_r1_0_31_18_23_i_291_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  cpu/alu/registers_reg_r1_0_31_24_29_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.167    cpu/alu/registers_reg_r1_0_31_24_29_i_142_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  cpu/alu/registers_reg_r1_0_31_24_29_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.281    cpu/alu/registers_reg_r1_0_31_24_29_i_128_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.395 r  cpu/alu/registers_reg_r1_0_31_24_29_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.395    cpu/alu/registers_reg_r1_0_31_24_29_i_113_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.509 r  cpu/alu/registers_reg_r1_0_31_24_29_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.509    cpu/alu/registers_reg_r1_0_31_24_29_i_94_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.623 r  cpu/alu/registers_reg_r1_0_31_24_29_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.623    cpu/alu/registers_reg_r1_0_31_24_29_i_85_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.780 r  cpu/alu/registers_reg_r1_0_31_30_31_i_14/CO[1]
                         net (fo=36, routed)          2.299    22.079    cpu/alu/data4[5]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.329    22.408 r  cpu/alu/registers_reg_r1_0_31_18_23_i_367/O
                         net (fo=1, routed)           0.000    22.408    cpu/alu/registers_reg_r1_0_31_18_23_i_367_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.941 r  cpu/alu/registers_reg_r1_0_31_18_23_i_327/CO[3]
                         net (fo=1, routed)           0.000    22.941    cpu/alu/registers_reg_r1_0_31_18_23_i_327_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  cpu/alu/registers_reg_r1_0_31_18_23_i_286/CO[3]
                         net (fo=1, routed)           0.000    23.058    cpu/alu/registers_reg_r1_0_31_18_23_i_286_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  cpu/alu/registers_reg_r1_0_31_18_23_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.175    cpu/alu/registers_reg_r1_0_31_18_23_i_255_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 r  cpu/alu/registers_reg_r1_0_31_18_23_i_250/CO[3]
                         net (fo=1, routed)           0.000    23.292    cpu/alu/registers_reg_r1_0_31_18_23_i_250_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.409 r  cpu/alu/registers_reg_r1_0_31_24_29_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.409    cpu/alu/registers_reg_r1_0_31_24_29_i_123_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  cpu/alu/registers_reg_r1_0_31_24_29_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.526    cpu/alu/registers_reg_r1_0_31_24_29_i_108_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  cpu/alu/registers_reg_r1_0_31_24_29_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.643    cpu/alu/registers_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  cpu/alu/registers_reg_r1_0_31_24_29_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.760    cpu/alu/registers_reg_r1_0_31_24_29_i_77_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.917 r  cpu/alu/registers_reg_r1_0_31_24_29_i_72/CO[1]
                         net (fo=36, routed)          2.095    26.012    cpu/alu/data4[4]
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.332    26.344 r  cpu/alu/registers_reg_r1_0_31_18_23_i_362/O
                         net (fo=1, routed)           0.000    26.344    cpu/alu/registers_reg_r1_0_31_18_23_i_362_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.745 r  cpu/alu/registers_reg_r1_0_31_18_23_i_322/CO[3]
                         net (fo=1, routed)           0.000    26.745    cpu/alu/registers_reg_r1_0_31_18_23_i_322_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  cpu/alu/registers_reg_r1_0_31_18_23_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.859    cpu/alu/registers_reg_r1_0_31_18_23_i_281_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  cpu/alu/registers_reg_r1_0_31_18_23_i_245/CO[3]
                         net (fo=1, routed)           0.000    26.973    cpu/alu/registers_reg_r1_0_31_18_23_i_245_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.087 r  cpu/alu/registers_reg_r1_0_31_18_23_i_215/CO[3]
                         net (fo=1, routed)           0.000    27.087    cpu/alu/registers_reg_r1_0_31_18_23_i_215_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.201 r  cpu/alu/registers_reg_r1_0_31_18_23_i_210/CO[3]
                         net (fo=1, routed)           0.000    27.201    cpu/alu/registers_reg_r1_0_31_18_23_i_210_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.315 r  cpu/alu/registers_reg_r1_0_31_24_29_i_107/CO[3]
                         net (fo=1, routed)           0.000    27.315    cpu/alu/registers_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.429 r  cpu/alu/registers_reg_r1_0_31_24_29_i_88/CO[3]
                         net (fo=1, routed)           0.000    27.429    cpu/alu/registers_reg_r1_0_31_24_29_i_88_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.543 r  cpu/alu/registers_reg_r1_0_31_24_29_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.543    cpu/alu/registers_reg_r1_0_31_24_29_i_76_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.700 r  cpu/alu/registers_reg_r1_0_31_24_29_i_62/CO[1]
                         net (fo=36, routed)          1.581    29.281    cpu/alu/data4[3]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329    29.610 r  cpu/alu/registers_reg_r1_0_31_18_23_i_361/O
                         net (fo=1, routed)           0.000    29.610    cpu/alu/registers_reg_r1_0_31_18_23_i_361_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.143 r  cpu/alu/registers_reg_r1_0_31_18_23_i_317/CO[3]
                         net (fo=1, routed)           0.000    30.143    cpu/alu/registers_reg_r1_0_31_18_23_i_317_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.260 r  cpu/alu/registers_reg_r1_0_31_18_23_i_276/CO[3]
                         net (fo=1, routed)           0.000    30.260    cpu/alu/registers_reg_r1_0_31_18_23_i_276_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.377 r  cpu/alu/registers_reg_r1_0_31_18_23_i_240/CO[3]
                         net (fo=1, routed)           0.000    30.377    cpu/alu/registers_reg_r1_0_31_18_23_i_240_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.494 r  cpu/alu/registers_reg_r1_0_31_18_23_i_201/CO[3]
                         net (fo=1, routed)           0.000    30.494    cpu/alu/registers_reg_r1_0_31_18_23_i_201_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.611 r  cpu/alu/registers_reg_r1_0_31_18_23_i_171/CO[3]
                         net (fo=1, routed)           0.000    30.611    cpu/alu/registers_reg_r1_0_31_18_23_i_171_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  cpu/alu/registers_reg_r1_0_31_18_23_i_166/CO[3]
                         net (fo=1, routed)           0.000    30.728    cpu/alu/registers_reg_r1_0_31_18_23_i_166_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  cpu/alu/registers_reg_r1_0_31_18_23_i_161/CO[3]
                         net (fo=1, routed)           0.000    30.845    cpu/alu/registers_reg_r1_0_31_18_23_i_161_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  cpu/alu/registers_reg_r1_0_31_24_29_i_80/CO[3]
                         net (fo=1, routed)           0.000    30.962    cpu/alu/registers_reg_r1_0_31_24_29_i_80_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.119 r  cpu/alu/registers_reg_r1_0_31_24_29_i_70/CO[1]
                         net (fo=36, routed)          2.186    33.305    cpu/alu/data4[2]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.332    33.637 r  cpu/alu/registers_reg_r1_0_31_18_23_i_358/O
                         net (fo=1, routed)           0.000    33.637    cpu/alu/registers_reg_r1_0_31_18_23_i_358_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.187 r  cpu/alu/registers_reg_r1_0_31_18_23_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.187    cpu/alu/registers_reg_r1_0_31_18_23_i_312_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  cpu/alu/registers_reg_r1_0_31_18_23_i_271/CO[3]
                         net (fo=1, routed)           0.000    34.301    cpu/alu/registers_reg_r1_0_31_18_23_i_271_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  cpu/alu/registers_reg_r1_0_31_18_23_i_235/CO[3]
                         net (fo=1, routed)           0.000    34.415    cpu/alu/registers_reg_r1_0_31_18_23_i_235_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  cpu/alu/registers_reg_r1_0_31_18_23_i_196/CO[3]
                         net (fo=1, routed)           0.000    34.529    cpu/alu/registers_reg_r1_0_31_18_23_i_196_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  cpu/alu/registers_reg_r1_0_31_18_23_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.643    cpu/alu/registers_reg_r1_0_31_18_23_i_156_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.757 r  cpu/alu/registers_reg_r1_0_31_18_23_i_120/CO[3]
                         net (fo=1, routed)           0.000    34.757    cpu/alu/registers_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.871 r  cpu/alu/registers_reg_r1_0_31_18_23_i_115/CO[3]
                         net (fo=1, routed)           0.000    34.871    cpu/alu/registers_reg_r1_0_31_18_23_i_115_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.985 r  cpu/alu/registers_reg_r1_0_31_18_23_i_112/CO[3]
                         net (fo=1, routed)           0.000    34.985    cpu/alu/registers_reg_r1_0_31_18_23_i_112_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.142 r  cpu/alu/registers_reg_r1_0_31_24_29_i_71/CO[1]
                         net (fo=36, routed)          2.142    37.284    cpu/alu/data4[1]
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.329    37.613 r  cpu/alu/registers_reg_r1_0_31_18_23_i_355/O
                         net (fo=1, routed)           0.000    37.613    cpu/alu/registers_reg_r1_0_31_18_23_i_355_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.146 r  cpu/alu/registers_reg_r1_0_31_18_23_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.146    cpu/alu/registers_reg_r1_0_31_18_23_i_307_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.263 r  cpu/alu/registers_reg_r1_0_31_18_23_i_266/CO[3]
                         net (fo=1, routed)           0.000    38.263    cpu/alu/registers_reg_r1_0_31_18_23_i_266_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.380 r  cpu/alu/registers_reg_r1_0_31_18_23_i_230/CO[3]
                         net (fo=1, routed)           0.000    38.380    cpu/alu/registers_reg_r1_0_31_18_23_i_230_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.497 r  cpu/alu/registers_reg_r1_0_31_18_23_i_191/CO[3]
                         net (fo=1, routed)           0.000    38.497    cpu/alu/registers_reg_r1_0_31_18_23_i_191_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.614 r  cpu/alu/registers_reg_r1_0_31_18_23_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.614    cpu/alu/registers_reg_r1_0_31_18_23_i_151_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.731 r  cpu/alu/registers_reg_r1_0_31_18_23_i_107/CO[3]
                         net (fo=1, routed)           0.000    38.731    cpu/alu/registers_reg_r1_0_31_18_23_i_107_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.848 r  cpu/alu/registers_reg_r1_0_31_18_23_i_77/CO[3]
                         net (fo=1, routed)           0.000    38.848    cpu/alu/registers_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  cpu/alu/registers_reg_r1_0_31_18_23_i_74/CO[3]
                         net (fo=1, routed)           0.000    38.965    cpu/alu/registers_reg_r1_0_31_18_23_i_74_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.122 r  cpu/alu/registers_reg_r1_0_31_18_23_i_73/CO[1]
                         net (fo=36, routed)          2.404    41.525    cpu/alu/data4_0[25]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.332    41.857 r  cpu/alu/registers_reg_r1_0_31_18_23_i_352/O
                         net (fo=1, routed)           0.000    41.857    cpu/alu/registers_reg_r1_0_31_18_23_i_352_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.407 r  cpu/alu/registers_reg_r1_0_31_18_23_i_302/CO[3]
                         net (fo=1, routed)           0.000    42.407    cpu/alu/registers_reg_r1_0_31_18_23_i_302_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_261/CO[3]
                         net (fo=1, routed)           0.000    42.521    cpu/alu/registers_reg_r1_0_31_18_23_i_261_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.635 r  cpu/alu/registers_reg_r1_0_31_18_23_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.635    cpu/alu/registers_reg_r1_0_31_18_23_i_225_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.749 r  cpu/alu/registers_reg_r1_0_31_18_23_i_186/CO[3]
                         net (fo=1, routed)           0.000    42.749    cpu/alu/registers_reg_r1_0_31_18_23_i_186_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.863 r  cpu/alu/registers_reg_r1_0_31_18_23_i_146/CO[3]
                         net (fo=1, routed)           0.000    42.863    cpu/alu/registers_reg_r1_0_31_18_23_i_146_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.977 r  cpu/alu/registers_reg_r1_0_31_18_23_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.977    cpu/alu/registers_reg_r1_0_31_18_23_i_102_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.091 r  cpu/alu/registers_reg_r1_0_31_18_23_i_68/CO[3]
                         net (fo=1, routed)           0.000    43.091    cpu/alu/registers_reg_r1_0_31_18_23_i_68_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.205 r  cpu/alu/registers_reg_r1_0_31_18_23_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.205    cpu/alu/registers_reg_r1_0_31_18_23_i_50_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.362 r  cpu/alu/registers_reg_r1_0_31_18_23_i_49/CO[1]
                         net (fo=36, routed)          2.004    45.366    cpu/alu/data4[0]
    SLICE_X15Y37         LUT3 (Prop_lut3_I0_O)        0.329    45.695 r  cpu/alu/registers_reg_r1_0_31_18_23_i_349/O
                         net (fo=1, routed)           0.000    45.695    cpu/alu/registers_reg_r1_0_31_18_23_i_349_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.245 r  cpu/alu/registers_reg_r1_0_31_18_23_i_301/CO[3]
                         net (fo=1, routed)           0.000    46.245    cpu/alu/registers_reg_r1_0_31_18_23_i_301_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.359 r  cpu/alu/registers_reg_r1_0_31_18_23_i_260/CO[3]
                         net (fo=1, routed)           0.000    46.359    cpu/alu/registers_reg_r1_0_31_18_23_i_260_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.473 r  cpu/alu/registers_reg_r1_0_31_18_23_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.473    cpu/alu/registers_reg_r1_0_31_18_23_i_224_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.587 r  cpu/alu/registers_reg_r1_0_31_18_23_i_185/CO[3]
                         net (fo=1, routed)           0.000    46.587    cpu/alu/registers_reg_r1_0_31_18_23_i_185_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.701 r  cpu/alu/registers_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000    46.701    cpu/alu/registers_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.815 r  cpu/alu/registers_reg_r1_0_31_18_23_i_101/CO[3]
                         net (fo=1, routed)           0.000    46.815    cpu/alu/registers_reg_r1_0_31_18_23_i_101_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.929 r  cpu/alu/registers_reg_r1_0_31_18_23_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.929    cpu/alu/registers_reg_r1_0_31_18_23_i_67_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.043 r  cpu/alu/registers_reg_r1_0_31_18_23_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.043    cpu/alu/registers_reg_r1_0_31_18_23_i_48_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.200 r  cpu/alu/registers_reg_r1_0_31_18_23_i_30/CO[1]
                         net (fo=37, routed)          1.478    48.678    cpu/alu/data4_0[23]
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.463 r  cpu/alu/registers_reg_r1_0_31_12_17_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.463    cpu/alu/registers_reg_r1_0_31_12_17_i_294_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.577 r  cpu/alu/registers_reg_r1_0_31_12_17_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    cpu/alu/registers_reg_r1_0_31_12_17_i_289_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  cpu/alu/registers_reg_r1_0_31_12_17_i_265/CO[3]
                         net (fo=1, routed)           0.000    49.691    cpu/alu/registers_reg_r1_0_31_12_17_i_265_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  cpu/alu/registers_reg_r1_0_31_12_17_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.805    cpu/alu/registers_reg_r1_0_31_12_17_i_235_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  cpu/alu/registers_reg_r1_0_31_18_23_i_176/CO[3]
                         net (fo=1, routed)           0.000    49.919    cpu/alu/registers_reg_r1_0_31_18_23_i_176_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  cpu/alu/registers_reg_r1_0_31_18_23_i_132/CO[3]
                         net (fo=1, routed)           0.000    50.033    cpu/alu/registers_reg_r1_0_31_18_23_i_132_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  cpu/alu/registers_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000    50.147    cpu/alu/registers_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  cpu/alu/registers_reg_r1_0_31_18_23_i_93/CO[3]
                         net (fo=1, routed)           0.000    50.261    cpu/alu/registers_reg_r1_0_31_18_23_i_93_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.418 r  cpu/alu/registers_reg_r1_0_31_18_23_i_82/CO[1]
                         net (fo=36, routed)          2.269    52.687    cpu/alu/data4_0[22]
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.329    53.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_311/O
                         net (fo=1, routed)           0.000    53.016    cpu/alu/registers_reg_r1_0_31_12_17_i_311_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.566 r  cpu/alu/registers_reg_r1_0_31_12_17_i_284/CO[3]
                         net (fo=1, routed)           0.000    53.566    cpu/alu/registers_reg_r1_0_31_12_17_i_284_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.680 r  cpu/alu/registers_reg_r1_0_31_12_17_i_260/CO[3]
                         net (fo=1, routed)           0.000    53.680    cpu/alu/registers_reg_r1_0_31_12_17_i_260_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.794 r  cpu/alu/registers_reg_r1_0_31_12_17_i_255/CO[3]
                         net (fo=1, routed)           0.000    53.794    cpu/alu/registers_reg_r1_0_31_12_17_i_255_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  cpu/alu/registers_reg_r1_0_31_12_17_i_230/CO[3]
                         net (fo=1, routed)           0.000    53.908    cpu/alu/registers_reg_r1_0_31_12_17_i_230_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  cpu/alu/registers_reg_r1_0_31_12_17_i_200/CO[3]
                         net (fo=1, routed)           0.000    54.022    cpu/alu/registers_reg_r1_0_31_12_17_i_200_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  cpu/alu/registers_reg_r1_0_31_18_23_i_127/CO[3]
                         net (fo=1, routed)           0.000    54.136    cpu/alu/registers_reg_r1_0_31_18_23_i_127_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.250    cpu/alu/registers_reg_r1_0_31_18_23_i_88_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  cpu/alu/registers_reg_r1_0_31_18_23_i_64/CO[3]
                         net (fo=1, routed)           0.000    54.364    cpu/alu/registers_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.521 r  cpu/alu/registers_reg_r1_0_31_18_23_i_63/CO[1]
                         net (fo=36, routed)          2.160    56.681    cpu/alu/data4_0[21]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.329    57.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_308/O
                         net (fo=1, routed)           0.000    57.010    cpu/alu/registers_reg_r1_0_31_12_17_i_308_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.560 r  cpu/alu/registers_reg_r1_0_31_12_17_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.560    cpu/alu/registers_reg_r1_0_31_12_17_i_279_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.674 r  cpu/alu/registers_reg_r1_0_31_12_17_i_250/CO[3]
                         net (fo=1, routed)           0.000    57.674    cpu/alu/registers_reg_r1_0_31_12_17_i_250_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.788 r  cpu/alu/registers_reg_r1_0_31_12_17_i_225/CO[3]
                         net (fo=1, routed)           0.000    57.788    cpu/alu/registers_reg_r1_0_31_12_17_i_225_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.902 r  cpu/alu/registers_reg_r1_0_31_12_17_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.902    cpu/alu/registers_reg_r1_0_31_12_17_i_220_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.016 r  cpu/alu/registers_reg_r1_0_31_12_17_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.016    cpu/alu/registers_reg_r1_0_31_12_17_i_195_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.130 r  cpu/alu/registers_reg_r1_0_31_12_17_i_165/CO[3]
                         net (fo=1, routed)           0.000    58.130    cpu/alu/registers_reg_r1_0_31_12_17_i_165_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.244 r  cpu/alu/registers_reg_r1_0_31_18_23_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.244    cpu/alu/registers_reg_r1_0_31_18_23_i_83_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.358 r  cpu/alu/registers_reg_r1_0_31_18_23_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.358    cpu/alu/registers_reg_r1_0_31_18_23_i_59_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.515 r  cpu/alu/registers_reg_r1_0_31_18_23_i_44/CO[1]
                         net (fo=36, routed)          1.901    60.417    cpu/alu/data4_0[20]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    60.746 r  cpu/alu/registers_reg_r1_0_31_12_17_i_305/O
                         net (fo=1, routed)           0.000    60.746    cpu/alu/registers_reg_r1_0_31_12_17_i_305_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.296 r  cpu/alu/registers_reg_r1_0_31_12_17_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.296    cpu/alu/registers_reg_r1_0_31_12_17_i_274_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.410 r  cpu/alu/registers_reg_r1_0_31_12_17_i_245/CO[3]
                         net (fo=1, routed)           0.000    61.410    cpu/alu/registers_reg_r1_0_31_12_17_i_245_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  cpu/alu/registers_reg_r1_0_31_12_17_i_215/CO[3]
                         net (fo=1, routed)           0.000    61.524    cpu/alu/registers_reg_r1_0_31_12_17_i_215_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  cpu/alu/registers_reg_r1_0_31_12_17_i_190/CO[3]
                         net (fo=1, routed)           0.000    61.638    cpu/alu/registers_reg_r1_0_31_12_17_i_190_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.751 r  cpu/alu/registers_reg_r1_0_31_12_17_i_185/CO[3]
                         net (fo=1, routed)           0.000    61.751    cpu/alu/registers_reg_r1_0_31_12_17_i_185_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.865 r  cpu/alu/registers_reg_r1_0_31_12_17_i_160/CO[3]
                         net (fo=1, routed)           0.000    61.865    cpu/alu/registers_reg_r1_0_31_12_17_i_160_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.979 r  cpu/alu/registers_reg_r1_0_31_12_17_i_128/CO[3]
                         net (fo=1, routed)           0.000    61.979    cpu/alu/registers_reg_r1_0_31_12_17_i_128_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.093 r  cpu/alu/registers_reg_r1_0_31_18_23_i_58/CO[3]
                         net (fo=1, routed)           0.000    62.093    cpu/alu/registers_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.250 r  cpu/alu/registers_reg_r1_0_31_18_23_i_36/CO[1]
                         net (fo=36, routed)          2.099    64.350    cpu/alu/data4_0[19]
    SLICE_X23Y40         LUT3 (Prop_lut3_I0_O)        0.329    64.679 r  cpu/alu/registers_reg_r1_0_31_6_11_i_390/O
                         net (fo=1, routed)           0.000    64.679    cpu/alu/registers_reg_r1_0_31_6_11_i_390_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.080 r  cpu/alu/registers_reg_r1_0_31_6_11_i_355/CO[3]
                         net (fo=1, routed)           0.000    65.080    cpu/alu/registers_reg_r1_0_31_6_11_i_355_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.194 r  cpu/alu/registers_reg_r1_0_31_12_17_i_240/CO[3]
                         net (fo=1, routed)           0.000    65.194    cpu/alu/registers_reg_r1_0_31_12_17_i_240_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.308 r  cpu/alu/registers_reg_r1_0_31_12_17_i_210/CO[3]
                         net (fo=1, routed)           0.000    65.308    cpu/alu/registers_reg_r1_0_31_12_17_i_210_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.422 r  cpu/alu/registers_reg_r1_0_31_12_17_i_180/CO[3]
                         net (fo=1, routed)           0.000    65.422    cpu/alu/registers_reg_r1_0_31_12_17_i_180_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.536 r  cpu/alu/registers_reg_r1_0_31_12_17_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.536    cpu/alu/registers_reg_r1_0_31_12_17_i_155_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.650 r  cpu/alu/registers_reg_r1_0_31_12_17_i_150/CO[3]
                         net (fo=1, routed)           0.000    65.650    cpu/alu/registers_reg_r1_0_31_12_17_i_150_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.764 r  cpu/alu/registers_reg_r1_0_31_12_17_i_121/CO[3]
                         net (fo=1, routed)           0.000    65.764    cpu/alu/registers_reg_r1_0_31_12_17_i_121_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.878 r  cpu/alu/registers_reg_r1_0_31_12_17_i_87/CO[3]
                         net (fo=1, routed)           0.000    65.878    cpu/alu/registers_reg_r1_0_31_12_17_i_87_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.035 r  cpu/alu/registers_reg_r1_0_31_12_17_i_86/CO[1]
                         net (fo=36, routed)          2.412    68.447    cpu/alu/data4_0[18]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.329    68.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_389/O
                         net (fo=1, routed)           0.000    68.776    cpu/alu/registers_reg_r1_0_31_6_11_i_389_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.326 r  cpu/alu/registers_reg_r1_0_31_6_11_i_350/CO[3]
                         net (fo=1, routed)           0.000    69.326    cpu/alu/registers_reg_r1_0_31_6_11_i_350_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.440 r  cpu/alu/registers_reg_r1_0_31_6_11_i_304/CO[3]
                         net (fo=1, routed)           0.000    69.440    cpu/alu/registers_reg_r1_0_31_6_11_i_304_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.554 r  cpu/alu/registers_reg_r1_0_31_12_17_i_205/CO[3]
                         net (fo=1, routed)           0.000    69.554    cpu/alu/registers_reg_r1_0_31_12_17_i_205_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.668 r  cpu/alu/registers_reg_r1_0_31_12_17_i_175/CO[3]
                         net (fo=1, routed)           0.000    69.668    cpu/alu/registers_reg_r1_0_31_12_17_i_175_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  cpu/alu/registers_reg_r1_0_31_12_17_i_145/CO[3]
                         net (fo=1, routed)           0.000    69.782    cpu/alu/registers_reg_r1_0_31_12_17_i_145_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  cpu/alu/registers_reg_r1_0_31_12_17_i_116/CO[3]
                         net (fo=1, routed)           0.000    69.896    cpu/alu/registers_reg_r1_0_31_12_17_i_116_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  cpu/alu/registers_reg_r1_0_31_12_17_i_111/CO[3]
                         net (fo=1, routed)           0.000    70.010    cpu/alu/registers_reg_r1_0_31_12_17_i_111_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.124 r  cpu/alu/registers_reg_r1_0_31_12_17_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.124    cpu/alu/registers_reg_r1_0_31_12_17_i_85_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.281 r  cpu/alu/registers_reg_r1_0_31_12_17_i_56/CO[1]
                         net (fo=36, routed)          2.104    72.385    cpu/alu/data4_0[17]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.329    72.714 r  cpu/alu/registers_reg_r1_0_31_6_11_i_386/O
                         net (fo=1, routed)           0.000    72.714    cpu/alu/registers_reg_r1_0_31_6_11_i_386_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.247 r  cpu/alu/registers_reg_r1_0_31_6_11_i_345/CO[3]
                         net (fo=1, routed)           0.000    73.247    cpu/alu/registers_reg_r1_0_31_6_11_i_345_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.364    cpu/alu/registers_reg_r1_0_31_6_11_i_299_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.481 r  cpu/alu/registers_reg_r1_0_31_6_11_i_254/CO[3]
                         net (fo=1, routed)           0.000    73.481    cpu/alu/registers_reg_r1_0_31_6_11_i_254_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.598 r  cpu/alu/registers_reg_r1_0_31_12_17_i_170/CO[3]
                         net (fo=1, routed)           0.000    73.598    cpu/alu/registers_reg_r1_0_31_12_17_i_170_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.715 r  cpu/alu/registers_reg_r1_0_31_12_17_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.715    cpu/alu/registers_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.832 r  cpu/alu/registers_reg_r1_0_31_12_17_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.832    cpu/alu/registers_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.949 r  cpu/alu/registers_reg_r1_0_31_12_17_i_79/CO[3]
                         net (fo=1, routed)           0.000    73.949    cpu/alu/registers_reg_r1_0_31_12_17_i_79_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.066 r  cpu/alu/registers_reg_r1_0_31_12_17_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.066    cpu/alu/registers_reg_r1_0_31_12_17_i_76_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.223 r  cpu/alu/registers_reg_r1_0_31_12_17_i_75/CO[1]
                         net (fo=36, routed)          2.584    76.807    cpu/alu/data4_0[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.332    77.139 r  cpu/alu/registers_reg_r1_0_31_6_11_i_383/O
                         net (fo=1, routed)           0.000    77.139    cpu/alu/registers_reg_r1_0_31_6_11_i_383_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.689 r  cpu/alu/registers_reg_r1_0_31_6_11_i_340/CO[3]
                         net (fo=1, routed)           0.000    77.689    cpu/alu/registers_reg_r1_0_31_6_11_i_340_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.803 r  cpu/alu/registers_reg_r1_0_31_6_11_i_294/CO[3]
                         net (fo=1, routed)           0.000    77.803    cpu/alu/registers_reg_r1_0_31_6_11_i_294_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.917 r  cpu/alu/registers_reg_r1_0_31_6_11_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.917    cpu/alu/registers_reg_r1_0_31_6_11_i_249_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.031 r  cpu/alu/registers_reg_r1_0_31_6_11_i_208/CO[3]
                         net (fo=1, routed)           0.000    78.031    cpu/alu/registers_reg_r1_0_31_6_11_i_208_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  cpu/alu/registers_reg_r1_0_31_12_17_i_135/CO[3]
                         net (fo=1, routed)           0.000    78.145    cpu/alu/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  cpu/alu/registers_reg_r1_0_31_12_17_i_99/CO[3]
                         net (fo=1, routed)           0.000    78.259    cpu/alu/registers_reg_r1_0_31_12_17_i_99_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  cpu/alu/registers_reg_r1_0_31_12_17_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.373    cpu/alu/registers_reg_r1_0_31_12_17_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  cpu/alu/registers_reg_r1_0_31_12_17_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.487    cpu/alu/registers_reg_r1_0_31_12_17_i_49_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.644 r  cpu/alu/registers_reg_r1_0_31_12_17_i_48/CO[1]
                         net (fo=36, routed)          2.534    81.178    cpu/alu/data4_0[15]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.329    81.507 r  cpu/alu/registers_reg_r1_0_31_6_11_i_378/O
                         net (fo=1, routed)           0.000    81.507    cpu/alu/registers_reg_r1_0_31_6_11_i_378_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.908 r  cpu/alu/registers_reg_r1_0_31_6_11_i_335/CO[3]
                         net (fo=1, routed)           0.000    81.908    cpu/alu/registers_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.022 r  cpu/alu/registers_reg_r1_0_31_6_11_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.022    cpu/alu/registers_reg_r1_0_31_6_11_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.136 r  cpu/alu/registers_reg_r1_0_31_6_11_i_244/CO[3]
                         net (fo=1, routed)           0.000    82.136    cpu/alu/registers_reg_r1_0_31_6_11_i_244_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.250 r  cpu/alu/registers_reg_r1_0_31_6_11_i_203/CO[3]
                         net (fo=1, routed)           0.000    82.250    cpu/alu/registers_reg_r1_0_31_6_11_i_203_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.364 r  cpu/alu/registers_reg_r1_0_31_6_11_i_167/CO[3]
                         net (fo=1, routed)           0.000    82.364    cpu/alu/registers_reg_r1_0_31_6_11_i_167_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.478 r  cpu/alu/registers_reg_r1_0_31_12_17_i_98/CO[3]
                         net (fo=1, routed)           0.000    82.478    cpu/alu/registers_reg_r1_0_31_12_17_i_98_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.592 r  cpu/alu/registers_reg_r1_0_31_12_17_i_69/CO[3]
                         net (fo=1, routed)           0.000    82.592    cpu/alu/registers_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.706 r  cpu/alu/registers_reg_r1_0_31_12_17_i_47/CO[3]
                         net (fo=1, routed)           0.000    82.706    cpu/alu/registers_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.863 r  cpu/alu/registers_reg_r1_0_31_12_17_i_26/CO[1]
                         net (fo=37, routed)          2.703    85.567    cpu/alu/data4_0[14]
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.329    85.896 r  cpu/alu/registers_reg_r1_0_31_6_11_i_375/O
                         net (fo=1, routed)           0.000    85.896    cpu/alu/registers_reg_r1_0_31_6_11_i_375_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.297 r  cpu/alu/registers_reg_r1_0_31_6_11_i_330/CO[3]
                         net (fo=1, routed)           0.000    86.297    cpu/alu/registers_reg_r1_0_31_6_11_i_330_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.411 r  cpu/alu/registers_reg_r1_0_31_6_11_i_284/CO[3]
                         net (fo=1, routed)           0.000    86.411    cpu/alu/registers_reg_r1_0_31_6_11_i_284_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.525 r  cpu/alu/registers_reg_r1_0_31_6_11_i_239/CO[3]
                         net (fo=1, routed)           0.000    86.525    cpu/alu/registers_reg_r1_0_31_6_11_i_239_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.639 r  cpu/alu/registers_reg_r1_0_31_6_11_i_198/CO[3]
                         net (fo=1, routed)           0.000    86.639    cpu/alu/registers_reg_r1_0_31_6_11_i_198_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.753 r  cpu/alu/registers_reg_r1_0_31_6_11_i_158/CO[3]
                         net (fo=1, routed)           0.000    86.753    cpu/alu/registers_reg_r1_0_31_6_11_i_158_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.867 r  cpu/alu/registers_reg_r1_0_31_6_11_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.867    cpu/alu/registers_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.981 r  cpu/alu/registers_reg_r1_0_31_6_11_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.981    cpu/alu/registers_reg_r1_0_31_6_11_i_122_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.095 r  cpu/alu/registers_reg_r1_0_31_12_17_i_64/CO[3]
                         net (fo=1, routed)           0.000    87.095    cpu/alu/registers_reg_r1_0_31_12_17_i_64_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.252 r  cpu/alu/registers_reg_r1_0_31_12_17_i_36/CO[1]
                         net (fo=36, routed)          2.225    89.476    cpu/alu/data4_0[13]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.329    89.805 r  cpu/alu/registers_reg_r1_0_31_6_11_i_372/O
                         net (fo=1, routed)           0.000    89.805    cpu/alu/registers_reg_r1_0_31_6_11_i_372_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_325/CO[3]
                         net (fo=1, routed)           0.000    90.206    cpu/alu/registers_reg_r1_0_31_6_11_i_325_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  cpu/alu/registers_reg_r1_0_31_6_11_i_279/CO[3]
                         net (fo=1, routed)           0.000    90.320    cpu/alu/registers_reg_r1_0_31_6_11_i_279_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.434 r  cpu/alu/registers_reg_r1_0_31_6_11_i_234/CO[3]
                         net (fo=1, routed)           0.000    90.434    cpu/alu/registers_reg_r1_0_31_6_11_i_234_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.548 r  cpu/alu/registers_reg_r1_0_31_6_11_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.548    cpu/alu/registers_reg_r1_0_31_6_11_i_193_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.662 r  cpu/alu/registers_reg_r1_0_31_6_11_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.662    cpu/alu/registers_reg_r1_0_31_6_11_i_153_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.776 r  cpu/alu/registers_reg_r1_0_31_6_11_i_117/CO[3]
                         net (fo=1, routed)           0.000    90.776    cpu/alu/registers_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.890 r  cpu/alu/registers_reg_r1_0_31_6_11_i_89/CO[3]
                         net (fo=1, routed)           0.000    90.890    cpu/alu/registers_reg_r1_0_31_6_11_i_89_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.004 r  cpu/alu/registers_reg_r1_0_31_6_11_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.004    cpu/alu/registers_reg_r1_0_31_6_11_i_86_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.161 r  cpu/alu/registers_reg_r1_0_31_12_17_i_38/CO[1]
                         net (fo=36, routed)          2.032    93.193    cpu/alu/data4_0[12]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.329    93.522 r  cpu/alu/registers_reg_r1_0_31_6_11_i_371/O
                         net (fo=1, routed)           0.000    93.522    cpu/alu/registers_reg_r1_0_31_6_11_i_371_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.072 r  cpu/alu/registers_reg_r1_0_31_6_11_i_320/CO[3]
                         net (fo=1, routed)           0.000    94.072    cpu/alu/registers_reg_r1_0_31_6_11_i_320_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.186 r  cpu/alu/registers_reg_r1_0_31_6_11_i_274/CO[3]
                         net (fo=1, routed)           0.000    94.186    cpu/alu/registers_reg_r1_0_31_6_11_i_274_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.300 r  cpu/alu/registers_reg_r1_0_31_6_11_i_229/CO[3]
                         net (fo=1, routed)           0.000    94.300    cpu/alu/registers_reg_r1_0_31_6_11_i_229_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.414 r  cpu/alu/registers_reg_r1_0_31_6_11_i_188/CO[3]
                         net (fo=1, routed)           0.000    94.414    cpu/alu/registers_reg_r1_0_31_6_11_i_188_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.528 r  cpu/alu/registers_reg_r1_0_31_6_11_i_148/CO[3]
                         net (fo=1, routed)           0.000    94.528    cpu/alu/registers_reg_r1_0_31_6_11_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.642 r  cpu/alu/registers_reg_r1_0_31_6_11_i_112/CO[3]
                         net (fo=1, routed)           0.000    94.642    cpu/alu/registers_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.756 r  cpu/alu/registers_reg_r1_0_31_6_11_i_81/CO[3]
                         net (fo=1, routed)           0.000    94.756    cpu/alu/registers_reg_r1_0_31_6_11_i_81_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  cpu/alu/registers_reg_r1_0_31_6_11_i_61/CO[3]
                         net (fo=1, routed)           0.000    94.870    cpu/alu/registers_reg_r1_0_31_6_11_i_61_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_60/CO[1]
                         net (fo=36, routed)          1.791    96.818    cpu/alu/data4_0[11]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.329    97.147 r  cpu/alu/registers_reg_r1_0_31_6_11_i_368/O
                         net (fo=1, routed)           0.000    97.147    cpu/alu/registers_reg_r1_0_31_6_11_i_368_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.697 r  cpu/alu/registers_reg_r1_0_31_6_11_i_315/CO[3]
                         net (fo=1, routed)           0.000    97.697    cpu/alu/registers_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  cpu/alu/registers_reg_r1_0_31_6_11_i_269/CO[3]
                         net (fo=1, routed)           0.000    97.811    cpu/alu/registers_reg_r1_0_31_6_11_i_269_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  cpu/alu/registers_reg_r1_0_31_6_11_i_224/CO[3]
                         net (fo=1, routed)           0.000    97.925    cpu/alu/registers_reg_r1_0_31_6_11_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  cpu/alu/registers_reg_r1_0_31_6_11_i_183/CO[3]
                         net (fo=1, routed)           0.000    98.039    cpu/alu/registers_reg_r1_0_31_6_11_i_183_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.153 r  cpu/alu/registers_reg_r1_0_31_6_11_i_143/CO[3]
                         net (fo=1, routed)           0.000    98.153    cpu/alu/registers_reg_r1_0_31_6_11_i_143_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.267 r  cpu/alu/registers_reg_r1_0_31_6_11_i_107/CO[3]
                         net (fo=1, routed)           0.000    98.267    cpu/alu/registers_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.381 r  cpu/alu/registers_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000    98.381    cpu/alu/registers_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.495 r  cpu/alu/registers_reg_r1_0_31_6_11_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.495    cpu/alu/registers_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.652 r  cpu/alu/registers_reg_r1_0_31_6_11_i_38/CO[1]
                         net (fo=37, routed)          2.267   100.919    cpu/alu/data4_0[10]
    SLICE_X23Y29         LUT3 (Prop_lut3_I0_O)        0.329   101.248 r  cpu/alu/registers_reg_r1_0_31_6_11_i_363/O
                         net (fo=1, routed)           0.000   101.248    cpu/alu/registers_reg_r1_0_31_6_11_i_363_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.649 r  cpu/alu/registers_reg_r1_0_31_6_11_i_310/CO[3]
                         net (fo=1, routed)           0.000   101.649    cpu/alu/registers_reg_r1_0_31_6_11_i_310_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  cpu/alu/registers_reg_r1_0_31_6_11_i_264/CO[3]
                         net (fo=1, routed)           0.000   101.763    cpu/alu/registers_reg_r1_0_31_6_11_i_264_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  cpu/alu/registers_reg_r1_0_31_6_11_i_219/CO[3]
                         net (fo=1, routed)           0.000   101.877    cpu/alu/registers_reg_r1_0_31_6_11_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  cpu/alu/registers_reg_r1_0_31_6_11_i_178/CO[3]
                         net (fo=1, routed)           0.000   101.991    cpu/alu/registers_reg_r1_0_31_6_11_i_178_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  cpu/alu/registers_reg_r1_0_31_6_11_i_138/CO[3]
                         net (fo=1, routed)           0.000   102.105    cpu/alu/registers_reg_r1_0_31_6_11_i_138_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  cpu/alu/registers_reg_r1_0_31_6_11_i_102/CO[3]
                         net (fo=1, routed)           0.000   102.219    cpu/alu/registers_reg_r1_0_31_6_11_i_102_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  cpu/alu/registers_reg_r1_0_31_6_11_i_71/CO[3]
                         net (fo=1, routed)           0.000   102.333    cpu/alu/registers_reg_r1_0_31_6_11_i_71_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  cpu/alu/registers_reg_r1_0_31_6_11_i_52/CO[3]
                         net (fo=1, routed)           0.000   102.447    cpu/alu/registers_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  cpu/alu/registers_reg_r1_0_31_6_11_i_50/CO[1]
                         net (fo=36, routed)          2.094   104.698    cpu/alu/data4_0[9]
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.329   105.027 r  cpu/alu/registers_reg_r1_0_31_6_11_i_361/O
                         net (fo=1, routed)           0.000   105.027    cpu/alu/registers_reg_r1_0_31_6_11_i_361_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.425 r  cpu/alu/registers_reg_r1_0_31_6_11_i_309/CO[3]
                         net (fo=1, routed)           0.000   105.425    cpu/alu/registers_reg_r1_0_31_6_11_i_309_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.539 r  cpu/alu/registers_reg_r1_0_31_6_11_i_263/CO[3]
                         net (fo=1, routed)           0.000   105.539    cpu/alu/registers_reg_r1_0_31_6_11_i_263_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.653 r  cpu/alu/registers_reg_r1_0_31_6_11_i_218/CO[3]
                         net (fo=1, routed)           0.000   105.653    cpu/alu/registers_reg_r1_0_31_6_11_i_218_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.767 r  cpu/alu/registers_reg_r1_0_31_6_11_i_177/CO[3]
                         net (fo=1, routed)           0.000   105.767    cpu/alu/registers_reg_r1_0_31_6_11_i_177_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.881 r  cpu/alu/registers_reg_r1_0_31_6_11_i_137/CO[3]
                         net (fo=1, routed)           0.000   105.881    cpu/alu/registers_reg_r1_0_31_6_11_i_137_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.995 r  cpu/alu/registers_reg_r1_0_31_6_11_i_101/CO[3]
                         net (fo=1, routed)           0.000   105.995    cpu/alu/registers_reg_r1_0_31_6_11_i_101_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.109 r  cpu/alu/registers_reg_r1_0_31_6_11_i_70/CO[3]
                         net (fo=1, routed)           0.000   106.109    cpu/alu/registers_reg_r1_0_31_6_11_i_70_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.223 r  cpu/alu/registers_reg_r1_0_31_6_11_i_51/CO[3]
                         net (fo=1, routed)           0.000   106.223    cpu/alu/registers_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   106.380 r  cpu/alu/registers_reg_r1_0_31_6_11_i_31/CO[1]
                         net (fo=37, routed)          1.993   108.372    cpu/alu/data4_0[8]
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.329   108.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_388/O
                         net (fo=1, routed)           0.000   108.701    cpu/alu/registers_reg_r1_0_31_0_5_i_388_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.251 r  cpu/alu/registers_reg_r1_0_31_0_5_i_355/CO[3]
                         net (fo=1, routed)           0.000   109.251    cpu/alu/registers_reg_r1_0_31_0_5_i_355_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.365 r  cpu/alu/registers_reg_r1_0_31_0_5_i_315/CO[3]
                         net (fo=1, routed)           0.000   109.365    cpu/alu/registers_reg_r1_0_31_0_5_i_315_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.479 r  cpu/alu/registers_reg_r1_0_31_0_5_i_279/CO[3]
                         net (fo=1, routed)           0.000   109.479    cpu/alu/registers_reg_r1_0_31_0_5_i_279_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.593 r  cpu/alu/registers_reg_r1_0_31_6_11_i_213/CO[3]
                         net (fo=1, routed)           0.000   109.593    cpu/alu/registers_reg_r1_0_31_6_11_i_213_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.707 r  cpu/alu/registers_reg_r1_0_31_6_11_i_172/CO[3]
                         net (fo=1, routed)           0.000   109.707    cpu/alu/registers_reg_r1_0_31_6_11_i_172_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.821 r  cpu/alu/registers_reg_r1_0_31_6_11_i_132/CO[3]
                         net (fo=1, routed)           0.000   109.821    cpu/alu/registers_reg_r1_0_31_6_11_i_132_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.935 r  cpu/alu/registers_reg_r1_0_31_6_11_i_94/CO[3]
                         net (fo=1, routed)           0.000   109.935    cpu/alu/registers_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.049 r  cpu/alu/registers_reg_r1_0_31_6_11_i_64/CO[3]
                         net (fo=1, routed)           0.000   110.049    cpu/alu/registers_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.206 r  cpu/alu/registers_reg_r1_0_31_6_11_i_42/CO[1]
                         net (fo=36, routed)          2.414   112.621    cpu/alu/data4_0[7]
    SLICE_X18Y27         LUT3 (Prop_lut3_I0_O)        0.329   112.950 r  cpu/alu/registers_reg_r1_0_31_0_5_i_385/O
                         net (fo=1, routed)           0.000   112.950    cpu/alu/registers_reg_r1_0_31_0_5_i_385_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.500 r  cpu/alu/registers_reg_r1_0_31_0_5_i_350/CO[3]
                         net (fo=1, routed)           0.000   113.500    cpu/alu/registers_reg_r1_0_31_0_5_i_350_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.614 r  cpu/alu/registers_reg_r1_0_31_0_5_i_310/CO[3]
                         net (fo=1, routed)           0.000   113.614    cpu/alu/registers_reg_r1_0_31_0_5_i_310_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.728 r  cpu/alu/registers_reg_r1_0_31_0_5_i_270/CO[3]
                         net (fo=1, routed)           0.000   113.728    cpu/alu/registers_reg_r1_0_31_0_5_i_270_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.842 r  cpu/alu/registers_reg_r1_0_31_0_5_i_235/CO[3]
                         net (fo=1, routed)           0.000   113.842    cpu/alu/registers_reg_r1_0_31_0_5_i_235_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.956 r  cpu/alu/registers_reg_r1_0_31_0_5_i_230/CO[3]
                         net (fo=1, routed)           0.000   113.956    cpu/alu/registers_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.070 r  cpu/alu/registers_reg_r1_0_31_0_5_i_200/CO[3]
                         net (fo=1, routed)           0.000   114.070    cpu/alu/registers_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.184 r  cpu/alu/registers_reg_r1_0_31_0_5_i_160/CO[3]
                         net (fo=1, routed)           0.000   114.184    cpu/alu/registers_reg_r1_0_31_0_5_i_160_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.298 r  cpu/alu/registers_reg_r1_0_31_0_5_i_124/CO[3]
                         net (fo=1, routed)           0.000   114.298    cpu/alu/registers_reg_r1_0_31_0_5_i_124_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.455 r  cpu/alu/registers_reg_r1_0_31_6_11_i_67/CO[1]
                         net (fo=36, routed)          2.060   116.515    cpu/alu/data4_0[6]
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.329   116.844 r  cpu/alu/registers_reg_r1_0_31_0_5_i_380/O
                         net (fo=1, routed)           0.000   116.844    cpu/alu/registers_reg_r1_0_31_0_5_i_380_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.245 r  cpu/alu/registers_reg_r1_0_31_0_5_i_345/CO[3]
                         net (fo=1, routed)           0.000   117.245    cpu/alu/registers_reg_r1_0_31_0_5_i_345_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.359 r  cpu/alu/registers_reg_r1_0_31_0_5_i_305/CO[3]
                         net (fo=1, routed)           0.000   117.359    cpu/alu/registers_reg_r1_0_31_0_5_i_305_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.473 r  cpu/alu/registers_reg_r1_0_31_0_5_i_265/CO[3]
                         net (fo=1, routed)           0.000   117.473    cpu/alu/registers_reg_r1_0_31_0_5_i_265_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.587 r  cpu/alu/registers_reg_r1_0_31_0_5_i_225/CO[3]
                         net (fo=1, routed)           0.000   117.587    cpu/alu/registers_reg_r1_0_31_0_5_i_225_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.701 r  cpu/alu/registers_reg_r1_0_31_0_5_i_190/CO[3]
                         net (fo=1, routed)           0.000   117.701    cpu/alu/registers_reg_r1_0_31_0_5_i_190_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.815 r  cpu/alu/registers_reg_r1_0_31_0_5_i_185/CO[3]
                         net (fo=1, routed)           0.000   117.815    cpu/alu/registers_reg_r1_0_31_0_5_i_185_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.929 r  cpu/alu/registers_reg_r1_0_31_0_5_i_155/CO[3]
                         net (fo=1, routed)           0.000   117.929    cpu/alu/registers_reg_r1_0_31_0_5_i_155_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.043 r  cpu/alu/registers_reg_r1_0_31_0_5_i_123/CO[3]
                         net (fo=1, routed)           0.000   118.043    cpu/alu/registers_reg_r1_0_31_0_5_i_123_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.200 r  cpu/alu/registers_reg_r1_0_31_0_5_i_99/CO[1]
                         net (fo=36, routed)          2.391   120.592    cpu/alu/data4_0[5]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.329   120.921 r  cpu/alu/registers_reg_r1_0_31_0_5_i_378/O
                         net (fo=1, routed)           0.000   120.921    cpu/alu/registers_reg_r1_0_31_0_5_i_378_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   121.319 r  cpu/alu/registers_reg_r1_0_31_0_5_i_340/CO[3]
                         net (fo=1, routed)           0.000   121.319    cpu/alu/registers_reg_r1_0_31_0_5_i_340_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.433 r  cpu/alu/registers_reg_r1_0_31_0_5_i_300/CO[3]
                         net (fo=1, routed)           0.000   121.433    cpu/alu/registers_reg_r1_0_31_0_5_i_300_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.547 r  cpu/alu/registers_reg_r1_0_31_0_5_i_260/CO[3]
                         net (fo=1, routed)           0.000   121.547    cpu/alu/registers_reg_r1_0_31_0_5_i_260_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.661 r  cpu/alu/registers_reg_r1_0_31_0_5_i_220/CO[3]
                         net (fo=1, routed)           0.000   121.661    cpu/alu/registers_reg_r1_0_31_0_5_i_220_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.775 r  cpu/alu/registers_reg_r1_0_31_0_5_i_180/CO[3]
                         net (fo=1, routed)           0.000   121.775    cpu/alu/registers_reg_r1_0_31_0_5_i_180_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   121.889 r  cpu/alu/registers_reg_r1_0_31_0_5_i_145/CO[3]
                         net (fo=1, routed)           0.000   121.889    cpu/alu/registers_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.003 r  cpu/alu/registers_reg_r1_0_31_0_5_i_140/CO[3]
                         net (fo=1, routed)           0.000   122.003    cpu/alu/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.117 r  cpu/alu/registers_reg_r1_0_31_0_5_i_120/CO[3]
                         net (fo=1, routed)           0.000   122.117    cpu/alu/registers_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.274 r  cpu/alu/registers_reg_r1_0_31_0_5_i_100/CO[1]
                         net (fo=36, routed)          2.054   124.328    cpu/alu/data4_0[4]
    SLICE_X16Y28         LUT3 (Prop_lut3_I0_O)        0.329   124.657 r  cpu/alu/registers_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.000   124.657    cpu/alu/registers_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.207 r  cpu/alu/registers_reg_r1_0_31_0_5_i_295/CO[3]
                         net (fo=1, routed)           0.000   125.207    cpu/alu/registers_reg_r1_0_31_0_5_i_295_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.321 r  cpu/alu/registers_reg_r1_0_31_0_5_i_255/CO[3]
                         net (fo=1, routed)           0.000   125.321    cpu/alu/registers_reg_r1_0_31_0_5_i_255_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.435 r  cpu/alu/registers_reg_r1_0_31_0_5_i_215/CO[3]
                         net (fo=1, routed)           0.000   125.435    cpu/alu/registers_reg_r1_0_31_0_5_i_215_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.549 r  cpu/alu/registers_reg_r1_0_31_0_5_i_175/CO[3]
                         net (fo=1, routed)           0.000   125.549    cpu/alu/registers_reg_r1_0_31_0_5_i_175_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.663 r  cpu/alu/registers_reg_r1_0_31_0_5_i_135/CO[3]
                         net (fo=1, routed)           0.000   125.663    cpu/alu/registers_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.777 r  cpu/alu/registers_reg_r1_0_31_0_5_i_110/CO[3]
                         net (fo=1, routed)           0.000   125.777    cpu/alu/registers_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.891 r  cpu/alu/registers_reg_r1_0_31_0_5_i_107/CO[3]
                         net (fo=1, routed)           0.000   125.891    cpu/alu/registers_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_82/CO[1]
                         net (fo=36, routed)          2.436   128.484    cpu/alu/data4_0[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.329   128.813 r  cpu/alu/registers_reg_r1_0_31_0_5_i_373/O
                         net (fo=1, routed)           0.000   128.813    cpu/alu/registers_reg_r1_0_31_0_5_i_373_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.346 r  cpu/alu/registers_reg_r1_0_31_0_5_i_330/CO[3]
                         net (fo=1, routed)           0.000   129.346    cpu/alu/registers_reg_r1_0_31_0_5_i_330_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.463 r  cpu/alu/registers_reg_r1_0_31_0_5_i_290/CO[3]
                         net (fo=1, routed)           0.000   129.463    cpu/alu/registers_reg_r1_0_31_0_5_i_290_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.580 r  cpu/alu/registers_reg_r1_0_31_0_5_i_250/CO[3]
                         net (fo=1, routed)           0.000   129.580    cpu/alu/registers_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.697 r  cpu/alu/registers_reg_r1_0_31_0_5_i_210/CO[3]
                         net (fo=1, routed)           0.000   129.697    cpu/alu/registers_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.814 r  cpu/alu/registers_reg_r1_0_31_0_5_i_170/CO[3]
                         net (fo=1, routed)           0.000   129.814    cpu/alu/registers_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.931 r  cpu/alu/registers_reg_r1_0_31_0_5_i_130/CO[3]
                         net (fo=1, routed)           0.000   129.931    cpu/alu/registers_reg_r1_0_31_0_5_i_130_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.048 r  cpu/alu/registers_reg_r1_0_31_0_5_i_102/CO[3]
                         net (fo=1, routed)           0.000   130.048    cpu/alu/registers_reg_r1_0_31_0_5_i_102_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.165 r  cpu/alu/registers_reg_r1_0_31_0_5_i_74/CO[3]
                         net (fo=1, routed)           0.000   130.165    cpu/alu/registers_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.322 r  cpu/alu/registers_reg_r1_0_31_0_5_i_73/CO[1]
                         net (fo=36, routed)          2.350   132.672    cpu/alu/data4_0[2]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.332   133.004 r  cpu/alu/registers_reg_r1_0_31_0_5_i_369/O
                         net (fo=1, routed)           0.000   133.004    cpu/alu/registers_reg_r1_0_31_0_5_i_369_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   133.384 r  cpu/alu/registers_reg_r1_0_31_0_5_i_329/CO[3]
                         net (fo=1, routed)           0.000   133.384    cpu/alu/registers_reg_r1_0_31_0_5_i_329_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.501 r  cpu/alu/registers_reg_r1_0_31_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000   133.501    cpu/alu/registers_reg_r1_0_31_0_5_i_289_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.618 r  cpu/alu/registers_reg_r1_0_31_0_5_i_249/CO[3]
                         net (fo=1, routed)           0.000   133.618    cpu/alu/registers_reg_r1_0_31_0_5_i_249_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.735 r  cpu/alu/registers_reg_r1_0_31_0_5_i_209/CO[3]
                         net (fo=1, routed)           0.000   133.735    cpu/alu/registers_reg_r1_0_31_0_5_i_209_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.852 r  cpu/alu/registers_reg_r1_0_31_0_5_i_169/CO[3]
                         net (fo=1, routed)           0.000   133.852    cpu/alu/registers_reg_r1_0_31_0_5_i_169_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.969 r  cpu/alu/registers_reg_r1_0_31_0_5_i_129/CO[3]
                         net (fo=1, routed)           0.000   133.969    cpu/alu/registers_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.086 r  cpu/alu/registers_reg_r1_0_31_0_5_i_101/CO[3]
                         net (fo=1, routed)           0.000   134.086    cpu/alu/registers_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.203 r  cpu/alu/registers_reg_r1_0_31_0_5_i_72/CO[3]
                         net (fo=1, routed)           0.000   134.203    cpu/alu/registers_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.360 r  cpu/alu/registers_reg_r1_0_31_0_5_i_53/CO[1]
                         net (fo=36, routed)          1.738   136.097    cpu/alu/data4_0[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.332   136.429 f  cpu/alu/registers_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.753   137.183    cpu/regfile/registers_reg_r1_0_31_0_5_i_2
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124   137.307 f  cpu/regfile/registers_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.900   138.206    cpu/adder1/reg_data_reg[1]_3
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124   138.330 r  cpu/adder1/registers_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.641   138.971    cpu/regfile/registers_reg_r1_0_31_0_5/DIA1
    SLICE_X10Y28         RAMD32                                       r  cpu/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divide_led/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[6]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_divide_led/counter_reg[6]/Q
                         net (fo=4, routed)           0.105     0.269    clk_divide_led/counter_reg[6]
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  clk_divide_led/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.314    clk_divide_led/p_0_in[8]
    SLICE_X3Y71          FDRE                                         r  clk_divide_led/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[5]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_led/counter_reg[5]/Q
                         net (fo=5, routed)           0.144     0.285    clk_divide_led/counter_reg[5]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.330 r  clk_divide_led/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    clk_divide_led/p_0_in[5]
    SLICE_X3Y71          FDRE                                         r  clk_divide_led/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[3]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_led/counter_reg[3]/Q
                         net (fo=5, routed)           0.168     0.309    clk_divide_led/counter_reg[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.042     0.351 r  clk_divide_led/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.351    clk_divide_led/p_0_in[4]
    SLICE_X3Y71          FDRE                                         r  clk_divide_led/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide_led/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide_led/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  clk_divide_led/counter_reg[3]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide_led/counter_reg[3]/Q
                         net (fo=5, routed)           0.168     0.309    clk_divide_led/counter_reg[3]
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  clk_divide_led/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_divide_led/p_0_in[3]
    SLICE_X3Y71          FDRE                                         r  clk_divide_led/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE                         0.000     0.000 r  clk_divide/counter_reg[23]/C
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    clk_divide/counter_reg[23]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_divide/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    clk_divide/counter_reg[20]_i_1_n_4
    SLICE_X51Y98         FDRE                                         r  clk_divide/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[0]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.128ns (34.892%)  route 0.239ns (65.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.239     0.367    led_counter/id[1]
    SLICE_X0Y68          FDSE                                         r  led_counter/AN_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.128ns (34.892%)  route 0.239ns (65.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.239     0.367    led_counter/id[1]
    SLICE_X0Y68          FDSE                                         r  led_counter/AN_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[1]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.128ns (34.892%)  route 0.239ns (65.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.239     0.367    led_counter/id[1]
    SLICE_X0Y68          FDSE                                         r  led_counter/AN_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter/id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_counter/AN_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.128ns (34.892%)  route 0.239ns (65.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  led_counter/id_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led_counter/id_reg[1]/Q
                         net (fo=14, routed)          0.239     0.367    led_counter/id[1]
    SLICE_X0Y68          FDSE                                         r  led_counter/AN_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divide/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divide/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE                         0.000     0.000 r  clk_divide/counter_reg[11]/C
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divide/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    clk_divide/counter_reg[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clk_divide/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clk_divide/counter_reg[8]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  clk_divide/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





