<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › cpufreq › s5pv210-cpufreq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>s5pv210-cpufreq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * CPU frequency scaling for S5PC110/S5PV210</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/reboot.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>
<span class="cp">#include &lt;linux/suspend.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">cpu_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">dmc0_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">dmc1_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_freqs</span> <span class="n">freqs</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">set_freq_lock</span><span class="p">);</span>

<span class="cm">/* APLL M,P,S values for 1G/800Mhz */</span>
<span class="cp">#define APLL_VAL_1000	((1 &lt;&lt; 31) | (125 &lt;&lt; 16) | (3 &lt;&lt; 8) | 1)</span>
<span class="cp">#define APLL_VAL_800	((1 &lt;&lt; 31) | (100 &lt;&lt; 16) | (3 &lt;&lt; 8) | 1)</span>

<span class="cm">/* Use 800MHz when entering sleep mode */</span>
<span class="cp">#define SLEEP_FREQ	(800 * 1000)</span>

<span class="cm">/*</span>
<span class="cm"> * relation has an additional symantics other than the standard of cpufreq</span>
<span class="cm"> * DISALBE_FURTHER_CPUFREQ: disable further access to target</span>
<span class="cm"> * ENABLE_FURTUER_CPUFREQ: enable access to target</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">cpufreq_access</span> <span class="p">{</span>
	<span class="n">DISABLE_FURTHER_CPUFREQ</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">ENABLE_FURTHER_CPUFREQ</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">no_cpufreq_access</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * DRAM configurations to calculate refresh counter for changing</span>
<span class="cm"> * frequency of memory.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dram_conf</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">freq</span><span class="p">;</span>	<span class="cm">/* HZ */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">refresh</span><span class="p">;</span>	<span class="cm">/* DRAM refresh counter * 1000 */</span>
<span class="p">};</span>

<span class="cm">/* DRAM configuration (DMC0 and DMC1) */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dram_conf</span> <span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

<span class="k">enum</span> <span class="n">perf_level</span> <span class="p">{</span>
	<span class="n">L0</span><span class="p">,</span> <span class="n">L1</span><span class="p">,</span> <span class="n">L2</span><span class="p">,</span> <span class="n">L3</span><span class="p">,</span> <span class="n">L4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">s5pv210_mem_type</span> <span class="p">{</span>
	<span class="n">LPDDR</span>	<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">LPDDR2</span>	<span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">DDR2</span>	<span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">s5pv210_dmc_port</span> <span class="p">{</span>
	<span class="n">DMC0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">s5pv210_freq_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">L0</span><span class="p">,</span> <span class="mi">1000</span><span class="o">*</span><span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L1</span><span class="p">,</span> <span class="mi">800</span><span class="o">*</span><span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L2</span><span class="p">,</span> <span class="mi">400</span><span class="o">*</span><span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L3</span><span class="p">,</span> <span class="mi">200</span><span class="o">*</span><span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4</span><span class="p">,</span> <span class="mi">100</span><span class="o">*</span><span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">regulator</span> <span class="o">*</span><span class="n">arm_regulator</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">regulator</span> <span class="o">*</span><span class="n">int_regulator</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">s5pv210_dvs_conf</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">arm_volt</span><span class="p">;</span>	<span class="cm">/* uV */</span>
	<span class="kt">int</span> <span class="n">int_volt</span><span class="p">;</span>	<span class="cm">/* uV */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">arm_volt_max</span> <span class="o">=</span> <span class="mi">1350000</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">int_volt_max</span> <span class="o">=</span> <span class="mi">1250000</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s5pv210_dvs_conf</span> <span class="n">dvs_conf</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">L0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">arm_volt</span>	<span class="o">=</span> <span class="mi">1250000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_volt</span>	<span class="o">=</span> <span class="mi">1100000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">L1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">arm_volt</span>	<span class="o">=</span> <span class="mi">1200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_volt</span>	<span class="o">=</span> <span class="mi">1100000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">L2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">arm_volt</span>	<span class="o">=</span> <span class="mi">1050000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_volt</span>	<span class="o">=</span> <span class="mi">1100000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">L3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">arm_volt</span>	<span class="o">=</span> <span class="mi">950000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_volt</span>	<span class="o">=</span> <span class="mi">1100000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">L4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">arm_volt</span>	<span class="o">=</span> <span class="mi">950000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_volt</span>	<span class="o">=</span> <span class="mi">1000000</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">clkdiv_val</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clock divider value for following</span>
<span class="cm">	 * { APLL, A2M, HCLK_MSYS, PCLK_MSYS,</span>
<span class="cm">	 *   HCLK_DSYS, PCLK_DSYS, HCLK_PSYS, PCLK_PSYS,</span>
<span class="cm">	 *   ONEDRAM, MFC, G3D }</span>
<span class="cm">	 */</span>

	<span class="cm">/* L0 : [1000/200/100][166/83][133/66][200/200] */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>

	<span class="cm">/* L1 : [800/200/100][166/83][133/66][200/200] */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>

	<span class="cm">/* L2 : [400/200/100][166/83][133/66][200/200] */</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>

	<span class="cm">/* L3 : [200/200/100][166/83][133/66][200/200] */</span>
	<span class="p">{</span><span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>

	<span class="cm">/* L4 : [100/100/100][83/83][66/66][100/100] */</span>
	<span class="p">{</span><span class="mi">7</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This function set DRAM refresh counter</span>
<span class="cm"> * accoriding to operating frequency of DRAM</span>
<span class="cm"> * ch: DMC port number 0 or 1</span>
<span class="cm"> * freq: Operating frequency of DRAM(KHz)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5pv210_set_refresh</span><span class="p">(</span><span class="k">enum</span> <span class="n">s5pv210_dmc_port</span> <span class="n">ch</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">tmp1</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">==</span> <span class="n">DMC0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">S5P_VA_DMC0</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">==</span> <span class="n">DMC1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">S5P_VA_DMC1</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Cannot find DMC port</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Find current DRAM frequency */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="n">ch</span><span class="p">].</span><span class="n">freq</span><span class="p">;</span>

	<span class="n">do_div</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">freq</span><span class="p">);</span>

	<span class="n">tmp1</span> <span class="o">=</span> <span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="n">ch</span><span class="p">].</span><span class="n">refresh</span><span class="p">;</span>

	<span class="n">do_div</span><span class="p">(</span><span class="n">tmp1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_verify_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">cpufreq_frequency_table_verify</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s5pv210_freq_table</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">s5pv210_getspeed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">target_freq</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">relation</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">priv_index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pll_changing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_speed_changing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">arm_volt</span><span class="p">,</span> <span class="n">int_volt</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">set_freq_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">relation</span> <span class="o">&amp;</span> <span class="n">ENABLE_FURTHER_CPUFREQ</span><span class="p">)</span>
		<span class="n">no_cpufreq_access</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">no_cpufreq_access</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_PM_VERBOSE</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:%d denied access to %s as it is disabled&quot;</span>
				<span class="s">&quot;temporarily</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">relation</span> <span class="o">&amp;</span> <span class="n">DISABLE_FURTHER_CPUFREQ</span><span class="p">)</span>
		<span class="n">no_cpufreq_access</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">relation</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ENABLE_FURTHER_CPUFREQ</span> <span class="o">|</span> <span class="n">DISABLE_FURTHER_CPUFREQ</span><span class="p">);</span>

	<span class="n">freqs</span><span class="p">.</span><span class="n">old</span> <span class="o">=</span> <span class="n">s5pv210_getspeed</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpufreq_frequency_table_target</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s5pv210_freq_table</span><span class="p">,</span>
					   <span class="n">target_freq</span><span class="p">,</span> <span class="n">relation</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">index</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">=</span> <span class="n">s5pv210_freq_table</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>
	<span class="n">freqs</span><span class="p">.</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">==</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

	<span class="cm">/* Finding current running level index */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpufreq_frequency_table_target</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s5pv210_freq_table</span><span class="p">,</span>
					   <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">,</span> <span class="n">relation</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv_index</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">arm_volt</span> <span class="o">=</span> <span class="n">dvs_conf</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">arm_volt</span><span class="p">;</span>
	<span class="n">int_volt</span> <span class="o">=</span> <span class="n">dvs_conf</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">int_volt</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">&gt;</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">arm_regulator</span><span class="p">,</span>
				<span class="n">arm_volt</span><span class="p">,</span> <span class="n">arm_volt_max</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">int_regulator</span><span class="p">,</span>
				<span class="n">int_volt</span><span class="p">,</span> <span class="n">int_volt_max</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_PRECHANGE</span><span class="p">);</span>

	<span class="cm">/* Check if there need to change PLL */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">index</span> <span class="o">==</span> <span class="n">L0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">priv_index</span> <span class="o">==</span> <span class="n">L0</span><span class="p">))</span>
		<span class="n">pll_changing</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Check if there need to change System bus clock */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">index</span> <span class="o">==</span> <span class="n">L4</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">priv_index</span> <span class="o">==</span> <span class="n">L4</span><span class="p">))</span>
		<span class="n">bus_speed_changing</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus_speed_changing</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Reconfigure DRAM refresh counter value for minimum</span>
<span class="cm">		 * temporary clock while changing divider.</span>
<span class="cm">		 * expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll_changing</span><span class="p">)</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">83000</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">100000</span><span class="p">);</span>

		<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC0</span><span class="p">,</span> <span class="mi">83000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * APLL should be changed in this level</span>
<span class="cm">	 * APLL -&gt; MPLL(for stable transition) -&gt; APLL</span>
<span class="cm">	 * Some clock source&#39;s clock API are not prepared.</span>
<span class="cm">	 * Do not use clock API in below code.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pll_changing</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * 1. Temporary Change divider for MFC and G3D</span>
<span class="cm">		 * SCLKA2M(200/1=200)-&gt;(200/4=50)Mhz</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_DIV2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKDIV2_G3D_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV2_MFC_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV2_G3D_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV2_MFC_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_DIV2</span><span class="p">);</span>

		<span class="cm">/* For MFC, G3D dividing */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKDIV_STAT0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">)));</span>

		<span class="cm">/*</span>
<span class="cm">		 * 2. Change SCLKA2M(200Mhz)to SCLKMPLL in MFC_MUX, G3D MUX</span>
<span class="cm">		 * (200/4=50)-&gt;(667/4=166)Mhz</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_SRC2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKSRC2_G3D_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKSRC2_MFC_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC2_G3D_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC2_MFC_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_SRC2</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKMUX_STAT1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>

		<span class="cm">/*</span>
<span class="cm">		 * 3. DMC1 refresh count for 133Mhz if (index == L4) is</span>
<span class="cm">		 * true refresh counter is already programed in upper</span>
<span class="cm">		 * code. 0x287@83Mhz</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bus_speed_changing</span><span class="p">)</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">133000</span><span class="p">);</span>

		<span class="cm">/* 4. SCLKAPLL -&gt; SCLKMPLL */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_SRC0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKSRC0_MUX200_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC0_MUX200_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_SRC0</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKMUX_STAT0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">));</span>

	<span class="p">}</span>

	<span class="cm">/* Change divider */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_DIV0</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKDIV0_APLL_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV0_A2M_MASK</span> <span class="o">|</span>
		<span class="n">S5P_CLKDIV0_HCLK200_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV0_PCLK100_MASK</span> <span class="o">|</span>
		<span class="n">S5P_CLKDIV0_HCLK166_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV0_PCLK83_MASK</span> <span class="o">|</span>
		<span class="n">S5P_CLKDIV0_HCLK133_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV0_PCLK66_MASK</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_APLL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_A2M_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_HCLK200_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_PCLK100_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_HCLK166_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_PCLK83_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_HCLK133_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV0_PCLK66_SHIFT</span><span class="p">));</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_DIV0</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKDIV_STAT0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="cm">/* ARM MCS value changed */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_ARM_MCS_CON</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">L3</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_ARM_MCS_CON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_changing</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 5. Set Lock time = 30us*24Mhz = 0x2cf */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x2cf</span><span class="p">,</span> <span class="n">S5P_APLL_LOCK</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * 6. Turn on APLL</span>
<span class="cm">		 * 6-1. Set PMS values</span>
<span class="cm">		 * 6-2. Wait untile the PLL is locked</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">L0</span><span class="p">)</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">APLL_VAL_1000</span><span class="p">,</span> <span class="n">S5P_APLL_CON</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">APLL_VAL_800</span><span class="p">,</span> <span class="n">S5P_APLL_CON</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_APLL_CON</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">)));</span>

		<span class="cm">/*</span>
<span class="cm">		 * 7. Change souce clock from SCLKMPLL(667Mhz)</span>
<span class="cm">		 * to SCLKA2M(200Mhz) in MFC_MUX and G3D MUX</span>
<span class="cm">		 * (667/4=166)-&gt;(200/4=50)Mhz</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_SRC2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKSRC2_G3D_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKSRC2_MFC_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC2_G3D_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC2_MFC_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_SRC2</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKMUX_STAT1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>

		<span class="cm">/*</span>
<span class="cm">		 * 8. Change divider for MFC and G3D</span>
<span class="cm">		 * (200/4=50)-&gt;(200/1=200)Mhz</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_DIV2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKDIV2_G3D_MASK</span> <span class="o">|</span> <span class="n">S5P_CLKDIV2_MFC_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">10</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV2_G3D_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">9</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV2_MFC_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_DIV2</span><span class="p">);</span>

		<span class="cm">/* For MFC, G3D dividing */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKDIV_STAT0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">)));</span>

		<span class="cm">/* 9. Change MPLL to APLL in MSYS_MUX */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_SRC0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S5P_CLKSRC0_MUX200_MASK</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKSRC0_MUX200_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_SRC0</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKMUX_STAT0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">));</span>

		<span class="cm">/*</span>
<span class="cm">		 * 10. DMC1 refresh counter</span>
<span class="cm">		 * L4 : DMC1 = 100Mhz 7.8us/(1/100) = 0x30c</span>
<span class="cm">		 * Others : DMC1 = 200Mhz 7.8us/(1/200) = 0x618</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bus_speed_changing</span><span class="p">)</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">200000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * L4 level need to change memory bus speed, hence onedram clock divier</span>
<span class="cm">	 * and memory refresh parameter should be changed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus_speed_changing</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLK_DIV6</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S5P_CLKDIV6_ONEDRAM_MASK</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">clkdiv_val</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="mi">8</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">S5P_CLKDIV6_ONEDRAM_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">S5P_CLK_DIV6</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_CLKDIV_STAT1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">));</span>

		<span class="cm">/* Reconfigure DRAM refresh counter value */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">!=</span> <span class="n">L4</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * DMC0 : 166Mhz</span>
<span class="cm">			 * DMC1 : 200Mhz</span>
<span class="cm">			 */</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC0</span><span class="p">,</span> <span class="mi">166000</span><span class="p">);</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">200000</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * DMC0 : 83Mhz</span>
<span class="cm">			 * DMC1 : 100Mhz</span>
<span class="cm">			 */</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC0</span><span class="p">,</span> <span class="mi">83000</span><span class="p">);</span>
			<span class="n">s5pv210_set_refresh</span><span class="p">(</span><span class="n">DMC1</span><span class="p">,</span> <span class="mi">100000</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">cpufreq_notify_transition</span><span class="p">(</span><span class="o">&amp;</span><span class="n">freqs</span><span class="p">,</span> <span class="n">CPUFREQ_POSTCHANGE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">freqs</span><span class="p">.</span><span class="n">new</span> <span class="o">&lt;</span> <span class="n">freqs</span><span class="p">.</span><span class="n">old</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">int_regulator</span><span class="p">,</span>
				<span class="n">int_volt</span><span class="p">,</span> <span class="n">int_volt_max</span><span class="p">);</span>

		<span class="n">regulator_set_voltage</span><span class="p">(</span><span class="n">arm_regulator</span><span class="p">,</span>
				<span class="n">arm_volt</span><span class="p">,</span> <span class="n">arm_volt_max</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Perf changed[L%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

<span class="nl">exit:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">set_freq_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_cpufreq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_cpufreq_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_mem_type</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dmc_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dmc_reg</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s5pv210_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpufreq_policy</span> <span class="o">*</span><span class="n">policy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mem_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">cpu_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;armclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">);</span>

	<span class="n">dmc0_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;sclk_dmc0&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dmc0_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dmc0_clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_dmc0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dmc1_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;hclk_msys&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dmc1_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dmc1_clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_dmc1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_dmc1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * check_mem_type : This driver only support LPDDR &amp; LPDDR2.</span>
<span class="cm">	 * other memory type is not supported.</span>
<span class="cm">	 */</span>
	<span class="n">mem_type</span> <span class="o">=</span> <span class="n">check_mem_type</span><span class="p">(</span><span class="n">S5P_VA_DMC0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mem_type</span> <span class="o">!=</span> <span class="n">LPDDR</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mem_type</span> <span class="o">!=</span> <span class="n">LPDDR2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPUFreq doesn&#39;t support this memory type</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_dmc1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Find current refresh counter and frequency each DMC */</span>
	<span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">refresh</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_VA_DMC0</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">freq</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dmc0_clk</span><span class="p">);</span>

	<span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">refresh</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_VA_DMC1</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="n">s5pv210_dram_conf</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">freq</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dmc1_clk</span><span class="p">);</span>

	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">min</span> <span class="o">=</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">max</span> <span class="o">=</span> <span class="n">s5pv210_getspeed</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="n">cpufreq_frequency_table_get_attr</span><span class="p">(</span><span class="n">s5pv210_freq_table</span><span class="p">,</span> <span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">policy</span><span class="o">-&gt;</span><span class="n">cpuinfo</span><span class="p">.</span><span class="n">transition_latency</span> <span class="o">=</span> <span class="mi">40000</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">cpufreq_frequency_table_cpuinfo</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">s5pv210_freq_table</span><span class="p">);</span>

<span class="nl">out_dmc1:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dmc0_clk</span><span class="p">);</span>
<span class="nl">out_dmc0:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_cpufreq_notifier_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">this</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PM_SUSPEND_PREPARE</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cpufreq_driver_target</span><span class="p">(</span><span class="n">cpufreq_cpu_get</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">SLEEP_FREQ</span><span class="p">,</span>
					    <span class="n">DISABLE_FURTHER_CPUFREQ</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">NOTIFY_BAD</span><span class="p">;</span>

		<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PM_POST_RESTORE</span>:
	<span class="k">case</span> <span class="n">PM_POST_SUSPEND</span>:
		<span class="n">cpufreq_driver_target</span><span class="p">(</span><span class="n">cpufreq_cpu_get</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">SLEEP_FREQ</span><span class="p">,</span>
				      <span class="n">ENABLE_FURTHER_CPUFREQ</span><span class="p">);</span>

		<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5pv210_cpufreq_reboot_notifier_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">this</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">cpufreq_driver_target</span><span class="p">(</span><span class="n">cpufreq_cpu_get</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">SLEEP_FREQ</span><span class="p">,</span>
				    <span class="n">DISABLE_FURTHER_CPUFREQ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NOTIFY_BAD</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_driver</span> <span class="n">s5pv210_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CPUFREQ_STICKY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">verify</span>		<span class="o">=</span> <span class="n">s5pv210_verify_speed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">target</span>		<span class="o">=</span> <span class="n">s5pv210_target</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>		<span class="o">=</span> <span class="n">s5pv210_getspeed</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">s5pv210_cpu_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s5pv210&quot;</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">s5pv210_cpufreq_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">s5pv210_cpufreq_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">s5pv210_cpufreq_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">s5pv210_cpufreq_notifier_event</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">s5pv210_cpufreq_reboot_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">s5pv210_cpufreq_reboot_notifier_event</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s5pv210_cpufreq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">arm_regulator</span> <span class="o">=</span> <span class="n">regulator_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vddarm&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">arm_regulator</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;failed to get regulator vddarm&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">arm_regulator</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">int_regulator</span> <span class="o">=</span> <span class="n">regulator_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vddint&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">int_regulator</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;failed to get regulator vddint&quot;</span><span class="p">);</span>
		<span class="n">regulator_put</span><span class="p">(</span><span class="n">arm_regulator</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">int_regulator</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">register_pm_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5pv210_cpufreq_notifier</span><span class="p">);</span>
	<span class="n">register_reboot_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5pv210_cpufreq_reboot_notifier</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cpufreq_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s5pv210_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">late_initcall</span><span class="p">(</span><span class="n">s5pv210_cpufreq_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
