{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565923199286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565923199286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 20:39:59 2019 " "Processing started: Thu Aug 15 20:39:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565923199286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1565923199286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off La2-Intro_HDL -c La2-Intro_HDL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off La2-Intro_HDL -c La2-Intro_HDL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1565923199286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1565923200740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1565923200740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits-synth " "Found design unit 1: fulladder4bits-synth" {  } { { "fulladder4bits.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224511 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits " "Found entity 1: fulladder4bits" {  } { { "fulladder4bits.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_test-testbench " "Found design unit 1: fulladder4bits_test-testbench" {  } { { "fulladder4bits_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224537 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_test " "Found entity 1: fulladder4bits_test" {  } { { "fulladder4bits_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224547 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_w_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_w_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_w_display-synth " "Found design unit 1: fulladder4bits_w_display-synth" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224556 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_w_display " "Found entity 1: fulladder4bits_w_display" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file disp_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disp_deco " "Found entity 1: disp_deco" {  } { { "disp_deco.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/disp_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_test " "Found entity 1: deco_test" {  } { { "deco_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/deco_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_w_display_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_w_display_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_w_display_test-testbench " "Found design unit 1: fulladder4bits_w_display_test-testbench" {  } { { "fulladder4bits_w_display_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224830 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_w_display_test " "Found entity 1: fulladder4bits_w_display_test" {  } { { "fulladder4bits_w_display_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565923224830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565923224830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fulladder4bits_w_display " "Elaborating entity \"fulladder4bits_w_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1565923225401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out fulladder4bits_w_display.vhd(16) " "Verilog HDL or VHDL warning at fulladder4bits_w_display.vhd(16): object \"c_out\" assigned a value but never read" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565923225466 "|fulladder4bits_w_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bits fulladder4bits:fulladder4bit " "Elaborating entity \"fulladder4bits\" for hierarchy \"fulladder4bits:fulladder4bit\"" {  } { { "fulladder4bits_w_display.vhd" "fulladder4bit" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565923225508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder4bits:fulladder4bit\|fulladder:bit0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder4bits:fulladder4bit\|fulladder:bit0\"" {  } { { "fulladder4bits.vhd" "bit0" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565923225529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_deco disp_deco:display " "Elaborating entity \"disp_deco\" for hierarchy \"disp_deco:display\"" {  } { { "fulladder4bits_w_display.vhd" "display" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/fulladder4bits_w_display.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565923225583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565923226872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 20:40:26 2019 " "Processing ended: Thu Aug 15 20:40:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565923226872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565923226872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565923226872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565923226872 ""}
