
WT_I2C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010e  00800100  00001c36  00001cca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a6  0080020e  0080020e  00001dd8  2**0
                  ALLOC
  3 .debug_aranges 000001a0  00000000  00000000  00001dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000878  00000000  00000000  00001f78  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002fab  00000000  00000000  000027f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001537  00000000  00000000  0000579b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002004  00000000  00000000  00006cd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000500  00000000  00000000  00008cd8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a77  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000fc6  00000000  00000000  00009c4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000ac15  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__vector_3>
      10:	0c 94 5c 06 	jmp	0xcb8	; 0xcb8 <__vector_4>
      14:	0c 94 76 06 	jmp	0xcec	; 0xcec <__vector_5>
      18:	0c 94 28 07 	jmp	0xe50	; 0xe50 <__vector_6>
      1c:	0c 94 38 07 	jmp	0xe70	; 0xe70 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 72 07 	jmp	0xee4	; 0xee4 <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 c0 03 	jmp	0x780	; 0x780 <__vector_26>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e6 e3       	ldi	r30, 0x36	; 54
      90:	fc e1       	ldi	r31, 0x1C	; 28
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	ae 30       	cpi	r26, 0x0E	; 14
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	12 e0       	ldi	r17, 0x02	; 2
      a0:	ae e0       	ldi	r26, 0x0E	; 14
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	a4 3b       	cpi	r26, 0xB4	; 180
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 8c 00 	call	0x118	; 0x118 <main>
      b2:	0c 94 19 0e 	jmp	0x1c32	; 0x1c32 <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <I2C_transmissionError>:
  }

//  I2C error Handler
void I2C_transmissionError(uint8_t errorState)/* BS ** Commentaar ?*/
  {
    NumberOfI2Cerrors++;
      ba:	80 91 0f 02 	lds	r24, 0x020F
      be:	8f 5f       	subi	r24, 0xFF	; 255
      c0:	80 93 0f 02 	sts	0x020F, r24
	//USART0_WriteString("\nI2C ERROR - TWI STATE: 0x");
	//USART0_Write(errorState);
	block = false;
      c4:	10 92 0e 02 	sts	0x020E, r1
  }
      c8:	08 95       	ret

000000ca <task_LedI2C>:

int task_LedI2C(void)
  {
      ca:	ff 92       	push	r15
      cc:	0f 93       	push	r16
      ce:	1f 93       	push	r17
      d0:	ff 24       	eor	r15, r15
      d2:	f3 94       	inc	r15
      d4:	10 e1       	ldi	r17, 0x10	; 16
      d6:	00 e0       	ldi	r16, 0x00	; 0
	uint8_t dir=1;
	uint8_t led=16;
	uint8_t i=0;
	for (i=0;i<7;i++)
	  {
	  	if (led == 128)
      d8:	10 38       	cpi	r17, 0x80	; 128
      da:	11 f4       	brne	.+4      	; 0xe0 <task_LedI2C+0x16>
      dc:	ff 24       	eor	r15, r15
      de:	04 c0       	rjmp	.+8      	; 0xe8 <task_LedI2C+0x1e>
		  {
		  	dir = 0;
		  }
		else if (led == 16)
      e0:	10 31       	cpi	r17, 0x10	; 16
      e2:	21 f0       	breq	.+8      	; 0xec <task_LedI2C+0x22>
		  {
		  	dir = 1;
		  }

		if (dir==0)
      e4:	ff 20       	and	r15, r15
      e6:	21 f4       	brne	.+8      	; 0xf0 <task_LedI2C+0x26>
		  {
			led >>= 1;
      e8:	16 95       	lsr	r17
      ea:	03 c0       	rjmp	.+6      	; 0xf2 <task_LedI2C+0x28>
      ec:	ff 24       	eor	r15, r15
      ee:	f3 94       	inc	r15
		  }
		else if (dir==1)
		  {
			led <<= 1;
      f0:	11 0f       	add	r17, r17
		  }
		  I2CTWI_transmit3Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_SET_LEDS, led);
      f2:	8a e0       	ldi	r24, 0x0A	; 10
      f4:	60 e0       	ldi	r22, 0x00	; 0
      f6:	4c e1       	ldi	r20, 0x1C	; 28
      f8:	21 2f       	mov	r18, r17
      fa:	0e 94 0f 03 	call	0x61e	; 0x61e <I2CTWI_transmit3Bytes>
		  mSleep(200);
      fe:	88 ec       	ldi	r24, 0xC8	; 200
     100:	90 e0       	ldi	r25, 0x00	; 0
     102:	0e 94 0a 08 	call	0x1014	; 0x1014 <mSleep>
  {
  
	uint8_t dir=1;
	uint8_t led=16;
	uint8_t i=0;
	for (i=0;i<7;i++)
     106:	0f 5f       	subi	r16, 0xFF	; 255
     108:	07 30       	cpi	r16, 0x07	; 7
     10a:	31 f7       	brne	.-52     	; 0xd8 <task_LedI2C+0xe>
		  }
		  I2CTWI_transmit3Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_SET_LEDS, led);
		  mSleep(200);
	  }
	  return 0;
  }
     10c:	80 e0       	ldi	r24, 0x00	; 0
     10e:	90 e0       	ldi	r25, 0x00	; 0
     110:	1f 91       	pop	r17
     112:	0f 91       	pop	r16
     114:	ff 90       	pop	r15
     116:	08 95       	ret

00000118 <main>:
  {
	//////////////////////////////
	//   Configuration          //
	//////////////////////////////
	
	portInit();							//Set Input and Outputs
     118:	12 b8       	out	0x02, r1	; 2
     11a:	8b e1       	ldi	r24, 0x1B	; 27
     11c:	85 b9       	out	0x05, r24	; 5
     11e:	8c ef       	ldi	r24, 0xFC	; 252
     120:	88 b9       	out	0x08, r24	; 8
     122:	81 e7       	ldi	r24, 0x71	; 113
     124:	8b b9       	out	0x0b, r24	; 11
     126:	11 b8       	out	0x01, r1	; 1
     128:	8b eb       	ldi	r24, 0xBB	; 187
     12a:	84 b9       	out	0x04, r24	; 4
     12c:	80 ec       	ldi	r24, 0xC0	; 192
     12e:	87 b9       	out	0x07, r24	; 7
     130:	8a e7       	ldi	r24, 0x7A	; 122
     132:	8a b9       	out	0x0a, r24	; 10

	Timer1_Init();						//Init Timer1
     134:	0e 94 61 07 	call	0xec2	; 0xec2 <Timer1_Init>

	I2CTWI_initMaster(200);				//Init I2C as master (100kHz clock)
     138:	8a e2       	ldi	r24, 0x2A	; 42
     13a:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <__I2CTWI_initMaster>
	
	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////
	
	Timer1_Start();		//Start Timer 1 (Enable Stopwatches and delay functions)
     13e:	0e 94 6d 07 	call	0xeda	; 0xeda <Timer1_Start>

	sei();				// Start interrupt check
     142:	78 94       	sei

	I2CTWI_setTransmissionErrorHandler(I2C_transmissionError);
     144:	8d e5       	ldi	r24, 0x5D	; 93
     146:	90 e0       	ldi	r25, 0x00	; 0
     148:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <I2CTWI_setTransmissionErrorHandler>

	I2CTWI_setRequestedDataReadyHandler(I2C_requestedDataReady);
     14c:	89 ec       	ldi	r24, 0xC9	; 201
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	0e 94 f6 00 	call	0x1ec	; 0x1ec <I2CTWI_setRequestedDataReadyHandler>

	I2C_setInterruptEventHandler(I2C_Event_Handler);
     154:	83 ed       	ldi	r24, 0xD3	; 211
     156:	90 e0       	ldi	r25, 0x00	; 0
     158:	0e 94 33 07 	call	0xe66	; 0xe66 <I2C_setInterruptEventHandler>

	startStopwatch4();
     15c:	80 91 a0 02 	lds	r24, 0x02A0
     160:	88 60       	ori	r24, 0x08	; 8
     162:	80 93 a0 02 	sts	0x02A0, r24
	startStopwatch5();
     166:	80 91 a0 02 	lds	r24, 0x02A0
     16a:	80 61       	ori	r24, 0x10	; 16
     16c:	80 93 a0 02 	sts	0x02A0, r24


	// ---------------------------------------
	// LEDs:

	LedOnOff(0b00111111); // Turn all LEDs on!
     170:	8f e3       	ldi	r24, 0x3F	; 63
     172:	0e 94 99 04 	call	0x932	; 0x932 <LedOnOff>
	mSleep(1000); // delay 1000ms = 1s
     176:	88 ee       	ldi	r24, 0xE8	; 232
     178:	93 e0       	ldi	r25, 0x03	; 3
     17a:	0e 94 0a 08 	call	0x1014	; 0x1014 <mSleep>
	LedOnOff(0b00000000); // All LEDs off!
     17e:	80 e0       	ldi	r24, 0x00	; 0
     180:	0e 94 99 04 	call	0x932	; 0x932 <LedOnOff>
	mSleep(500); // delay 500ms = 0.5s
     184:	84 ef       	ldi	r24, 0xF4	; 244
     186:	91 e0       	ldi	r25, 0x01	; 1
     188:	0e 94 0a 08 	call	0x1014	; 0x1014 <mSleep>
	//   Main Loop             //
	/////////////////////////////
 //return 0;
	while(1==1)			
	  {
		task_LedI2C();
     18c:	0e 94 65 00 	call	0xca	; 0xca <task_LedI2C>
     190:	fd cf       	rjmp	.-6      	; 0x18c <main+0x74>

00000192 <I2C_requestedDataReady>:
// I2C interrupt Handler 
// This Event Handler is very nice for reacting on an interrupt request 
// from the Slave controller and read all the data from it! 
void I2C_requestedDataReady(uint8_t dataRequestID)
  {
	if(dataRequestID == INT0_STATUS_CHECK) 
     192:	88 23       	and	r24, r24
     194:	39 f4       	brne	.+14     	; 0x1a4 <I2C_requestedDataReady+0x12>
	  {                                      
	  	// get received data (6 bytes)
        I2CTWI_getReceivedData(result, 20); 
     196:	81 e6       	ldi	r24, 0x61	; 97
     198:	92 e0       	ldi	r25, 0x02	; 2
     19a:	64 e1       	ldi	r22, 0x14	; 20
     19c:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <I2CTWI_getReceivedData>
		// updateStatusLEDs();

		// ------------------------------------
		// IMPORTANT - reset the block flag:

		block = false;
     1a0:	10 92 0e 02 	sts	0x020E, r1
     1a4:	08 95       	ret

000001a6 <I2C_Event_Handler>:
void I2C_Event_Handler(void)
  {
    // this code will be called anytime that PCINT31 switches 
    //    (hi to lo, or lo to hi)

	if(!block && (PIND & (1<< PIND7))) 
     1a6:	80 91 0e 02 	lds	r24, 0x020E
     1aa:	88 23       	and	r24, r24
     1ac:	59 f4       	brne	.+22     	; 0x1c4 <I2C_Event_Handler+0x1e>
     1ae:	4f 9b       	sbis	0x09, 7	; 9
     1b0:	09 c0       	rjmp	.+18     	; 0x1c4 <I2C_Event_Handler+0x1e>
	{
		block = true; // Block further requests and wait until 
     1b2:	81 e0       	ldi	r24, 0x01	; 1
     1b4:	80 93 0e 02 	sts	0x020E, r24
					  // this request has been processed.
		I2CTWI_requestRegisterFromDevice(I2C_WT_ADR, INT0_STATUS_CHECK, 0, 20);
     1b8:	8a e0       	ldi	r24, 0x0A	; 10
     1ba:	60 e0       	ldi	r22, 0x00	; 0
     1bc:	40 e0       	ldi	r20, 0x00	; 0
     1be:	24 e1       	ldi	r18, 0x14	; 20
     1c0:	0e 94 af 01 	call	0x35e	; 0x35e <I2CTWI_requestRegisterFromDevice>
     1c4:	08 95       	ret

000001c6 <__I2CTWI_initMaster>:
// Example: 
// __I2CTWI_initMaster(32); // I2C Master mode with 250 kHz SCL frequency

void __I2CTWI_initMaster(uint8_t twi_bitrate)
{
	cli();
     1c6:	f8 94       	cli
	TWBR = twi_bitrate;
     1c8:	80 93 b8 00 	sts	0x00B8, r24
	TWSR = 0x00;      // DO NOT USE PRESCALER! Otherwise you need to mask the
     1cc:	10 92 b9 00 	sts	0x00B9, r1
	TWDR = 0xFF;      // TWSR Prescaler bits everywhere TWSR is read!  	      
     1d0:	8f ef       	ldi	r24, 0xFF	; 255
     1d2:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN);
     1d6:	84 e0       	ldi	r24, 0x04	; 4
     1d8:	80 93 bc 00 	sts	0x00BC, r24
	TWI_statusReg.lastTransOK = 1;
     1dc:	80 91 10 02 	lds	r24, 0x0210
     1e0:	81 60       	ori	r24, 0x01	; 1
     1e2:	80 93 10 02 	sts	0x0210, r24
    sei();                      
     1e6:	78 94       	sei
}
     1e8:	08 95       	ret

000001ea <I2CTWI_requestedDataReady_DUMMY>:
//	TWI Event handlers																//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// These functions are used to receive Data or react on errors.

void I2CTWI_requestedDataReady_DUMMY(uint8_t requestID){}
     1ea:	08 95       	ret

000001ec <I2CTWI_setRequestedDataReadyHandler>:
static void (*I2CTWI_requestedDataReadyHandler)(uint8_t) = I2CTWI_requestedDataReady_DUMMY;
void I2CTWI_setRequestedDataReadyHandler(void (*requestedDataReadyHandler)(uint8_t))
  {
	I2CTWI_requestedDataReadyHandler = requestedDataReadyHandler;
     1ec:	90 93 01 01 	sts	0x0101, r25
     1f0:	80 93 00 01 	sts	0x0100, r24
  }
     1f4:	08 95       	ret

000001f6 <I2CTWI_transmissionError_DUMMY>:

void I2CTWI_transmissionError_DUMMY(uint8_t requestID){}
     1f6:	08 95       	ret

000001f8 <I2CTWI_setTransmissionErrorHandler>:
static void (*I2CTWI_transmissionErrorHandler)(uint8_t) = I2CTWI_transmissionError_DUMMY;
void I2CTWI_setTransmissionErrorHandler(void (*transmissionErrorHandler)(uint8_t))
  {
	I2CTWI_transmissionErrorHandler = transmissionErrorHandler;
     1f8:	90 93 03 01 	sts	0x0103, r25
     1fc:	80 93 02 01 	sts	0x0102, r24
  }
     200:	08 95       	ret

00000202 <I2CTWI_delay>:
//////////////////////////////////////////////////////////////////////////////////////
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
     202:	df 93       	push	r29
     204:	cf 93       	push	r28
     206:	0f 92       	push	r0
     208:	cd b7       	in	r28, 0x3d	; 61
     20a:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t dly = 150;
     20c:	86 e9       	ldi	r24, 0x96	; 150
     20e:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     210:	89 81       	ldd	r24, Y+1	; 0x01
     212:	81 50       	subi	r24, 0x01	; 1
     214:	89 83       	std	Y+1, r24	; 0x01
     216:	8f 5f       	subi	r24, 0xFF	; 255
     218:	d9 f7       	brne	.-10     	; 0x210 <I2CTWI_delay+0xe>
  }
     21a:	0f 90       	pop	r0
     21c:	cf 91       	pop	r28
     21e:	df 91       	pop	r29
     220:	08 95       	ret

00000222 <task_I2CTWI>:

// You have to call this functions frequently out of the
// main loop. It calls the event handlers above automatically if data has been received.

void task_I2CTWI(void)
  {
     222:	df 93       	push	r29
     224:	cf 93       	push	r28
     226:	0f 92       	push	r0
     228:	cd b7       	in	r28, 0x3d	; 61
     22a:	de b7       	in	r29, 0x3e	; 62
	if (!I2CTWI_isBusy()) 
     22c:	80 91 bc 00 	lds	r24, 0x00BC
     230:	80 fd       	sbrc	r24, 0
     232:	71 c0       	rjmp	.+226    	; 0x316 <task_I2CTWI+0xf4>
	  {
		if (TWI_statusReg.lastTransOK) 
     234:	80 91 10 02 	lds	r24, 0x0210
     238:	80 ff       	sbrs	r24, 0
     23a:	50 c0       	rjmp	.+160    	; 0x2dc <task_I2CTWI+0xba>
		  {
			if(TWI_operation) 
     23c:	80 91 17 02 	lds	r24, 0x0217
     240:	88 23       	and	r24, r24
     242:	09 f4       	brne	.+2      	; 0x246 <task_I2CTWI+0x24>
     244:	68 c0       	rjmp	.+208    	; 0x316 <task_I2CTWI+0xf4>
			  {
				if(TWI_operation == I2CTWI_SEND_REGISTER) 
     246:	81 30       	cpi	r24, 0x01	; 1
     248:	d1 f4       	brne	.+52     	; 0x27e <task_I2CTWI+0x5c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     24a:	86 e9       	ldi	r24, 0x96	; 150
     24c:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     24e:	89 81       	ldd	r24, Y+1	; 0x01
     250:	81 50       	subi	r24, 0x01	; 1
     252:	89 83       	std	Y+1, r24	; 0x01
     254:	8f 5f       	subi	r24, 0xFF	; 255
     256:	d9 f7       	brne	.-10     	; 0x24e <task_I2CTWI+0x2c>
			if(TWI_operation) 
			  {
				if(TWI_operation == I2CTWI_SEND_REGISTER) 
				  {
					I2CTWI_delay();
					TWI_msgSize = 2;
     258:	92 e0       	ldi	r25, 0x02	; 2
     25a:	90 93 59 02 	sts	0x0259, r25
					I2CTWI_buf[0] = I2CTWI_request_adr;
     25e:	80 91 12 02 	lds	r24, 0x0212
     262:	80 93 19 02 	sts	0x0219, r24
					I2CTWI_buf[1] = I2CTWI_request_reg;
     266:	80 91 13 02 	lds	r24, 0x0213
     26a:	80 93 1a 02 	sts	0x021A, r24
					TWI_statusReg.all = 0;
     26e:	10 92 10 02 	sts	0x0210, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     272:	85 ea       	ldi	r24, 0xA5	; 165
     274:	80 93 bc 00 	sts	0x00BC, r24
					TWI_operation = I2CTWI_REQUEST_BYTES;
     278:	90 93 17 02 	sts	0x0217, r25
     27c:	4c c0       	rjmp	.+152    	; 0x316 <task_I2CTWI+0xf4>
				  }
				else if (TWI_operation == I2CTWI_REQUEST_BYTES) 
     27e:	82 30       	cpi	r24, 0x02	; 2
     280:	e1 f4       	brne	.+56     	; 0x2ba <task_I2CTWI+0x98>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     282:	86 e9       	ldi	r24, 0x96	; 150
     284:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     286:	89 81       	ldd	r24, Y+1	; 0x01
     288:	81 50       	subi	r24, 0x01	; 1
     28a:	89 83       	std	Y+1, r24	; 0x01
     28c:	8f 5f       	subi	r24, 0xFF	; 255
     28e:	d9 f7       	brne	.-10     	; 0x286 <task_I2CTWI+0x64>
					TWI_operation = I2CTWI_REQUEST_BYTES;
				  }
				else if (TWI_operation == I2CTWI_REQUEST_BYTES) 
				  {
					I2CTWI_delay();
					TWI_msgSize = I2CTWI_request_size + 1;
     290:	80 91 14 02 	lds	r24, 0x0214
     294:	8f 5f       	subi	r24, 0xFF	; 255
     296:	80 93 59 02 	sts	0x0259, r24
					I2CTWI_request_adr = I2CTWI_request_adr | TWI_READ;
     29a:	80 91 12 02 	lds	r24, 0x0212
     29e:	81 60       	ori	r24, 0x01	; 1
     2a0:	80 93 12 02 	sts	0x0212, r24
					I2CTWI_buf[0]  = I2CTWI_request_adr | TWI_READ; 
     2a4:	80 93 19 02 	sts	0x0219, r24
					TWI_statusReg.all = 0;
     2a8:	10 92 10 02 	sts	0x0210, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);	
     2ac:	85 ea       	ldi	r24, 0xA5	; 165
     2ae:	80 93 bc 00 	sts	0x00BC, r24
					TWI_operation = I2CTWI_READ_BYTES_FROM_BUFFER;
     2b2:	83 e0       	ldi	r24, 0x03	; 3
     2b4:	80 93 17 02 	sts	0x0217, r24
     2b8:	2e c0       	rjmp	.+92     	; 0x316 <task_I2CTWI+0xf4>
				  }
				else if (TWI_operation == I2CTWI_READ_BYTES_FROM_BUFFER) 
     2ba:	83 30       	cpi	r24, 0x03	; 3
     2bc:	61 f5       	brne	.+88     	; 0x316 <task_I2CTWI+0xf4>
				  { 
					TWI_operation = I2CTWI_NO_OPERATION;
     2be:	10 92 17 02 	sts	0x0217, r1
					if(I2CTWI_requestID!=-1)
     2c2:	80 91 15 02 	lds	r24, 0x0215
     2c6:	90 91 16 02 	lds	r25, 0x0216
     2ca:	2f ef       	ldi	r18, 0xFF	; 255
     2cc:	8f 3f       	cpi	r24, 0xFF	; 255
     2ce:	92 07       	cpc	r25, r18
     2d0:	11 f1       	breq	.+68     	; 0x316 <task_I2CTWI+0xf4>
					  {
						I2CTWI_requestedDataReadyHandler(I2CTWI_requestID);
     2d2:	e0 91 00 01 	lds	r30, 0x0100
     2d6:	f0 91 01 01 	lds	r31, 0x0101
     2da:	1c c0       	rjmp	.+56     	; 0x314 <task_I2CTWI+0xf2>
// This function returns the last TWI State / Error State. It waits until
// TWI Module has completed last operation! 

uint8_t I2CTWI_getState(void)
  {
	while(I2CTWI_isBusy()); // Wait until TWI has completed the transmission.
     2dc:	80 91 bc 00 	lds	r24, 0x00BC
     2e0:	80 fd       	sbrc	r24, 0
     2e2:	fc cf       	rjmp	.-8      	; 0x2dc <task_I2CTWI+0xba>
	return (TWI_TWSR_state); // Return error state.
     2e4:	90 91 11 02 	lds	r25, 0x0211
			  }
		  }
		else 
		  {
			uint8_t errState = I2CTWI_getState();
			if(errState != 0) 
     2e8:	99 23       	and	r25, r25
     2ea:	a9 f0       	breq	.+42     	; 0x316 <task_I2CTWI+0xf4>
			  {
				TWI_operation = I2CTWI_NO_OPERATION;
     2ec:	10 92 17 02 	sts	0x0217, r1
				TWI_statusReg.lastTransOK = 1;
     2f0:	80 91 10 02 	lds	r24, 0x0210
     2f4:	81 60       	ori	r24, 0x01	; 1
     2f6:	80 93 10 02 	sts	0x0210, r24
				I2CTWI_request_adr = 0;
     2fa:	10 92 12 02 	sts	0x0212, r1
				I2CTWI_requestID = 0;
     2fe:	10 92 16 02 	sts	0x0216, r1
     302:	10 92 15 02 	sts	0x0215, r1
				I2CTWI_request_size = 0;
     306:	10 92 14 02 	sts	0x0214, r1
				I2CTWI_transmissionErrorHandler(errState);
     30a:	e0 91 02 01 	lds	r30, 0x0102
     30e:	f0 91 03 01 	lds	r31, 0x0103
     312:	89 2f       	mov	r24, r25
     314:	09 95       	icall
			  }
		  }
	  }
  }
     316:	0f 90       	pop	r0
     318:	cf 91       	pop	r28
     31a:	df 91       	pop	r29
     31c:	08 95       	ret

0000031e <I2CTWI_requestDataFromDevice>:
// Requests a number of Bytes from the target device. You need to set a requestID 
// to be able to identify the request after the data has been received and the 
// "requestedDataReady" event handler is called.

void I2CTWI_requestDataFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t numberOfBytes)
  {	
     31e:	ff 92       	push	r15
     320:	0f 93       	push	r16
     322:	1f 93       	push	r17
     324:	18 2f       	mov	r17, r24
     326:	06 2f       	mov	r16, r22
     328:	f4 2e       	mov	r15, r20
     32a:	02 c0       	rjmp	.+4      	; 0x330 <I2CTWI_requestDataFromDevice+0x12>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     32c:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     330:	80 91 bc 00 	lds	r24, 0x00BC
     334:	80 fd       	sbrc	r24, 0
     336:	fa cf       	rjmp	.-12     	; 0x32c <I2CTWI_requestDataFromDevice+0xe>
     338:	80 91 17 02 	lds	r24, 0x0217
     33c:	88 23       	and	r24, r24
     33e:	b1 f7       	brne	.-20     	; 0x32c <I2CTWI_requestDataFromDevice+0xe>
	TWI_operation = I2CTWI_REQUEST_BYTES;
     340:	82 e0       	ldi	r24, 0x02	; 2
     342:	80 93 17 02 	sts	0x0217, r24
	I2CTWI_request_adr = targetAdr;
     346:	10 93 12 02 	sts	0x0212, r17
	I2CTWI_requestID = (int16_t)requestID;
     34a:	00 93 15 02 	sts	0x0215, r16
     34e:	10 92 16 02 	sts	0x0216, r1
	I2CTWI_request_size = numberOfBytes;
     352:	f0 92 14 02 	sts	0x0214, r15
  }
     356:	1f 91       	pop	r17
     358:	0f 91       	pop	r16
     35a:	ff 90       	pop	r15
     35c:	08 95       	ret

0000035e <I2CTWI_requestRegisterFromDevice>:
// that has to be read and transmits the register number before! 
// This is neccessary for the reaction on interrupt requests of slave devices as this
// function is non-blocking and thus very well suited for calls directly from ISRs. 

void I2CTWI_requestRegisterFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t reg, uint8_t numberOfBytes)
  {	
     35e:	ef 92       	push	r14
     360:	ff 92       	push	r15
     362:	0f 93       	push	r16
     364:	1f 93       	push	r17
     366:	e8 2e       	mov	r14, r24
     368:	16 2f       	mov	r17, r22
     36a:	04 2f       	mov	r16, r20
     36c:	f2 2e       	mov	r15, r18
     36e:	02 c0       	rjmp	.+4      	; 0x374 <I2CTWI_requestRegisterFromDevice+0x16>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     370:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     374:	80 91 bc 00 	lds	r24, 0x00BC
     378:	80 fd       	sbrc	r24, 0
     37a:	fa cf       	rjmp	.-12     	; 0x370 <I2CTWI_requestRegisterFromDevice+0x12>
     37c:	80 91 17 02 	lds	r24, 0x0217
     380:	88 23       	and	r24, r24
     382:	b1 f7       	brne	.-20     	; 0x370 <I2CTWI_requestRegisterFromDevice+0x12>
	TWI_operation = I2CTWI_SEND_REGISTER;
     384:	81 e0       	ldi	r24, 0x01	; 1
     386:	80 93 17 02 	sts	0x0217, r24
	I2CTWI_requestID = (int16_t)requestID;
     38a:	10 93 15 02 	sts	0x0215, r17
     38e:	10 92 16 02 	sts	0x0216, r1
	I2CTWI_request_adr = targetAdr;
     392:	e0 92 12 02 	sts	0x0212, r14
	I2CTWI_request_reg = reg;
     396:	00 93 13 02 	sts	0x0213, r16
	I2CTWI_request_size = numberOfBytes;
     39a:	f0 92 14 02 	sts	0x0214, r15
  }
     39e:	1f 91       	pop	r17
     3a0:	0f 91       	pop	r16
     3a2:	ff 90       	pop	r15
     3a4:	ef 90       	pop	r14
     3a6:	08 95       	ret

000003a8 <I2CTWI_getReceivedData>:
// with the msgSize parameter.
// It does not make sense to use this function anywhere else as you 
// can not guarantee what is in the reception buffer...

void I2CTWI_getReceivedData(uint8_t *msg, uint8_t msgSize)
  {
     3a8:	9c 01       	movw	r18, r24
	while(I2CTWI_isBusy());
     3aa:	80 91 bc 00 	lds	r24, 0x00BC
     3ae:	80 fd       	sbrc	r24, 0
     3b0:	fc cf       	rjmp	.-8      	; 0x3aa <I2CTWI_getReceivedData+0x2>
	uint8_t i = 0;
	if(TWI_statusReg.lastTransOK)
     3b2:	80 91 10 02 	lds	r24, 0x0210
     3b6:	80 ff       	sbrs	r24, 0
     3b8:	0c c0       	rjmp	.+24     	; 0x3d2 <I2CTWI_getReceivedData+0x2a>
     3ba:	ea e2       	ldi	r30, 0x2A	; 42
     3bc:	f2 e0       	ldi	r31, 0x02	; 2
     3be:	d9 01       	movw	r26, r18
	  {
		for(; i < msgSize; i++)
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	6e 0f       	add	r22, r30
     3c4:	7f 1f       	adc	r23, r31
     3c6:	02 c0       	rjmp	.+4      	; 0x3cc <I2CTWI_getReceivedData+0x24>
		  {
			msg[i] = I2CTWI_recbuf[i+1];
     3c8:	81 91       	ld	r24, Z+
     3ca:	8d 93       	st	X+, r24
  {
	while(I2CTWI_isBusy());
	uint8_t i = 0;
	if(TWI_statusReg.lastTransOK)
	  {
		for(; i < msgSize; i++)
     3cc:	e6 17       	cp	r30, r22
     3ce:	f7 07       	cpc	r31, r23
     3d0:	d9 f7       	brne	.-10     	; 0x3c8 <I2CTWI_getReceivedData+0x20>
     3d2:	08 95       	ret

000003d4 <I2CTWI_getState>:
// This function returns the last TWI State / Error State. It waits until
// TWI Module has completed last operation! 

uint8_t I2CTWI_getState(void)
  {
	while(I2CTWI_isBusy()); // Wait until TWI has completed the transmission.
     3d4:	80 91 bc 00 	lds	r24, 0x00BC
     3d8:	80 fd       	sbrc	r24, 0
     3da:	fc cf       	rjmp	.-8      	; 0x3d4 <I2CTWI_getState>
	return (TWI_TWSR_state); // Return error state.
  }
     3dc:	80 91 11 02 	lds	r24, 0x0211
     3e0:	08 95       	ret

000003e2 <I2CTWI_readRegisters>:

// Reads "numberOfBytes" from "targetAdr" Register "reg" into "messageBuffer". 
// If the slave device supports auto increment, then it reads all subsequent registers of course! 

void I2CTWI_readRegisters(uint8_t targetAdr, uint8_t reg, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
     3e2:	ff 92       	push	r15
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	08 2f       	mov	r16, r24
     3ee:	f6 2e       	mov	r15, r22
     3f0:	ea 01       	movw	r28, r20
     3f2:	12 2f       	mov	r17, r18
     3f4:	02 c0       	rjmp	.+4      	; 0x3fa <I2CTWI_readRegisters+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     3f6:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     3fa:	80 91 bc 00 	lds	r24, 0x00BC
     3fe:	80 fd       	sbrc	r24, 0
     400:	fa cf       	rjmp	.-12     	; 0x3f6 <I2CTWI_readRegisters+0x14>
     402:	80 91 17 02 	lds	r24, 0x0217
     406:	88 23       	and	r24, r24
     408:	b1 f7       	brne	.-20     	; 0x3f6 <I2CTWI_readRegisters+0x14>
	TWI_operation = I2CTWI_SEND_REGISTER;
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	80 93 17 02 	sts	0x0217, r24
	I2CTWI_request_adr = targetAdr;
     410:	00 93 12 02 	sts	0x0212, r16
	I2CTWI_requestID = -1;
     414:	8f ef       	ldi	r24, 0xFF	; 255
     416:	9f ef       	ldi	r25, 0xFF	; 255
     418:	90 93 16 02 	sts	0x0216, r25
     41c:	80 93 15 02 	sts	0x0215, r24
	I2CTWI_request_reg = reg;
     420:	f0 92 13 02 	sts	0x0213, r15
	I2CTWI_request_size = numberOfBytes;
     424:	10 93 14 02 	sts	0x0214, r17
     428:	02 c0       	rjmp	.+4      	; 0x42e <I2CTWI_readRegisters+0x4c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     42a:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     42e:	80 91 bc 00 	lds	r24, 0x00BC
     432:	80 fd       	sbrc	r24, 0
     434:	fa cf       	rjmp	.-12     	; 0x42a <I2CTWI_readRegisters+0x48>
     436:	80 91 17 02 	lds	r24, 0x0217
     43a:	88 23       	and	r24, r24
     43c:	b1 f7       	brne	.-20     	; 0x42a <I2CTWI_readRegisters+0x48>
	if (TWI_statusReg.lastTransOK) 
     43e:	80 91 10 02 	lds	r24, 0x0210
     442:	80 ff       	sbrs	r24, 0
     444:	05 c0       	rjmp	.+10     	; 0x450 <I2CTWI_readRegisters+0x6e>
	  {
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
     446:	1f 5f       	subi	r17, 0xFF	; 255
     448:	ce 01       	movw	r24, r28
     44a:	61 2f       	mov	r22, r17
     44c:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <I2CTWI_getReceivedData>
	  }
  }
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	08 95       	ret

0000045c <I2CTWI_readBytes>:

// Same as readRegisters, but you need to make sure which register to read yourself - if there
// are any registers at all in your slave device.  

void I2CTWI_readBytes(uint8_t targetAdr, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
     45c:	ef 92       	push	r14
     45e:	ff 92       	push	r15
     460:	0f 93       	push	r16
     462:	1f 93       	push	r17
     464:	df 93       	push	r29
     466:	cf 93       	push	r28
     468:	0f 92       	push	r0
     46a:	cd b7       	in	r28, 0x3d	; 61
     46c:	de b7       	in	r29, 0x3e	; 62
     46e:	08 2f       	mov	r16, r24
     470:	7b 01       	movw	r14, r22
     472:	14 2f       	mov	r17, r20
     474:	02 c0       	rjmp	.+4      	; 0x47a <I2CTWI_readBytes+0x1e>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     476:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     47a:	80 91 bc 00 	lds	r24, 0x00BC
     47e:	80 fd       	sbrc	r24, 0
     480:	fa cf       	rjmp	.-12     	; 0x476 <I2CTWI_readBytes+0x1a>
     482:	80 91 17 02 	lds	r24, 0x0217
     486:	88 23       	and	r24, r24
     488:	b1 f7       	brne	.-20     	; 0x476 <I2CTWI_readBytes+0x1a>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     48a:	86 e9       	ldi	r24, 0x96	; 150
     48c:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     48e:	89 81       	ldd	r24, Y+1	; 0x01
     490:	81 50       	subi	r24, 0x01	; 1
     492:	89 83       	std	Y+1, r24	; 0x01
     494:	8f 5f       	subi	r24, 0xFF	; 255
     496:	d9 f7       	brne	.-10     	; 0x48e <I2CTWI_readBytes+0x32>

void I2CTWI_readBytes(uint8_t targetAdr, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_operation = I2CTWI_REQUEST_BYTES;
     498:	82 e0       	ldi	r24, 0x02	; 2
     49a:	80 93 17 02 	sts	0x0217, r24
	I2CTWI_request_adr = targetAdr;
     49e:	00 93 12 02 	sts	0x0212, r16
	I2CTWI_requestID = -1;
     4a2:	8f ef       	ldi	r24, 0xFF	; 255
     4a4:	9f ef       	ldi	r25, 0xFF	; 255
     4a6:	90 93 16 02 	sts	0x0216, r25
     4aa:	80 93 15 02 	sts	0x0215, r24
	I2CTWI_request_size = numberOfBytes;
     4ae:	10 93 14 02 	sts	0x0214, r17
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <I2CTWI_readBytes+0x5c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     4b4:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     4b8:	80 91 bc 00 	lds	r24, 0x00BC
     4bc:	80 fd       	sbrc	r24, 0
     4be:	fa cf       	rjmp	.-12     	; 0x4b4 <I2CTWI_readBytes+0x58>
     4c0:	80 91 17 02 	lds	r24, 0x0217
     4c4:	88 23       	and	r24, r24
     4c6:	b1 f7       	brne	.-20     	; 0x4b4 <I2CTWI_readBytes+0x58>
	if (TWI_statusReg.lastTransOK)
     4c8:	80 91 10 02 	lds	r24, 0x0210
     4cc:	80 ff       	sbrs	r24, 0
     4ce:	05 c0       	rjmp	.+10     	; 0x4da <I2CTWI_readBytes+0x7e>
	  { 
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
     4d0:	1f 5f       	subi	r17, 0xFF	; 255
     4d2:	c7 01       	movw	r24, r14
     4d4:	61 2f       	mov	r22, r17
     4d6:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <I2CTWI_getReceivedData>
	  }
  }
     4da:	0f 90       	pop	r0
     4dc:	cf 91       	pop	r28
     4de:	df 91       	pop	r29
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	ff 90       	pop	r15
     4e6:	ef 90       	pop	r14
     4e8:	08 95       	ret

000004ea <I2CTWI_readByte>:


// Reads a single byte from the slave device. 

uint8_t I2CTWI_readByte(uint8_t targetAdr)
  {
     4ea:	1f 93       	push	r17
     4ec:	df 93       	push	r29
     4ee:	cf 93       	push	r28
     4f0:	0f 92       	push	r0
     4f2:	cd b7       	in	r28, 0x3d	; 61
     4f4:	de b7       	in	r29, 0x3e	; 62
     4f6:	18 2f       	mov	r17, r24
     4f8:	02 c0       	rjmp	.+4      	; 0x4fe <I2CTWI_readByte+0x14>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     4fa:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     4fe:	80 91 bc 00 	lds	r24, 0x00BC
     502:	80 fd       	sbrc	r24, 0
     504:	fa cf       	rjmp	.-12     	; 0x4fa <I2CTWI_readByte+0x10>
     506:	80 91 17 02 	lds	r24, 0x0217
     50a:	88 23       	and	r24, r24
     50c:	b1 f7       	brne	.-20     	; 0x4fa <I2CTWI_readByte+0x10>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     50e:	86 e9       	ldi	r24, 0x96	; 150
     510:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     512:	89 81       	ldd	r24, Y+1	; 0x01
     514:	81 50       	subi	r24, 0x01	; 1
     516:	89 83       	std	Y+1, r24	; 0x01
     518:	8f 5f       	subi	r24, 0xFF	; 255
     51a:	d9 f7       	brne	.-10     	; 0x512 <I2CTWI_readByte+0x28>

uint8_t I2CTWI_readByte(uint8_t targetAdr)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_operation = I2CTWI_REQUEST_BYTES;
     51c:	82 e0       	ldi	r24, 0x02	; 2
     51e:	80 93 17 02 	sts	0x0217, r24
	I2CTWI_request_adr = targetAdr;
     522:	10 93 12 02 	sts	0x0212, r17
	I2CTWI_requestID = -1;
     526:	8f ef       	ldi	r24, 0xFF	; 255
     528:	9f ef       	ldi	r25, 0xFF	; 255
     52a:	90 93 16 02 	sts	0x0216, r25
     52e:	80 93 15 02 	sts	0x0215, r24
	I2CTWI_request_size = 1;
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	80 93 14 02 	sts	0x0214, r24
     538:	02 c0       	rjmp	.+4      	; 0x53e <I2CTWI_readByte+0x54>
	while(TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     53a:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     53e:	80 91 17 02 	lds	r24, 0x0217
     542:	88 23       	and	r24, r24
     544:	d1 f7       	brne	.-12     	; 0x53a <I2CTWI_readByte+0x50>
	if (TWI_statusReg.lastTransOK)
     546:	80 91 10 02 	lds	r24, 0x0210
     54a:	80 fd       	sbrc	r24, 0
     54c:	02 c0       	rjmp	.+4      	; 0x552 <I2CTWI_readByte+0x68>
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	02 c0       	rjmp	.+4      	; 0x556 <I2CTWI_readByte+0x6c>
	  {
		return I2CTWI_recbuf[1];
     552:	80 91 2a 02 	lds	r24, 0x022A
	  }
	else
	  {
		return 0;
	  }
  }
     556:	0f 90       	pop	r0
     558:	cf 91       	pop	r28
     55a:	df 91       	pop	r29
     55c:	1f 91       	pop	r17
     55e:	08 95       	ret

00000560 <I2CTWI_transmitByte>:
// it does NOT wait until this transmission is finished! 
// This allows you to perform other things while the transmission is 
// in progress! 

void I2CTWI_transmitByte(uint8_t targetAdr, uint8_t data)
  {
     560:	0f 93       	push	r16
     562:	1f 93       	push	r17
     564:	df 93       	push	r29
     566:	cf 93       	push	r28
     568:	0f 92       	push	r0
     56a:	cd b7       	in	r28, 0x3d	; 61
     56c:	de b7       	in	r29, 0x3e	; 62
     56e:	18 2f       	mov	r17, r24
     570:	06 2f       	mov	r16, r22
     572:	02 c0       	rjmp	.+4      	; 0x578 <I2CTWI_transmitByte+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     574:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     578:	80 91 bc 00 	lds	r24, 0x00BC
     57c:	80 fd       	sbrc	r24, 0
     57e:	fa cf       	rjmp	.-12     	; 0x574 <I2CTWI_transmitByte+0x14>
     580:	80 91 17 02 	lds	r24, 0x0217
     584:	88 23       	and	r24, r24
     586:	b1 f7       	brne	.-20     	; 0x574 <I2CTWI_transmitByte+0x14>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     588:	86 e9       	ldi	r24, 0x96	; 150
     58a:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     58c:	89 81       	ldd	r24, Y+1	; 0x01
     58e:	81 50       	subi	r24, 0x01	; 1
     590:	89 83       	std	Y+1, r24	; 0x01
     592:	8f 5f       	subi	r24, 0xFF	; 255
     594:	d9 f7       	brne	.-10     	; 0x58c <I2CTWI_transmitByte+0x2c>

void I2CTWI_transmitByte(uint8_t targetAdr, uint8_t data)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 2;
     596:	82 e0       	ldi	r24, 0x02	; 2
     598:	80 93 59 02 	sts	0x0259, r24
	I2CTWI_buf[0] = targetAdr;
     59c:	10 93 19 02 	sts	0x0219, r17
	I2CTWI_buf[1] = data;
     5a0:	00 93 1a 02 	sts	0x021A, r16
	TWI_statusReg.all = 0;
     5a4:	10 92 10 02 	sts	0x0210, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     5a8:	85 ea       	ldi	r24, 0xA5	; 165
     5aa:	80 93 bc 00 	sts	0x00BC, r24
  }
     5ae:	0f 90       	pop	r0
     5b0:	cf 91       	pop	r28
     5b2:	df 91       	pop	r29
     5b4:	1f 91       	pop	r17
     5b6:	0f 91       	pop	r16
     5b8:	08 95       	ret

000005ba <I2CTWI_transmit2Bytes>:

// This is just the same as transmitByte, but you can pass 2 Bytes to
// this function which are then transferred. 

void I2CTWI_transmit2Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2)
  {
     5ba:	ff 92       	push	r15
     5bc:	0f 93       	push	r16
     5be:	1f 93       	push	r17
     5c0:	df 93       	push	r29
     5c2:	cf 93       	push	r28
     5c4:	0f 92       	push	r0
     5c6:	cd b7       	in	r28, 0x3d	; 61
     5c8:	de b7       	in	r29, 0x3e	; 62
     5ca:	18 2f       	mov	r17, r24
     5cc:	06 2f       	mov	r16, r22
     5ce:	f4 2e       	mov	r15, r20
     5d0:	02 c0       	rjmp	.+4      	; 0x5d6 <I2CTWI_transmit2Bytes+0x1c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     5d2:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     5d6:	80 91 bc 00 	lds	r24, 0x00BC
     5da:	80 fd       	sbrc	r24, 0
     5dc:	fa cf       	rjmp	.-12     	; 0x5d2 <I2CTWI_transmit2Bytes+0x18>
     5de:	80 91 17 02 	lds	r24, 0x0217
     5e2:	88 23       	and	r24, r24
     5e4:	b1 f7       	brne	.-20     	; 0x5d2 <I2CTWI_transmit2Bytes+0x18>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     5e6:	86 e9       	ldi	r24, 0x96	; 150
     5e8:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     5ea:	89 81       	ldd	r24, Y+1	; 0x01
     5ec:	81 50       	subi	r24, 0x01	; 1
     5ee:	89 83       	std	Y+1, r24	; 0x01
     5f0:	8f 5f       	subi	r24, 0xFF	; 255
     5f2:	d9 f7       	brne	.-10     	; 0x5ea <I2CTWI_transmit2Bytes+0x30>

void I2CTWI_transmit2Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 3;
     5f4:	83 e0       	ldi	r24, 0x03	; 3
     5f6:	80 93 59 02 	sts	0x0259, r24
	I2CTWI_buf[0] = targetAdr;
     5fa:	10 93 19 02 	sts	0x0219, r17
	I2CTWI_buf[1] = data1;
     5fe:	00 93 1a 02 	sts	0x021A, r16
	I2CTWI_buf[2] = data2;
     602:	f0 92 1b 02 	sts	0x021B, r15
	TWI_statusReg.all = 0;
     606:	10 92 10 02 	sts	0x0210, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     60a:	85 ea       	ldi	r24, 0xA5	; 165
     60c:	80 93 bc 00 	sts	0x00BC, r24
  }
     610:	0f 90       	pop	r0
     612:	cf 91       	pop	r28
     614:	df 91       	pop	r29
     616:	1f 91       	pop	r17
     618:	0f 91       	pop	r16
     61a:	ff 90       	pop	r15
     61c:	08 95       	ret

0000061e <I2CTWI_transmit3Bytes>:


// Transmits 3 Bytes to the slave.

void I2CTWI_transmit3Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3)
  {
     61e:	ef 92       	push	r14
     620:	ff 92       	push	r15
     622:	0f 93       	push	r16
     624:	1f 93       	push	r17
     626:	df 93       	push	r29
     628:	cf 93       	push	r28
     62a:	0f 92       	push	r0
     62c:	cd b7       	in	r28, 0x3d	; 61
     62e:	de b7       	in	r29, 0x3e	; 62
     630:	18 2f       	mov	r17, r24
     632:	06 2f       	mov	r16, r22
     634:	f4 2e       	mov	r15, r20
     636:	e2 2e       	mov	r14, r18
     638:	02 c0       	rjmp	.+4      	; 0x63e <I2CTWI_transmit3Bytes+0x20>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     63a:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     63e:	80 91 bc 00 	lds	r24, 0x00BC
     642:	80 fd       	sbrc	r24, 0
     644:	fa cf       	rjmp	.-12     	; 0x63a <I2CTWI_transmit3Bytes+0x1c>
     646:	80 91 17 02 	lds	r24, 0x0217
     64a:	88 23       	and	r24, r24
     64c:	b1 f7       	brne	.-20     	; 0x63a <I2CTWI_transmit3Bytes+0x1c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     64e:	86 e9       	ldi	r24, 0x96	; 150
     650:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     652:	89 81       	ldd	r24, Y+1	; 0x01
     654:	81 50       	subi	r24, 0x01	; 1
     656:	89 83       	std	Y+1, r24	; 0x01
     658:	8f 5f       	subi	r24, 0xFF	; 255
     65a:	d9 f7       	brne	.-10     	; 0x652 <I2CTWI_transmit3Bytes+0x34>

void I2CTWI_transmit3Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 4;
     65c:	84 e0       	ldi	r24, 0x04	; 4
     65e:	80 93 59 02 	sts	0x0259, r24
	I2CTWI_buf[0] = targetAdr;
     662:	10 93 19 02 	sts	0x0219, r17
	I2CTWI_buf[1] = data1;
     666:	00 93 1a 02 	sts	0x021A, r16
	I2CTWI_buf[2] = data2;
     66a:	f0 92 1b 02 	sts	0x021B, r15
	I2CTWI_buf[3] = data3;
     66e:	e0 92 1c 02 	sts	0x021C, r14
	TWI_statusReg.all = 0;
     672:	10 92 10 02 	sts	0x0210, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     676:	85 ea       	ldi	r24, 0xA5	; 165
     678:	80 93 bc 00 	sts	0x00BC, r24
  }
     67c:	0f 90       	pop	r0
     67e:	cf 91       	pop	r28
     680:	df 91       	pop	r29
     682:	1f 91       	pop	r17
     684:	0f 91       	pop	r16
     686:	ff 90       	pop	r15
     688:	ef 90       	pop	r14
     68a:	08 95       	ret

0000068c <I2CTWI_transmit4Bytes>:


// Transmits 4 Bytes to the slave.

void I2CTWI_transmit4Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
  {
     68c:	df 92       	push	r13
     68e:	ef 92       	push	r14
     690:	ff 92       	push	r15
     692:	0f 93       	push	r16
     694:	1f 93       	push	r17
     696:	df 93       	push	r29
     698:	cf 93       	push	r28
     69a:	0f 92       	push	r0
     69c:	cd b7       	in	r28, 0x3d	; 61
     69e:	de b7       	in	r29, 0x3e	; 62
     6a0:	18 2f       	mov	r17, r24
     6a2:	f6 2e       	mov	r15, r22
     6a4:	e4 2e       	mov	r14, r20
     6a6:	d2 2e       	mov	r13, r18
     6a8:	02 c0       	rjmp	.+4      	; 0x6ae <I2CTWI_transmit4Bytes+0x22>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     6aa:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     6ae:	80 91 bc 00 	lds	r24, 0x00BC
     6b2:	80 fd       	sbrc	r24, 0
     6b4:	fa cf       	rjmp	.-12     	; 0x6aa <I2CTWI_transmit4Bytes+0x1e>
     6b6:	80 91 17 02 	lds	r24, 0x0217
     6ba:	88 23       	and	r24, r24
     6bc:	b1 f7       	brne	.-20     	; 0x6aa <I2CTWI_transmit4Bytes+0x1e>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     6be:	86 e9       	ldi	r24, 0x96	; 150
     6c0:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     6c2:	89 81       	ldd	r24, Y+1	; 0x01
     6c4:	81 50       	subi	r24, 0x01	; 1
     6c6:	89 83       	std	Y+1, r24	; 0x01
     6c8:	8f 5f       	subi	r24, 0xFF	; 255
     6ca:	d9 f7       	brne	.-10     	; 0x6c2 <I2CTWI_transmit4Bytes+0x36>

void I2CTWI_transmit4Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 5;
     6cc:	85 e0       	ldi	r24, 0x05	; 5
     6ce:	80 93 59 02 	sts	0x0259, r24
	I2CTWI_buf[0] = targetAdr;
     6d2:	10 93 19 02 	sts	0x0219, r17
	I2CTWI_buf[1] = data1;
     6d6:	f0 92 1a 02 	sts	0x021A, r15
	I2CTWI_buf[2] = data2;
     6da:	e0 92 1b 02 	sts	0x021B, r14
	I2CTWI_buf[3] = data3;
     6de:	d0 92 1c 02 	sts	0x021C, r13
	I2CTWI_buf[4] = data4;
     6e2:	00 93 1d 02 	sts	0x021D, r16
	TWI_statusReg.all = 0;
     6e6:	10 92 10 02 	sts	0x0210, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     6ea:	85 ea       	ldi	r24, 0xA5	; 165
     6ec:	80 93 bc 00 	sts	0x00BC, r24
  }
     6f0:	0f 90       	pop	r0
     6f2:	cf 91       	pop	r28
     6f4:	df 91       	pop	r29
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	08 95       	ret

00000702 <I2CTWI_transmitBytes>:

// Transmits "numberOfBytes" Bytes to the Slave device. The Bytes need to be
// in the Buffer "msg". Otherwise it is just the same as the other transmit functions.

void I2CTWI_transmitBytes(uint8_t targetAdr, uint8_t *msg, uint8_t numberOfBytes)
  {
     702:	ef 92       	push	r14
     704:	ff 92       	push	r15
     706:	0f 93       	push	r16
     708:	1f 93       	push	r17
     70a:	df 93       	push	r29
     70c:	cf 93       	push	r28
     70e:	0f 92       	push	r0
     710:	cd b7       	in	r28, 0x3d	; 61
     712:	de b7       	in	r29, 0x3e	; 62
     714:	08 2f       	mov	r16, r24
     716:	f6 2e       	mov	r15, r22
     718:	e7 2e       	mov	r14, r23
     71a:	14 2f       	mov	r17, r20
     71c:	02 c0       	rjmp	.+4      	; 0x722 <I2CTWI_transmitBytes+0x20>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     71e:	0e 94 11 01 	call	0x222	; 0x222 <task_I2CTWI>
     722:	80 91 bc 00 	lds	r24, 0x00BC
     726:	80 fd       	sbrc	r24, 0
     728:	fa cf       	rjmp	.-12     	; 0x71e <I2CTWI_transmitBytes+0x1c>
     72a:	80 91 17 02 	lds	r24, 0x0217
     72e:	88 23       	and	r24, r24
     730:	b1 f7       	brne	.-20     	; 0x71e <I2CTWI_transmitBytes+0x1c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     732:	86 e9       	ldi	r24, 0x96	; 150
     734:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     736:	89 81       	ldd	r24, Y+1	; 0x01
     738:	81 50       	subi	r24, 0x01	; 1
     73a:	89 83       	std	Y+1, r24	; 0x01
     73c:	8f 5f       	subi	r24, 0xFF	; 255
     73e:	d9 f7       	brne	.-10     	; 0x736 <I2CTWI_transmitBytes+0x34>

void I2CTWI_transmitBytes(uint8_t targetAdr, uint8_t *msg, uint8_t numberOfBytes)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	numberOfBytes++; 
     740:	41 2f       	mov	r20, r17
     742:	4f 5f       	subi	r20, 0xFF	; 255
	TWI_msgSize = numberOfBytes;
     744:	40 93 59 02 	sts	0x0259, r20
	I2CTWI_buf[0]  = targetAdr;
     748:	00 93 19 02 	sts	0x0219, r16
     74c:	aa e1       	ldi	r26, 0x1A	; 26
     74e:	b2 e0       	ldi	r27, 0x02	; 2
     750:	8f 2d       	mov	r24, r15
     752:	9e 2d       	mov	r25, r14
     754:	9c 01       	movw	r18, r24
     756:	f9 01       	movw	r30, r18
     758:	02 c0       	rjmp	.+4      	; 0x75e <I2CTWI_transmitBytes+0x5c>
	uint8_t i = 0;
	for(; i < numberOfBytes; i++)
		I2CTWI_buf[i+1] = msg[i];
     75a:	81 91       	ld	r24, Z+
     75c:	8d 93       	st	X+, r24
	I2CTWI_delay();
	numberOfBytes++; 
	TWI_msgSize = numberOfBytes;
	I2CTWI_buf[0]  = targetAdr;
	uint8_t i = 0;
	for(; i < numberOfBytes; i++)
     75e:	8e 2f       	mov	r24, r30
     760:	8f 19       	sub	r24, r15
     762:	84 17       	cp	r24, r20
     764:	d0 f3       	brcs	.-12     	; 0x75a <I2CTWI_transmitBytes+0x58>
		I2CTWI_buf[i+1] = msg[i];
	TWI_statusReg.all = 0;
     766:	10 92 10 02 	sts	0x0210, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     76a:	85 ea       	ldi	r24, 0xA5	; 165
     76c:	80 93 bc 00 	sts	0x00BC, r24
  }
     770:	0f 90       	pop	r0
     772:	cf 91       	pop	r28
     774:	df 91       	pop	r29
     776:	1f 91       	pop	r17
     778:	0f 91       	pop	r16
     77a:	ff 90       	pop	r15
     77c:	ef 90       	pop	r14
     77e:	08 95       	ret

00000780 <__vector_26>:


//TWI ISR
 
ISR (TWI_vect)
  {
     780:	1f 92       	push	r1
     782:	0f 92       	push	r0
     784:	0f b6       	in	r0, 0x3f	; 63
     786:	0f 92       	push	r0
     788:	11 24       	eor	r1, r1
     78a:	2f 93       	push	r18
     78c:	3f 93       	push	r19
     78e:	8f 93       	push	r24
     790:	9f 93       	push	r25
     792:	ef 93       	push	r30
     794:	ff 93       	push	r31
	static uint8_t TWI_bufPos = 0;
	switch (TWSR)
     796:	80 91 b9 00 	lds	r24, 0x00B9
     79a:	88 32       	cpi	r24, 0x28	; 40
     79c:	d1 f0       	breq	.+52     	; 0x7d2 <__vector_26+0x52>
     79e:	89 32       	cpi	r24, 0x29	; 41
     7a0:	40 f4       	brcc	.+16     	; 0x7b2 <__vector_26+0x32>
     7a2:	80 31       	cpi	r24, 0x10	; 16
     7a4:	a1 f0       	breq	.+40     	; 0x7ce <__vector_26+0x4e>
     7a6:	88 31       	cpi	r24, 0x18	; 24
     7a8:	a1 f0       	breq	.+40     	; 0x7d2 <__vector_26+0x52>
     7aa:	88 30       	cpi	r24, 0x08	; 8
     7ac:	09 f0       	breq	.+2      	; 0x7b0 <__vector_26+0x30>
     7ae:	50 c0       	rjmp	.+160    	; 0x850 <__vector_26+0xd0>
     7b0:	0e c0       	rjmp	.+28     	; 0x7ce <__vector_26+0x4e>
     7b2:	80 34       	cpi	r24, 0x40	; 64
     7b4:	59 f1       	breq	.+86     	; 0x80c <__vector_26+0x8c>
     7b6:	81 34       	cpi	r24, 0x41	; 65
     7b8:	20 f4       	brcc	.+8      	; 0x7c2 <__vector_26+0x42>
     7ba:	88 33       	cpi	r24, 0x38	; 56
     7bc:	09 f0       	breq	.+2      	; 0x7c0 <__vector_26+0x40>
     7be:	48 c0       	rjmp	.+144    	; 0x850 <__vector_26+0xd0>
     7c0:	41 c0       	rjmp	.+130    	; 0x844 <__vector_26+0xc4>
     7c2:	80 35       	cpi	r24, 0x50	; 80
     7c4:	b9 f0       	breq	.+46     	; 0x7f4 <__vector_26+0x74>
     7c6:	88 35       	cpi	r24, 0x58	; 88
     7c8:	09 f0       	breq	.+2      	; 0x7cc <__vector_26+0x4c>
     7ca:	42 c0       	rjmp	.+132    	; 0x850 <__vector_26+0xd0>
     7cc:	2d c0       	rjmp	.+90     	; 0x828 <__vector_26+0xa8>
	  {
		case TWI_START:             // START has been transmitted  
		case TWI_REP_START:         // Repeated START has been transmitted
		  TWI_bufPos = 0;           // Set buffer pointer to the TWI Address location
     7ce:	10 92 18 02 	sts	0x0218, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been transmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been transmitted and ACK received
		  if (TWI_bufPos < TWI_msgSize) {
     7d2:	90 91 18 02 	lds	r25, 0x0218
     7d6:	80 91 59 02 	lds	r24, 0x0259
     7da:	98 17       	cp	r25, r24
     7dc:	68 f5       	brcc	.+90     	; 0x838 <__vector_26+0xb8>
			TWDR = I2CTWI_buf[TWI_bufPos++];
     7de:	e9 2f       	mov	r30, r25
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	e7 5e       	subi	r30, 0xE7	; 231
     7e4:	fd 4f       	sbci	r31, 0xFD	; 253
     7e6:	80 81       	ld	r24, Z
     7e8:	80 93 bb 00 	sts	0x00BB, r24
     7ec:	9f 5f       	subi	r25, 0xFF	; 255
     7ee:	90 93 18 02 	sts	0x0218, r25
     7f2:	18 c0       	rjmp	.+48     	; 0x824 <__vector_26+0xa4>
				   (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				   (0<<TWWC);                                 //
		  }
		  break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK transmitted
		  I2CTWI_recbuf[TWI_bufPos++] = TWDR;
     7f4:	80 91 18 02 	lds	r24, 0x0218
     7f8:	90 91 bb 00 	lds	r25, 0x00BB
     7fc:	e8 2f       	mov	r30, r24
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	e7 5d       	subi	r30, 0xD7	; 215
     802:	fd 4f       	sbci	r31, 0xFD	; 253
     804:	90 83       	st	Z, r25
     806:	8f 5f       	subi	r24, 0xFF	; 255
     808:	80 93 18 02 	sts	0x0218, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been transmitted and ACK received
		  if (TWI_bufPos < (TWI_msgSize-1) ) {                 // Detect the last byte to NACK it.
     80c:	20 91 18 02 	lds	r18, 0x0218
     810:	30 e0       	ldi	r19, 0x00	; 0
     812:	80 91 59 02 	lds	r24, 0x0259
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	01 97       	sbiw	r24, 0x01	; 1
     81a:	28 17       	cp	r18, r24
     81c:	39 07       	cpc	r19, r25
     81e:	14 f4       	brge	.+4      	; 0x824 <__vector_26+0xa4>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     820:	85 ec       	ldi	r24, 0xC5	; 197
     822:	1b c0       	rjmp	.+54     	; 0x85a <__vector_26+0xda>
				   (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
				   (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
				   (0<<TWWC);                                 //  
		  } else {                   // Send NACK after next reception
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     824:	85 e8       	ldi	r24, 0x85	; 133
     826:	19 c0       	rjmp	.+50     	; 0x85a <__vector_26+0xda>
				   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
				   (0<<TWWC);                                 // 
		  }    
		  break; 
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK transmitted
		  I2CTWI_recbuf[TWI_bufPos] = TWDR;
     828:	80 91 bb 00 	lds	r24, 0x00BB
     82c:	e0 91 18 02 	lds	r30, 0x0218
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	e7 5d       	subi	r30, 0xD7	; 215
     834:	fd 4f       	sbci	r31, 0xFD	; 253
     836:	80 83       	st	Z, r24
		  TWI_statusReg.lastTransOK = 1;                 	// Set status bits to completed successfully. 		 
     838:	80 91 10 02 	lds	r24, 0x0210
     83c:	81 60       	ori	r24, 0x01	; 1
     83e:	80 93 10 02 	sts	0x0210, r24
     842:	0a c0       	rjmp	.+20     	; 0x858 <__vector_26+0xd8>
				 (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				 (0<<TWWC);                                 //
		  break;      
		case TWI_ARB_LOST:          // Arbitration lost
		  TWI_TWSR_state = TWSR;  							// Store TWSR 	
     844:	80 91 b9 00 	lds	r24, 0x00B9
     848:	80 93 11 02 	sts	0x0211, r24
		  TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     84c:	85 ea       	ldi	r24, 0xA5	; 165
     84e:	05 c0       	rjmp	.+10     	; 0x85a <__vector_26+0xda>
				 (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
				 (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
				 (0<<TWWC);                                 //
		  break;
		default:     
		  TWI_TWSR_state = TWSR;                     		// Store TWSR 					
     850:	80 91 b9 00 	lds	r24, 0x00B9
     854:	80 93 11 02 	sts	0x0211, r24
		  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     858:	84 e9       	ldi	r24, 0x94	; 148
     85a:	80 93 bc 00 	sts	0x00BC, r24
				 (0<<TWIE)|(1<<TWINT)|                      // Disable Interupt
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // No Signal requests
				 (0<<TWWC); 
		break;
	}
  }
     85e:	ff 91       	pop	r31
     860:	ef 91       	pop	r30
     862:	9f 91       	pop	r25
     864:	8f 91       	pop	r24
     866:	3f 91       	pop	r19
     868:	2f 91       	pop	r18
     86a:	0f 90       	pop	r0
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	0f 90       	pop	r0
     870:	1f 90       	pop	r1
     872:	18 95       	reti

00000874 <updateStatusLEDs>:
	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 MHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(1<<SPR1);
     874:	83 e5       	ldi	r24, 0x53	; 83
     876:	8c bd       	out	0x2c, r24	; 44

	// Write byte to shift register, transmission automatically start 
	SPDR = statusLEDs.byte;			
     878:	80 91 60 02 	lds	r24, 0x0260
     87c:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF))); 
     87e:	0d b4       	in	r0, 0x2d	; 45
     880:	07 fe       	sbrs	r0, 7
     882:	fd cf       	rjmp	.-6      	; 0x87e <updateStatusLEDs+0xa>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
     884:	1c bc       	out	0x2c, r1	; 44
	PORTB  |= 01000000;				// pull up sck 
     886:	85 b1       	in	r24, 0x05	; 5
     888:	85 b9       	out	0x05, r24	; 5
	PORTB  |= MISO;					// Enable STRB 	
     88a:	2e 9a       	sbi	0x05, 6	; 5
     88c:	80 e0       	ldi	r24, 0x00	; 0
     88e:	90 e0       	ldi	r25, 0x00	; 0
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
	{asm(" nop");}					// Short time delay 
     890:	00 00       	nop
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
	PORTB  |= 01000000;				// pull up sck 
	PORTB  |= MISO;					// Enable STRB 	
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
     892:	01 96       	adiw	r24, 0x01	; 1
     894:	21 e0       	ldi	r18, 0x01	; 1
     896:	8c 32       	cpi	r24, 0x2C	; 44
     898:	92 07       	cpc	r25, r18
     89a:	d1 f7       	brne	.-12     	; 0x890 <updateStatusLEDs+0x1c>
	{asm(" nop");}					// Short time delay 


	PORTB  &= ~MISO;				// Disable STRB
     89c:	2e 98       	cbi	0x05, 6	; 5
	
  }
     89e:	08 95       	ret

000008a0 <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
     8a0:	0f 93       	push	r16
     8a2:	1f 93       	push	r17
     8a4:	00 e0       	ldi	r16, 0x00	; 0
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
     8a6:	80 91 60 02 	lds	r24, 0x0260
     8aa:	81 60       	ori	r24, 0x01	; 1
     8ac:	80 93 60 02 	sts	0x0260, r24
     8b0:	10 e0       	ldi	r17, 0x00	; 0
     8b2:	0b c0       	rjmp	.+22     	; 0x8ca <StartUp_Ledblinking+0x2a>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     8b4:	10 92 b2 02 	sts	0x02B2, r1
     8b8:	10 92 b1 02 	sts	0x02B1, r1
     8bc:	80 91 b1 02 	lds	r24, 0x02B1
     8c0:	90 91 b2 02 	lds	r25, 0x02B2
     8c4:	0a 97       	sbiw	r24, 0x0a	; 10
     8c6:	d0 f3       	brcs	.-12     	; 0x8bc <StartUp_Ledblinking+0x1c>
     8c8:	02 c0       	rjmp	.+4      	; 0x8ce <StartUp_Ledblinking+0x2e>
     8ca:	24 e6       	ldi	r18, 0x64	; 100
     8cc:	30 e0       	ldi	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     8ce:	21 50       	subi	r18, 0x01	; 1
     8d0:	30 40       	sbci	r19, 0x00	; 0
     8d2:	8f ef       	ldi	r24, 0xFF	; 255
     8d4:	2f 3f       	cpi	r18, 0xFF	; 255
     8d6:	38 07       	cpc	r19, r24
     8d8:	69 f7       	brne	.-38     	; 0x8b4 <StartUp_Ledblinking+0x14>
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
		  {	
			mSleep(100);			//delay 100ms 
			updateStatusLEDs();		//update de leds (write to shift register)
     8da:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
     8de:	80 91 60 02 	lds	r24, 0x0260
     8e2:	88 0f       	add	r24, r24
     8e4:	80 93 60 02 	sts	0x0260, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
     8e8:	1f 5f       	subi	r17, 0xFF	; 255
     8ea:	16 30       	cpi	r17, 0x06	; 6
     8ec:	71 f7       	brne	.-36     	; 0x8ca <StartUp_Ledblinking+0x2a>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
     8ee:	0f 5f       	subi	r16, 0xFF	; 255
     8f0:	03 30       	cpi	r16, 0x03	; 3
     8f2:	c9 f6       	brne	.-78     	; 0x8a6 <StartUp_Ledblinking+0x6>
			updateStatusLEDs();		//update de leds (write to shift register)
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
		  }
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
     8f4:	8f e3       	ldi	r24, 0x3F	; 63
     8f6:	80 93 60 02 	sts	0x0260, r24
	updateStatusLEDs();				//update de leds (write to shift register)
     8fa:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
     8fe:	24 ef       	ldi	r18, 0xF4	; 244
     900:	31 e0       	ldi	r19, 0x01	; 1
     902:	0a c0       	rjmp	.+20     	; 0x918 <StartUp_Ledblinking+0x78>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     904:	10 92 b2 02 	sts	0x02B2, r1
     908:	10 92 b1 02 	sts	0x02B1, r1
     90c:	80 91 b1 02 	lds	r24, 0x02B1
     910:	90 91 b2 02 	lds	r25, 0x02B2
     914:	0a 97       	sbiw	r24, 0x0a	; 10
     916:	d0 f3       	brcs	.-12     	; 0x90c <StartUp_Ledblinking+0x6c>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     918:	21 50       	subi	r18, 0x01	; 1
     91a:	30 40       	sbci	r19, 0x00	; 0
     91c:	8f ef       	ldi	r24, 0xFF	; 255
     91e:	2f 3f       	cpi	r18, 0xFF	; 255
     920:	38 07       	cpc	r19, r24
     922:	81 f7       	brne	.-32     	; 0x904 <StartUp_Ledblinking+0x64>
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
	updateStatusLEDs();				//update de leds (write to shift register)
	mSleep(500);					//delay 500ms
	statusLEDs.byte = 0b00000000;   //All leds off 
     924:	10 92 60 02 	sts	0x0260, r1
	updateStatusLEDs();				//Update de leds (write to shift register)
     928:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
 }
     92c:	1f 91       	pop	r17
     92e:	0f 91       	pop	r16
     930:	08 95       	ret

00000932 <LedOnOff>:

void LedOnOff (uint8_t led)
	{
		statusLEDs.byte = (uint8_t) led; 	//read data as byte
     932:	80 93 60 02 	sts	0x0260, r24
		updateStatusLEDs();					//Update de leds (write to shift register)
     936:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
	//	mSleep(2000);					//wait for 2 sec else the leds are not visible. 
	//	statusLEDs.byte = 0b00000000;		//All leds off
	//	updateStatusLEDs();					//Update de leds (write to shift register)
	}
     93a:	08 95       	ret

0000093c <ADC_Init>:
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     93c:	80 e2       	ldi	r24, 0x20	; 32
     93e:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     942:	84 ee       	ldi	r24, 0xE4	; 228
     944:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     948:	10 92 7b 00 	sts	0x007B, r1
  }
     94c:	08 95       	ret

0000094e <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
  	ADCL = 0;	// Reset ADCL
     94e:	10 92 78 00 	sts	0x0078, r1
	ADCH = 0;	// Reset ADCH
     952:	10 92 79 00 	sts	0x0079, r1
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     956:	90 91 7c 00 	lds	r25, 0x007C
     95a:	90 72       	andi	r25, 0x20	; 32
     95c:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= Channel;	// Set Channel 
     960:	90 91 7c 00 	lds	r25, 0x007C
     964:	98 2b       	or	r25, r24
     966:	90 93 7c 00 	sts	0x007C, r25
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	90 e0       	ldi	r25, 0x00	; 0
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
	{asm(" nop");}					// Short time delay 
     96e:	00 00       	nop
	ADCH = 0;	// Reset ADCH
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
     970:	01 96       	adiw	r24, 0x01	; 1
     972:	21 e0       	ldi	r18, 0x01	; 1
     974:	8c 32       	cpi	r24, 0x2C	; 44
     976:	92 07       	cpc	r25, r18
     978:	d1 f7       	brne	.-12     	; 0x96e <ADC_Conversion+0x20>
	{asm(" nop");}					// Short time delay 
	
	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     97a:	80 91 7a 00 	lds	r24, 0x007A
     97e:	80 64       	ori	r24, 0x40	; 64
     980:	80 93 7a 00 	sts	0x007A, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     984:	80 91 7a 00 	lds	r24, 0x007A
     988:	84 ff       	sbrs	r24, 4
     98a:	fc cf       	rjmp	.-8      	; 0x984 <ADC_Conversion+0x36>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     98c:	80 91 7a 00 	lds	r24, 0x007A
     990:	80 61       	ori	r24, 0x10	; 16
     992:	80 93 7a 00 	sts	0x007A, r24
	
	return ADCH;					//Return the measured value 
     996:	80 91 79 00 	lds	r24, 0x0079
  }
     99a:	08 95       	ret

0000099c <GetADCValue_BatteryVoltage>:

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_BatteryVoltage (void)
  {
	return ADC_Conversion(0);
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	0e 94 a7 04 	call	0x94e	; 0x94e <ADC_Conversion>
  }
     9a2:	08 95       	ret

000009a4 <GetADCValue_Temprature>:

// This function retrun 1 byte Temprature ADC Value
unsigned char GetADCValue_Temprature (void)
  {
	return ADC_Conversion(3) * 1.6;
     9a4:	83 e0       	ldi	r24, 0x03	; 3
     9a6:	0e 94 a7 04 	call	0x94e	; 0x94e <ADC_Conversion>
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	aa 27       	eor	r26, r26
     9ae:	97 fd       	sbrc	r25, 7
     9b0:	a0 95       	com	r26
     9b2:	ba 2f       	mov	r27, r26
     9b4:	bc 01       	movw	r22, r24
     9b6:	cd 01       	movw	r24, r26
     9b8:	0e 94 3b 0b 	call	0x1676	; 0x1676 <__floatsisf>
     9bc:	2d ec       	ldi	r18, 0xCD	; 205
     9be:	3c ec       	ldi	r19, 0xCC	; 204
     9c0:	4c ec       	ldi	r20, 0xCC	; 204
     9c2:	5f e3       	ldi	r21, 0x3F	; 63
     9c4:	0e 94 11 0a 	call	0x1422	; 0x1422 <__mulsf3>
     9c8:	0e 94 3b 08 	call	0x1076	; 0x1076 <__fixunssfsi>
     9cc:	dc 01       	movw	r26, r24
     9ce:	cb 01       	movw	r24, r22
  }
     9d0:	08 95       	ret

000009d2 <GetADCValue_LDR1>:

// This function retrun 1 byte LDR1 ADC Value
unsigned char GetADCValue_LDR1 (void)
  {
	return ADC_Conversion(1);
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	0e 94 a7 04 	call	0x94e	; 0x94e <ADC_Conversion>
  }
     9d8:	08 95       	ret

000009da <GetADCValue_LDR2>:

// This function retrun 1 byte LDR2 ADC Value
unsigned char GetADCValue_LDR2 (void)
  {
	return ADC_Conversion(2);
     9da:	82 e0       	ldi	r24, 0x02	; 2
     9dc:	0e 94 a7 04 	call	0x94e	; 0x94e <ADC_Conversion>
  }
     9e0:	08 95       	ret

000009e2 <initACS>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
void initACS (void)/* BS ** Niet de zelfde stijl, ACS_Init*/
  {
	  // Initialize Timer 0 -  PWM ACS
	  TCCR0A =   (0 << WGM00)  | (1 << WGM01) 		//CTC MODE 
     9e2:	82 e5       	ldi	r24, 0x52	; 82
     9e4:	84 bd       	out	0x24, r24	; 36
    		  |  (1 << COM0A0) | (0 << COM0A1)		//OC2A OFF
			  |  (1 << COM0B0) | (0 << COM0B1);		//OC2B OFF 
	
	  TCCR0B = (0 << WGM02) |  (0 << CS02)  | (1 << CS01) | (0 << CS00);	//PRESCALER 1 
     9e6:	82 e0       	ldi	r24, 0x02	; 2
     9e8:	85 bd       	out	0x25, r24	; 37
			
  	  OCR0A  = 34;	//	20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     9ea:	82 e2       	ldi	r24, 0x22	; 34
     9ec:	87 bd       	out	0x27, r24	; 39
	  OCR0B  = 34;	//  20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     9ee:	88 bd       	out	0x28, r24	; 40
  } 
     9f0:	08 95       	ret

000009f2 <ACS_Check_Left>:

char ACS_Check_Left(void) // BS Commentaar?
  {
	acs_detect_timeout=0;
     9f2:	10 92 8a 02 	sts	0x028A, r1
     9f6:	10 92 89 02 	sts	0x0289, r1
	acs_event_counter=0;
     9fa:	10 92 8b 02 	sts	0x028B, r1
	ACS_L_CLEAR;
     9fe:	47 98       	cbi	0x08, 7	; 8
     a00:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<20; i++)
		{	
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     a02:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     a04:	32 e4       	ldi	r19, 0x42	; 66
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     a06:	42 e0       	ldi	r20, 0x02	; 2
	ACS_L_CLEAR;

	for (char i=0; i<20; i++)
		{	
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     a08:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     a0a:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     a0c:	10 92 b2 02 	sts	0x02B2, r1
     a10:	10 92 b1 02 	sts	0x02B1, r1
     a14:	80 91 b1 02 	lds	r24, 0x02B1
     a18:	90 91 b2 02 	lds	r25, 0x02B2
     a1c:	44 97       	sbiw	r24, 0x14	; 20
     a1e:	d0 f3       	brcs	.-12     	; 0xa14 <ACS_Check_Left+0x22>
		{	
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     a20:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     a22:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     a24:	10 92 b2 02 	sts	0x02B2, r1
     a28:	10 92 b1 02 	sts	0x02B1, r1
     a2c:	80 91 b1 02 	lds	r24, 0x02B1
     a30:	90 91 b2 02 	lds	r25, 0x02B2
     a34:	44 97       	sbiw	r24, 0x14	; 20
     a36:	d0 f3       	brcs	.-12     	; 0xa2c <ACS_Check_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<20; i++)
     a38:	2f 5f       	subi	r18, 0xFF	; 255
     a3a:	24 31       	cpi	r18, 0x14	; 20
     a3c:	29 f7       	brne	.-54     	; 0xa08 <ACS_Check_Left+0x16>
     a3e:	20 e0       	ldi	r18, 0x00	; 0
     a40:	30 e0       	ldi	r19, 0x00	; 0
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     a42:	80 91 8b 02 	lds	r24, 0x028B
     a46:	84 30       	cpi	r24, 0x04	; 4
     a48:	70 f0       	brcs	.+28     	; 0xa66 <ACS_Check_Left+0x74>
     a4a:	30 93 8a 02 	sts	0x028A, r19
     a4e:	20 93 89 02 	sts	0x0289, r18
			{	
			  
			  statusLEDs.LED11 = true;
     a52:	80 91 60 02 	lds	r24, 0x0260
     a56:	88 60       	ori	r24, 0x08	; 8
     a58:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     a5c:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_L_SET;
     a60:	47 9a       	sbi	0x08, 7	; 8
     a62:	81 e0       	ldi	r24, 0x01	; 1
     a64:	08 95       	ret
			  return 1;
     a66:	2f 5f       	subi	r18, 0xFF	; 255
     a68:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     a6a:	c9 01       	movw	r24, r18
     a6c:	01 97       	sbiw	r24, 0x01	; 1
     a6e:	40 97       	sbiw	r24, 0x10	; 16
     a70:	40 f3       	brcs	.-48     	; 0xa42 <ACS_Check_Left+0x50>
     a72:	30 93 8a 02 	sts	0x028A, r19
     a76:	20 93 89 02 	sts	0x0289, r18
			{
			  statusLEDs.LED11 = false;
     a7a:	80 91 60 02 	lds	r24, 0x0260
     a7e:	87 7f       	andi	r24, 0xF7	; 247
     a80:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     a84:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_L_SET;
     a88:	47 9a       	sbi	0x08, 7	; 8
     a8a:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     a8c:	08 95       	ret

00000a8e <ACS_Check_Front_Left>:

char ACS_Check_Front_Left(void) // BS  Commentaar?
  {
	acs_detect_timeout=0;
     a8e:	10 92 8a 02 	sts	0x028A, r1
     a92:	10 92 89 02 	sts	0x0289, r1
	acs_event_counter=0;
     a96:	10 92 8b 02 	sts	0x028B, r1
	ACS_LF_CLEAR;
     a9a:	46 98       	cbi	0x08, 6	; 8
     a9c:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     a9e:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     aa0:	32 e4       	ldi	r19, 0x42	; 66
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     aa2:	42 e0       	ldi	r20, 0x02	; 2
	ACS_LF_CLEAR;

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     aa4:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     aa6:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     aa8:	10 92 b2 02 	sts	0x02B2, r1
     aac:	10 92 b1 02 	sts	0x02B1, r1
     ab0:	80 91 b1 02 	lds	r24, 0x02B1
     ab4:	90 91 b2 02 	lds	r25, 0x02B2
     ab8:	44 97       	sbiw	r24, 0x14	; 20
     aba:	d0 f3       	brcs	.-12     	; 0xab0 <ACS_Check_Front_Left+0x22>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     abc:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     abe:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     ac0:	10 92 b2 02 	sts	0x02B2, r1
     ac4:	10 92 b1 02 	sts	0x02B1, r1
     ac8:	80 91 b1 02 	lds	r24, 0x02B1
     acc:	90 91 b2 02 	lds	r25, 0x02B2
     ad0:	44 97       	sbiw	r24, 0x14	; 20
     ad2:	d0 f3       	brcs	.-12     	; 0xac8 <ACS_Check_Front_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<20; i++)
     ad4:	2f 5f       	subi	r18, 0xFF	; 255
     ad6:	24 31       	cpi	r18, 0x14	; 20
     ad8:	29 f7       	brne	.-54     	; 0xaa4 <ACS_Check_Front_Left+0x16>
     ada:	20 e0       	ldi	r18, 0x00	; 0
     adc:	30 e0       	ldi	r19, 0x00	; 0
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     ade:	80 91 8b 02 	lds	r24, 0x028B
     ae2:	84 30       	cpi	r24, 0x04	; 4
     ae4:	70 f0       	brcs	.+28     	; 0xb02 <ACS_Check_Front_Left+0x74>
     ae6:	30 93 8a 02 	sts	0x028A, r19
     aea:	20 93 89 02 	sts	0x0289, r18
			{	
			  
			  statusLEDs.LED10 = true;
     aee:	80 91 60 02 	lds	r24, 0x0260
     af2:	84 60       	ori	r24, 0x04	; 4
     af4:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     af8:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_LF_SET;
     afc:	46 9a       	sbi	0x08, 6	; 8
     afe:	81 e0       	ldi	r24, 0x01	; 1
     b00:	08 95       	ret
			  return 1;
     b02:	2f 5f       	subi	r18, 0xFF	; 255
     b04:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     b06:	c9 01       	movw	r24, r18
     b08:	01 97       	sbiw	r24, 0x01	; 1
     b0a:	40 97       	sbiw	r24, 0x10	; 16
     b0c:	40 f3       	brcs	.-48     	; 0xade <ACS_Check_Front_Left+0x50>
     b0e:	30 93 8a 02 	sts	0x028A, r19
     b12:	20 93 89 02 	sts	0x0289, r18
			{
			  statusLEDs.LED10 = false;
     b16:	80 91 60 02 	lds	r24, 0x0260
     b1a:	8b 7f       	andi	r24, 0xFB	; 251
     b1c:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     b20:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_LF_SET;
     b24:	46 9a       	sbi	0x08, 6	; 8
     b26:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     b28:	08 95       	ret

00000b2a <ACS_Check_Right>:

char ACS_Check_Right(void)// BS  Commentaar ?
  {
	acs_detect_timeout=0;
     b2a:	10 92 8a 02 	sts	0x028A, r1
     b2e:	10 92 89 02 	sts	0x0289, r1
	acs_event_counter=0;
     b32:	10 92 8b 02 	sts	0x028B, r1
	ACS_R_CLEAR;
     b36:	5e 98       	cbi	0x0b, 6	; 11
     b38:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     b3a:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     b3c:	32 e4       	ldi	r19, 0x42	; 66
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
     b3e:	42 e0       	ldi	r20, 0x02	; 2
	ACS_R_CLEAR;

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     b40:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     b42:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     b44:	10 92 b2 02 	sts	0x02B2, r1
     b48:	10 92 b1 02 	sts	0x02B1, r1
     b4c:	80 91 b1 02 	lds	r24, 0x02B1
     b50:	90 91 b2 02 	lds	r25, 0x02B2
     b54:	44 97       	sbiw	r24, 0x14	; 20
     b56:	d0 f3       	brcs	.-12     	; 0xb4c <ACS_Check_Right+0x22>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
     b58:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);//1
     b5a:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     b5c:	10 92 b2 02 	sts	0x02B2, r1
     b60:	10 92 b1 02 	sts	0x02B1, r1
     b64:	80 91 b1 02 	lds	r24, 0x02B1
     b68:	90 91 b2 02 	lds	r25, 0x02B2
     b6c:	44 97       	sbiw	r24, 0x14	; 20
     b6e:	d0 f3       	brcs	.-12     	; 0xb64 <ACS_Check_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<20; i++)
     b70:	2f 5f       	subi	r18, 0xFF	; 255
     b72:	24 31       	cpi	r18, 0x14	; 20
     b74:	29 f7       	brne	.-54     	; 0xb40 <ACS_Check_Right+0x16>
     b76:	20 e0       	ldi	r18, 0x00	; 0
     b78:	30 e0       	ldi	r19, 0x00	; 0
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 4)  // receive min. 5 pulses (object)
     b7a:	80 91 8b 02 	lds	r24, 0x028B
     b7e:	85 30       	cpi	r24, 0x05	; 5
     b80:	70 f0       	brcs	.+28     	; 0xb9e <ACS_Check_Right+0x74>
     b82:	30 93 8a 02 	sts	0x028A, r19
     b86:	20 93 89 02 	sts	0x0289, r18
			{	
			  
			  statusLEDs.LED9 = true;
     b8a:	80 91 60 02 	lds	r24, 0x0260
     b8e:	82 60       	ori	r24, 0x02	; 2
     b90:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();
     b94:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_R_SET;	
     b98:	5e 9a       	sbi	0x0b, 6	; 11
     b9a:	81 e0       	ldi	r24, 0x01	; 1
     b9c:	08 95       	ret
			  return 1;
     b9e:	2f 5f       	subi	r18, 0xFF	; 255
     ba0:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     ba2:	c9 01       	movw	r24, r18
     ba4:	01 97       	sbiw	r24, 0x01	; 1
     ba6:	40 97       	sbiw	r24, 0x10	; 16
     ba8:	40 f3       	brcs	.-48     	; 0xb7a <ACS_Check_Right+0x50>
     baa:	30 93 8a 02 	sts	0x028A, r19
     bae:	20 93 89 02 	sts	0x0289, r18
			{
			  statusLEDs.LED9 = false;
     bb2:	80 91 60 02 	lds	r24, 0x0260
     bb6:	8d 7f       	andi	r24, 0xFD	; 253
     bb8:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     bbc:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_R_SET;
     bc0:	5e 9a       	sbi	0x0b, 6	; 11
     bc2:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}

  }
     bc4:	08 95       	ret

00000bc6 <ACS_Check_Front_Right>:

char ACS_Check_Front_Right(void)// BS  Commentaar ?
  {
	acs_detect_timeout=0;
     bc6:	10 92 8a 02 	sts	0x028A, r1
     bca:	10 92 89 02 	sts	0x0289, r1
	acs_event_counter=0;
     bce:	10 92 8b 02 	sts	0x028B, r1
	ACS_RF_CLEAR;
     bd2:	5d 98       	cbi	0x0b, 5	; 11
     bd4:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     bd6:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     bd8:	32 e4       	ldi	r19, 0x42	; 66
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
     bda:	42 e0       	ldi	r20, 0x02	; 2
	ACS_RF_CLEAR;

	for (char i=0; i<20; i++)
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     bdc:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     bde:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     be0:	10 92 b2 02 	sts	0x02B2, r1
     be4:	10 92 b1 02 	sts	0x02B1, r1
     be8:	80 91 b1 02 	lds	r24, 0x02B1
     bec:	90 91 b2 02 	lds	r25, 0x02B2
     bf0:	44 97       	sbiw	r24, 0x14	; 20
     bf2:	d0 f3       	brcs	.-12     	; 0xbe8 <ACS_Check_Front_Right+0x22>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(20);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
     bf4:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);//1
     bf6:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     bf8:	10 92 b2 02 	sts	0x02B2, r1
     bfc:	10 92 b1 02 	sts	0x02B1, r1
     c00:	80 91 b1 02 	lds	r24, 0x02B1
     c04:	90 91 b2 02 	lds	r25, 0x02B2
     c08:	44 97       	sbiw	r24, 0x14	; 20
     c0a:	d0 f3       	brcs	.-12     	; 0xc00 <ACS_Check_Front_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<20; i++)
     c0c:	2f 5f       	subi	r18, 0xFF	; 255
     c0e:	24 31       	cpi	r18, 0x14	; 20
     c10:	29 f7       	brne	.-54     	; 0xbdc <ACS_Check_Front_Right+0x16>
     c12:	20 e0       	ldi	r18, 0x00	; 0
     c14:	30 e0       	ldi	r19, 0x00	; 0
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 4)  // receive min. 5 pulses (object)
     c16:	80 91 8b 02 	lds	r24, 0x028B
     c1a:	85 30       	cpi	r24, 0x05	; 5
     c1c:	70 f0       	brcs	.+28     	; 0xc3a <ACS_Check_Front_Right+0x74>
     c1e:	30 93 8a 02 	sts	0x028A, r19
     c22:	20 93 89 02 	sts	0x0289, r18
			{	
			  
			  statusLEDs.LED8 = true;
     c26:	80 91 60 02 	lds	r24, 0x0260
     c2a:	81 60       	ori	r24, 0x01	; 1
     c2c:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();
     c30:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_RF_SET;	
     c34:	5d 9a       	sbi	0x0b, 5	; 11
     c36:	81 e0       	ldi	r24, 0x01	; 1
     c38:	08 95       	ret
			  return 1;
     c3a:	2f 5f       	subi	r18, 0xFF	; 255
     c3c:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     c3e:	c9 01       	movw	r24, r18
     c40:	01 97       	sbiw	r24, 0x01	; 1
     c42:	40 97       	sbiw	r24, 0x10	; 16
     c44:	40 f3       	brcs	.-48     	; 0xc16 <ACS_Check_Front_Right+0x50>
     c46:	30 93 8a 02 	sts	0x028A, r19
     c4a:	20 93 89 02 	sts	0x0289, r18
			{
			  statusLEDs.LED8 = false;
     c4e:	80 91 60 02 	lds	r24, 0x0260
     c52:	8e 7f       	andi	r24, 0xFE	; 254
     c54:	80 93 60 02 	sts	0x0260, r24
			  updateStatusLEDs();	
     c58:	0e 94 3a 04 	call	0x874	; 0x874 <updateStatusLEDs>
			  ACS_RF_SET;
     c5c:	5d 9a       	sbi	0x0b, 5	; 11
     c5e:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}

  }
     c60:	08 95       	ret

00000c62 <__vector_3>:

ISR (INT2_vect)
  {
     c62:	1f 92       	push	r1
     c64:	0f 92       	push	r0
     c66:	0f b6       	in	r0, 0x3f	; 63
     c68:	0f 92       	push	r0
     c6a:	11 24       	eor	r1, r1
     c6c:	8f 93       	push	r24
		acs_event_counter++;		// Signal received(+1) 
     c6e:	80 91 8b 02 	lds	r24, 0x028B
     c72:	8f 5f       	subi	r24, 0xFF	; 255
     c74:	80 93 8b 02 	sts	0x028B, r24
  }
     c78:	8f 91       	pop	r24
     c7a:	0f 90       	pop	r0
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	0f 90       	pop	r0
     c80:	1f 90       	pop	r1
     c82:	18 95       	reti

00000c84 <PCI_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
	PCICR |= (1<<PCIE3)|(1<<PCIE2)|(1<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
     c84:	e8 e6       	ldi	r30, 0x68	; 104
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	8e 60       	ori	r24, 0x0E	; 14
     c8c:	80 83       	st	Z, r24
	PCIFR |= (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register
     c8e:	8b b3       	in	r24, 0x1b	; 27
     c90:	8b bb       	out	0x1b, r24	; 27

	// Pin Change Mask Register 0
	PCMSK0 |= (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
     c92:	eb e6       	ldi	r30, 0x6B	; 107
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	80 83       	st	Z, r24
	// Pin Change Mask Register 1
	PCMSK1 |= (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(1<<PCINT9) |(1<<PCINT8);
     c9a:	ec e6       	ldi	r30, 0x6C	; 108
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	83 60       	ori	r24, 0x03	; 3
     ca2:	80 83       	st	Z, r24
	// Pin Change Mask Register 2
	PCMSK2 |= (0<<PCINT23)|(0<<PCINT22)|(0<<PCINT21)|(0<<PCINT20)|(0<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
     ca4:	ed e6       	ldi	r30, 0x6D	; 109
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	80 83       	st	Z, r24
	// Pin Change Mask Register 3
	PCMSK3 |= (1<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(0<<PCINT27)|(0<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
     cac:	e3 e7       	ldi	r30, 0x73	; 115
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	80 68       	ori	r24, 0x80	; 128
     cb4:	80 83       	st	Z, r24
  }
     cb6:	08 95       	ret

00000cb8 <__vector_4>:


// Interrupt PCINT0..7
ISR(PCINT0_vect)
  {
     cb8:	1f 92       	push	r1
     cba:	0f 92       	push	r0
     cbc:	0f b6       	in	r0, 0x3f	; 63
     cbe:	0f 92       	push	r0
     cc0:	11 24       	eor	r1, r1
     cc2:	8f 93       	push	r24
	acs_event_counter++; /* BS ** Commentaar ?*/
     cc4:	80 91 8b 02 	lds	r24, 0x028B
     cc8:	8f 5f       	subi	r24, 0xFF	; 255
     cca:	80 93 8b 02 	sts	0x028B, r24
  }
     cce:	8f 91       	pop	r24
     cd0:	0f 90       	pop	r0
     cd2:	0f be       	out	0x3f, r0	; 63
     cd4:	0f 90       	pop	r0
     cd6:	1f 90       	pop	r1
     cd8:	18 95       	reti

00000cda <get_bumper_left>:


char get_bumper_left (void) /* BS ** Commentaar ?*/
  {
  	if (BUMPER_SWITCH2)
     cda:	83 b1       	in	r24, 0x03	; 3
     cdc:	86 95       	lsr	r24
     cde:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}

  }
     ce0:	81 70       	andi	r24, 0x01	; 1
     ce2:	08 95       	ret

00000ce4 <get_bumper_right>:

char get_bumper_right (void) /* BS ** Commentaar ?*/
  {
   	if (BUMPER_SWITCH1)
     ce4:	83 b1       	in	r24, 0x03	; 3
     ce6:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}
  }
     ce8:	81 70       	andi	r24, 0x01	; 1
     cea:	08 95       	ret

00000cec <__vector_5>:


// Interrupt PCINT8..15
INTERRUPT(PCINT1_vect)
  {
     cec:	78 94       	sei
     cee:	1f 92       	push	r1
     cf0:	0f 92       	push	r0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	0f 92       	push	r0
     cf6:	11 24       	eor	r1, r1
     cf8:	2f 93       	push	r18
     cfa:	3f 93       	push	r19
     cfc:	4f 93       	push	r20
     cfe:	5f 93       	push	r21
     d00:	8f 93       	push	r24
     d02:	9f 93       	push	r25
 	if(BUMPER_SWITCH1) 	// If bumper switch 1 pressed
     d04:	18 99       	sbic	0x03, 0	; 3
     d06:	29 c0       	rjmp	.+82     	; 0xd5a <__vector_5+0x6e>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     d08:	80 91 a0 02 	lds	r24, 0x02A0
     d0c:	20 91 a3 02 	lds	r18, 0x02A3
     d10:	30 91 a4 02 	lds	r19, 0x02A4
     d14:	48 2f       	mov	r20, r24
     d16:	50 e0       	ldi	r21, 0x00	; 0
     d18:	56 95       	lsr	r21
     d1a:	47 95       	ror	r20
     d1c:	40 95       	com	r20
     d1e:	50 95       	com	r21
     d20:	41 70       	andi	r20, 0x01	; 1
     d22:	50 70       	andi	r21, 0x00	; 0
     d24:	80 e0       	ldi	r24, 0x00	; 0
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	25 31       	cpi	r18, 0x15	; 21
     d2a:	31 05       	cpc	r19, r1
     d2c:	10 f0       	brcs	.+4      	; 0xd32 <__vector_5+0x46>
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	48 2b       	or	r20, r24
     d34:	59 2b       	or	r21, r25
     d36:	80 91 5a 02 	lds	r24, 0x025A
     d3a:	91 e0       	ldi	r25, 0x01	; 1
     d3c:	89 27       	eor	r24, r25
     d3e:	84 23       	and	r24, r20
     d40:	69 f1       	breq	.+90     	; 0xd9c <__vector_5+0xb0>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     d42:	10 92 a4 02 	sts	0x02A4, r1
     d46:	10 92 a3 02 	sts	0x02A3, r1
		  	startStopwatch2();			// Start the stopwatch
     d4a:	80 91 a0 02 	lds	r24, 0x02A0
     d4e:	82 60       	ori	r24, 0x02	; 2
     d50:	80 93 a0 02 	sts	0x02A0, r24
			Bumper1_WasPressed = true;	// Set boolean Button was pressed 
     d54:	90 93 5a 02 	sts	0x025A, r25
     d58:	21 c0       	rjmp	.+66     	; 0xd9c <__vector_5+0xb0>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     d5a:	20 91 a0 02 	lds	r18, 0x02A0
     d5e:	80 91 a3 02 	lds	r24, 0x02A3
     d62:	90 91 a4 02 	lds	r25, 0x02A4
     d66:	26 95       	lsr	r18
     d68:	20 95       	com	r18
     d6a:	21 70       	andi	r18, 0x01	; 1
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	45 97       	sbiw	r24, 0x15	; 21
     d70:	08 f0       	brcs	.+2      	; 0xd74 <__vector_5+0x88>
     d72:	31 e0       	ldi	r19, 0x01	; 1
     d74:	23 2b       	or	r18, r19
     d76:	30 e0       	ldi	r19, 0x00	; 0
     d78:	80 91 5a 02 	lds	r24, 0x025A
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	28 23       	and	r18, r24
     d80:	39 23       	and	r19, r25
     d82:	23 2b       	or	r18, r19
     d84:	59 f0       	breq	.+22     	; 0xd9c <__vector_5+0xb0>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     d86:	10 92 a4 02 	sts	0x02A4, r1
     d8a:	10 92 a3 02 	sts	0x02A3, r1
		  	startStopwatch2();			// Start the stopwatch
     d8e:	80 91 a0 02 	lds	r24, 0x02A0
     d92:	82 60       	ori	r24, 0x02	; 2
     d94:	80 93 a0 02 	sts	0x02A0, r24
			Bumper1_WasPressed = false;	// Set boolean Button was pressed 
     d98:	10 92 5a 02 	sts	0x025A, r1
			// Progressing...... 
	 		//USART0_WriteString("Bumper Switch 1 Unpressed \r\n");
		  }	 
	  }	// END Of BUMPER 1

	if(BUMPER_SWITCH2) 	// If bumper switch 1 pressed
     d9c:	19 99       	sbic	0x03, 1	; 3
     d9e:	2b c0       	rjmp	.+86     	; 0xdf6 <__vector_5+0x10a>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     da0:	80 91 a0 02 	lds	r24, 0x02A0
     da4:	20 91 a5 02 	lds	r18, 0x02A5
     da8:	30 91 a6 02 	lds	r19, 0x02A6
     dac:	48 2f       	mov	r20, r24
     dae:	50 e0       	ldi	r21, 0x00	; 0
     db0:	56 95       	lsr	r21
     db2:	47 95       	ror	r20
     db4:	56 95       	lsr	r21
     db6:	47 95       	ror	r20
     db8:	40 95       	com	r20
     dba:	50 95       	com	r21
     dbc:	41 70       	andi	r20, 0x01	; 1
     dbe:	50 70       	andi	r21, 0x00	; 0
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	25 31       	cpi	r18, 0x15	; 21
     dc6:	31 05       	cpc	r19, r1
     dc8:	10 f0       	brcs	.+4      	; 0xdce <__vector_5+0xe2>
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	48 2b       	or	r20, r24
     dd0:	59 2b       	or	r21, r25
     dd2:	80 91 5b 02 	lds	r24, 0x025B
     dd6:	91 e0       	ldi	r25, 0x01	; 1
     dd8:	89 27       	eor	r24, r25
     dda:	84 23       	and	r24, r20
     ddc:	71 f1       	breq	.+92     	; 0xe3a <__vector_5+0x14e>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     dde:	10 92 a6 02 	sts	0x02A6, r1
     de2:	10 92 a5 02 	sts	0x02A5, r1
		  	startStopwatch3();			// Start the stopwatch
     de6:	80 91 a0 02 	lds	r24, 0x02A0
     dea:	84 60       	ori	r24, 0x04	; 4
     dec:	80 93 a0 02 	sts	0x02A0, r24
			Bumper2_WasPressed = true;	// Set boolean Button was pressed 
     df0:	90 93 5b 02 	sts	0x025B, r25
     df4:	22 c0       	rjmp	.+68     	; 0xe3a <__vector_5+0x14e>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     df6:	20 91 a0 02 	lds	r18, 0x02A0
     dfa:	80 91 a5 02 	lds	r24, 0x02A5
     dfe:	90 91 a6 02 	lds	r25, 0x02A6
     e02:	26 95       	lsr	r18
     e04:	26 95       	lsr	r18
     e06:	20 95       	com	r18
     e08:	21 70       	andi	r18, 0x01	; 1
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	45 97       	sbiw	r24, 0x15	; 21
     e0e:	08 f0       	brcs	.+2      	; 0xe12 <__vector_5+0x126>
     e10:	31 e0       	ldi	r19, 0x01	; 1
     e12:	23 2b       	or	r18, r19
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	80 91 5b 02 	lds	r24, 0x025B
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	28 23       	and	r18, r24
     e1e:	39 23       	and	r19, r25
     e20:	23 2b       	or	r18, r19
     e22:	59 f0       	breq	.+22     	; 0xe3a <__vector_5+0x14e>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     e24:	10 92 a6 02 	sts	0x02A6, r1
     e28:	10 92 a5 02 	sts	0x02A5, r1
		  	startStopwatch3();			// Start the stopwatch
     e2c:	80 91 a0 02 	lds	r24, 0x02A0
     e30:	84 60       	ori	r24, 0x04	; 4
     e32:	80 93 a0 02 	sts	0x02A0, r24
			Bumper2_WasPressed = false;	// Set boolean Button was pressed 
     e36:	10 92 5b 02 	sts	0x025B, r1
			// Progressing...... 
	 		//USART0_WriteString("Bumper Switch 2 Unpressed \r\n");
		  }	 
	  }	// END Of BUMPER 2

  }
     e3a:	9f 91       	pop	r25
     e3c:	8f 91       	pop	r24
     e3e:	5f 91       	pop	r21
     e40:	4f 91       	pop	r20
     e42:	3f 91       	pop	r19
     e44:	2f 91       	pop	r18
     e46:	0f 90       	pop	r0
     e48:	0f be       	out	0x3f, r0	; 63
     e4a:	0f 90       	pop	r0
     e4c:	1f 90       	pop	r1
     e4e:	18 95       	reti

00000e50 <__vector_6>:

// Interrupt PCINT16..23
ISR(PCINT2_vect)
  {
     e50:	1f 92       	push	r1
     e52:	0f 92       	push	r0
     e54:	0f b6       	in	r0, 0x3f	; 63
     e56:	0f 92       	push	r0
     e58:	11 24       	eor	r1, r1

  }
     e5a:	0f 90       	pop	r0
     e5c:	0f be       	out	0x3f, r0	; 63
     e5e:	0f 90       	pop	r0
     e60:	1f 90       	pop	r1
     e62:	18 95       	reti

00000e64 <I2C_InterruptEventHandler_DUMMY>:

//When an interrupt occurs on PD7, the I2C slave has new data,
//When dis happend, this function handles the interrupt.  
void I2C_InterruptEventHandler_DUMMY(){}
     e64:	08 95       	ret

00000e66 <I2C_setInterruptEventHandler>:
static void (*I2C_InterruptEventHandler)() = I2C_InterruptEventHandler_DUMMY;
void I2C_setInterruptEventHandler(void (*I2C_InterruptHandler)())
  {
	I2C_InterruptEventHandler = I2C_InterruptHandler;
     e66:	90 93 05 01 	sts	0x0105, r25
     e6a:	80 93 04 01 	sts	0x0104, r24
  }
     e6e:	08 95       	ret

00000e70 <__vector_7>:


// Interrupt PCINT24..31
ISR(PCINT3_vect)
  {
     e70:	1f 92       	push	r1
     e72:	0f 92       	push	r0
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	0f 92       	push	r0
     e78:	11 24       	eor	r1, r1
     e7a:	2f 93       	push	r18
     e7c:	3f 93       	push	r19
     e7e:	4f 93       	push	r20
     e80:	5f 93       	push	r21
     e82:	6f 93       	push	r22
     e84:	7f 93       	push	r23
     e86:	8f 93       	push	r24
     e88:	9f 93       	push	r25
     e8a:	af 93       	push	r26
     e8c:	bf 93       	push	r27
     e8e:	ef 93       	push	r30
     e90:	ff 93       	push	r31
    // this code will be called anytime that PCINT31 switches 
    // (hi to lo, or lo to hi)
	// Only on the postive flank we want to call the I2C_interrupteventhandler
  	if( PIND & (1<< PIND7) )				//Check if PD7 (PCINT31) is high 
     e92:	4f 9b       	sbis	0x09, 7	; 9
     e94:	05 c0       	rjmp	.+10     	; 0xea0 <__vector_7+0x30>
  	  { 
		I2C_InterruptEventHandler();		// Call I2C_InterruptEventHandler 
     e96:	e0 91 04 01 	lds	r30, 0x0104
     e9a:	f0 91 05 01 	lds	r31, 0x0105
     e9e:	09 95       	icall
  	  }
  }
     ea0:	ff 91       	pop	r31
     ea2:	ef 91       	pop	r30
     ea4:	bf 91       	pop	r27
     ea6:	af 91       	pop	r26
     ea8:	9f 91       	pop	r25
     eaa:	8f 91       	pop	r24
     eac:	7f 91       	pop	r23
     eae:	6f 91       	pop	r22
     eb0:	5f 91       	pop	r21
     eb2:	4f 91       	pop	r20
     eb4:	3f 91       	pop	r19
     eb6:	2f 91       	pop	r18
     eb8:	0f 90       	pop	r0
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	0f 90       	pop	r0
     ebe:	1f 90       	pop	r1
     ec0:	18 95       	reti

00000ec2 <Timer1_Init>:

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     ec2:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     ec6:	8a e0       	ldi	r24, 0x0A	; 10
     ec8:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
     ecc:	89 ef       	ldi	r24, 0xF9	; 249
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	90 93 89 00 	sts	0x0089, r25
     ed4:	80 93 88 00 	sts	0x0088, r24
  }
     ed8:	08 95       	ret

00000eda <Timer1_Start>:

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
     eda:	82 e0       	ldi	r24, 0x02	; 2
     edc:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     ee0:	78 94       	sei
  }
     ee2:	08 95       	ret

00000ee4 <__vector_13>:
volatile uint16_t delay_timer;
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;
// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
     ee4:	1f 92       	push	r1
     ee6:	0f 92       	push	r0
     ee8:	0f b6       	in	r0, 0x3f	; 63
     eea:	0f 92       	push	r0
     eec:	11 24       	eor	r1, r1
     eee:	8f 93       	push	r24
     ef0:	9f 93       	push	r25
  	delay_timer++;
     ef2:	80 91 b1 02 	lds	r24, 0x02B1
     ef6:	90 91 b2 02 	lds	r25, 0x02B2
     efa:	01 96       	adiw	r24, 0x01	; 1
     efc:	90 93 b2 02 	sts	0x02B2, r25
     f00:	80 93 b1 02 	sts	0x02B1, r24

	if(ms_timer++ >= 10) // 10 * 100s = 1ms
     f04:	80 91 b3 02 	lds	r24, 0x02B3
     f08:	8f 5f       	subi	r24, 0xFF	; 255
     f0a:	80 93 b3 02 	sts	0x02B3, r24
     f0e:	81 50       	subi	r24, 0x01	; 1
     f10:	8a 30       	cpi	r24, 0x0A	; 10
     f12:	08 f4       	brcc	.+2      	; 0xf16 <__vector_13+0x32>
     f14:	6a c0       	rjmp	.+212    	; 0xfea <__vector_13+0x106>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
     f16:	80 91 a0 02 	lds	r24, 0x02A0
     f1a:	80 ff       	sbrs	r24, 0
     f1c:	09 c0       	rjmp	.+18     	; 0xf30 <__vector_13+0x4c>
			stopwatches.watch1++;
     f1e:	80 91 a1 02 	lds	r24, 0x02A1
     f22:	90 91 a2 02 	lds	r25, 0x02A2
     f26:	01 96       	adiw	r24, 0x01	; 1
     f28:	90 93 a2 02 	sts	0x02A2, r25
     f2c:	80 93 a1 02 	sts	0x02A1, r24
		if(stopwatches.watches & STOPWATCH2)
     f30:	80 91 a0 02 	lds	r24, 0x02A0
     f34:	81 ff       	sbrs	r24, 1
     f36:	09 c0       	rjmp	.+18     	; 0xf4a <__vector_13+0x66>
			stopwatches.watch2++;
     f38:	80 91 a3 02 	lds	r24, 0x02A3
     f3c:	90 91 a4 02 	lds	r25, 0x02A4
     f40:	01 96       	adiw	r24, 0x01	; 1
     f42:	90 93 a4 02 	sts	0x02A4, r25
     f46:	80 93 a3 02 	sts	0x02A3, r24
		if(stopwatches.watches & STOPWATCH3)
     f4a:	80 91 a0 02 	lds	r24, 0x02A0
     f4e:	82 ff       	sbrs	r24, 2
     f50:	09 c0       	rjmp	.+18     	; 0xf64 <__vector_13+0x80>
			stopwatches.watch3++;
     f52:	80 91 a5 02 	lds	r24, 0x02A5
     f56:	90 91 a6 02 	lds	r25, 0x02A6
     f5a:	01 96       	adiw	r24, 0x01	; 1
     f5c:	90 93 a6 02 	sts	0x02A6, r25
     f60:	80 93 a5 02 	sts	0x02A5, r24
		if(stopwatches.watches & STOPWATCH4)
     f64:	80 91 a0 02 	lds	r24, 0x02A0
     f68:	83 ff       	sbrs	r24, 3
     f6a:	09 c0       	rjmp	.+18     	; 0xf7e <__vector_13+0x9a>
			stopwatches.watch4++;
     f6c:	80 91 a7 02 	lds	r24, 0x02A7
     f70:	90 91 a8 02 	lds	r25, 0x02A8
     f74:	01 96       	adiw	r24, 0x01	; 1
     f76:	90 93 a8 02 	sts	0x02A8, r25
     f7a:	80 93 a7 02 	sts	0x02A7, r24
		if(stopwatches.watches & STOPWATCH5)
     f7e:	80 91 a0 02 	lds	r24, 0x02A0
     f82:	84 ff       	sbrs	r24, 4
     f84:	09 c0       	rjmp	.+18     	; 0xf98 <__vector_13+0xb4>
			stopwatches.watch5++;
     f86:	80 91 a9 02 	lds	r24, 0x02A9
     f8a:	90 91 aa 02 	lds	r25, 0x02AA
     f8e:	01 96       	adiw	r24, 0x01	; 1
     f90:	90 93 aa 02 	sts	0x02AA, r25
     f94:	80 93 a9 02 	sts	0x02A9, r24
		if(stopwatches.watches & STOPWATCH6)
     f98:	80 91 a0 02 	lds	r24, 0x02A0
     f9c:	85 ff       	sbrs	r24, 5
     f9e:	09 c0       	rjmp	.+18     	; 0xfb2 <__vector_13+0xce>
			stopwatches.watch6++;
     fa0:	80 91 ab 02 	lds	r24, 0x02AB
     fa4:	90 91 ac 02 	lds	r25, 0x02AC
     fa8:	01 96       	adiw	r24, 0x01	; 1
     faa:	90 93 ac 02 	sts	0x02AC, r25
     fae:	80 93 ab 02 	sts	0x02AB, r24
		if(stopwatches.watches & STOPWATCH7)
     fb2:	80 91 a0 02 	lds	r24, 0x02A0
     fb6:	86 ff       	sbrs	r24, 6
     fb8:	09 c0       	rjmp	.+18     	; 0xfcc <__vector_13+0xe8>
			stopwatches.watch7++;
     fba:	80 91 ad 02 	lds	r24, 0x02AD
     fbe:	90 91 ae 02 	lds	r25, 0x02AE
     fc2:	01 96       	adiw	r24, 0x01	; 1
     fc4:	90 93 ae 02 	sts	0x02AE, r25
     fc8:	80 93 ad 02 	sts	0x02AD, r24
		if(stopwatches.watches & STOPWATCH8)
     fcc:	80 91 a0 02 	lds	r24, 0x02A0
     fd0:	87 ff       	sbrs	r24, 7
     fd2:	09 c0       	rjmp	.+18     	; 0xfe6 <__vector_13+0x102>
			stopwatches.watch8++;
     fd4:	80 91 af 02 	lds	r24, 0x02AF
     fd8:	90 91 b0 02 	lds	r25, 0x02B0
     fdc:	01 96       	adiw	r24, 0x01	; 1
     fde:	90 93 b0 02 	sts	0x02B0, r25
     fe2:	80 93 af 02 	sts	0x02AF, r24

		ms_timer=0;
     fe6:	10 92 b3 02 	sts	0x02B3, r1
	  }
  } 
     fea:	9f 91       	pop	r25
     fec:	8f 91       	pop	r24
     fee:	0f 90       	pop	r0
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	0f 90       	pop	r0
     ff4:	1f 90       	pop	r1
     ff6:	18 95       	reti

00000ff8 <sleep>:
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     ff8:	10 92 b2 02 	sts	0x02B2, r1
     ffc:	10 92 b1 02 	sts	0x02B1, r1
    1000:	28 2f       	mov	r18, r24
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	80 91 b1 02 	lds	r24, 0x02B1
    1008:	90 91 b2 02 	lds	r25, 0x02B2
    100c:	82 17       	cp	r24, r18
    100e:	93 07       	cpc	r25, r19
    1010:	c8 f3       	brcs	.-14     	; 0x1004 <sleep+0xc>
  }
    1012:	08 95       	ret

00001014 <mSleep>:


void mSleep(uint16_t time)
  {
    1014:	9c 01       	movw	r18, r24
    1016:	0c c0       	rjmp	.+24     	; 0x1030 <mSleep+0x1c>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
    1018:	10 92 b2 02 	sts	0x02B2, r1
    101c:	10 92 b1 02 	sts	0x02B1, r1
    1020:	80 91 b1 02 	lds	r24, 0x02B1
    1024:	90 91 b2 02 	lds	r25, 0x02B2
    1028:	0a 97       	sbiw	r24, 0x0a	; 10
    102a:	d0 f3       	brcs	.-12     	; 0x1020 <mSleep+0xc>
    102c:	21 50       	subi	r18, 0x01	; 1
    102e:	30 40       	sbci	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
    1030:	21 15       	cp	r18, r1
    1032:	31 05       	cpc	r19, r1
    1034:	89 f7       	brne	.-30     	; 0x1018 <mSleep+0x4>
  }
    1036:	08 95       	ret

00001038 <WT_Main_Init_All>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
	portInit();					//Instellen Input Outputs
    1038:	12 b8       	out	0x02, r1	; 2
    103a:	8b e1       	ldi	r24, 0x1B	; 27
    103c:	85 b9       	out	0x05, r24	; 5
    103e:	8c ef       	ldi	r24, 0xFC	; 252
    1040:	88 b9       	out	0x08, r24	; 8
    1042:	81 e7       	ldi	r24, 0x71	; 113
    1044:	8b b9       	out	0x0b, r24	; 11
    1046:	11 b8       	out	0x01, r1	; 1
    1048:	8b eb       	ldi	r24, 0xBB	; 187
    104a:	84 b9       	out	0x04, r24	; 4
    104c:	80 ec       	ldi	r24, 0xC0	; 192
    104e:	87 b9       	out	0x07, r24	; 7
    1050:	8a e7       	ldi	r24, 0x7A	; 122
    1052:	8a b9       	out	0x0a, r24	; 10

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
    1054:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
    1058:	8a e0       	ldi	r24, 0x0A	; 10
    105a:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
    105e:	89 ef       	ldi	r24, 0xF9	; 249
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	90 93 89 00 	sts	0x0089, r25
    1066:	80 93 88 00 	sts	0x0088, r24

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
    106a:	82 e0       	ldi	r24, 0x02	; 2
    106c:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
    1070:	78 94       	sei

	//PCI_Init();					// Pin Change Interrupt init

	Timer1_Start();				// Start Timer 1

	sei();						// Interrupt Enable 
    1072:	78 94       	sei
  }
    1074:	08 95       	ret

00001076 <__fixunssfsi>:
    1076:	ef 92       	push	r14
    1078:	ff 92       	push	r15
    107a:	0f 93       	push	r16
    107c:	1f 93       	push	r17
    107e:	7b 01       	movw	r14, r22
    1080:	8c 01       	movw	r16, r24
    1082:	20 e0       	ldi	r18, 0x00	; 0
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	40 e0       	ldi	r20, 0x00	; 0
    1088:	5f e4       	ldi	r21, 0x4F	; 79
    108a:	0e 94 0b 0b 	call	0x1616	; 0x1616 <__gesf2>
    108e:	88 23       	and	r24, r24
    1090:	8c f0       	brlt	.+34     	; 0x10b4 <__fixunssfsi+0x3e>
    1092:	c8 01       	movw	r24, r16
    1094:	b7 01       	movw	r22, r14
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	40 e0       	ldi	r20, 0x00	; 0
    109c:	5f e4       	ldi	r21, 0x4F	; 79
    109e:	0e 94 b3 09 	call	0x1366	; 0x1366 <__subsf3>
    10a2:	0e 94 99 0b 	call	0x1732	; 0x1732 <__fixsfsi>
    10a6:	9b 01       	movw	r18, r22
    10a8:	ac 01       	movw	r20, r24
    10aa:	20 50       	subi	r18, 0x00	; 0
    10ac:	30 40       	sbci	r19, 0x00	; 0
    10ae:	40 40       	sbci	r20, 0x00	; 0
    10b0:	50 48       	sbci	r21, 0x80	; 128
    10b2:	06 c0       	rjmp	.+12     	; 0x10c0 <__fixunssfsi+0x4a>
    10b4:	c8 01       	movw	r24, r16
    10b6:	b7 01       	movw	r22, r14
    10b8:	0e 94 99 0b 	call	0x1732	; 0x1732 <__fixsfsi>
    10bc:	9b 01       	movw	r18, r22
    10be:	ac 01       	movw	r20, r24
    10c0:	b9 01       	movw	r22, r18
    10c2:	ca 01       	movw	r24, r20
    10c4:	1f 91       	pop	r17
    10c6:	0f 91       	pop	r16
    10c8:	ff 90       	pop	r15
    10ca:	ef 90       	pop	r14
    10cc:	08 95       	ret

000010ce <_fpadd_parts>:
    10ce:	a0 e0       	ldi	r26, 0x00	; 0
    10d0:	b0 e0       	ldi	r27, 0x00	; 0
    10d2:	ed e6       	ldi	r30, 0x6D	; 109
    10d4:	f8 e0       	ldi	r31, 0x08	; 8
    10d6:	0c 94 e2 0d 	jmp	0x1bc4	; 0x1bc4 <__prologue_saves__>
    10da:	dc 01       	movw	r26, r24
    10dc:	2b 01       	movw	r4, r22
    10de:	fa 01       	movw	r30, r20
    10e0:	9c 91       	ld	r25, X
    10e2:	92 30       	cpi	r25, 0x02	; 2
    10e4:	08 f4       	brcc	.+2      	; 0x10e8 <_fpadd_parts+0x1a>
    10e6:	39 c1       	rjmp	.+626    	; 0x135a <__stack+0x25b>
    10e8:	eb 01       	movw	r28, r22
    10ea:	88 81       	ld	r24, Y
    10ec:	82 30       	cpi	r24, 0x02	; 2
    10ee:	08 f4       	brcc	.+2      	; 0x10f2 <_fpadd_parts+0x24>
    10f0:	33 c1       	rjmp	.+614    	; 0x1358 <__stack+0x259>
    10f2:	94 30       	cpi	r25, 0x04	; 4
    10f4:	69 f4       	brne	.+26     	; 0x1110 <__stack+0x11>
    10f6:	84 30       	cpi	r24, 0x04	; 4
    10f8:	09 f0       	breq	.+2      	; 0x10fc <_fpadd_parts+0x2e>
    10fa:	2f c1       	rjmp	.+606    	; 0x135a <__stack+0x25b>
    10fc:	11 96       	adiw	r26, 0x01	; 1
    10fe:	9c 91       	ld	r25, X
    1100:	11 97       	sbiw	r26, 0x01	; 1
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	98 17       	cp	r25, r24
    1106:	09 f4       	brne	.+2      	; 0x110a <__stack+0xb>
    1108:	28 c1       	rjmp	.+592    	; 0x135a <__stack+0x25b>
    110a:	a6 e0       	ldi	r26, 0x06	; 6
    110c:	b1 e0       	ldi	r27, 0x01	; 1
    110e:	25 c1       	rjmp	.+586    	; 0x135a <__stack+0x25b>
    1110:	84 30       	cpi	r24, 0x04	; 4
    1112:	09 f4       	brne	.+2      	; 0x1116 <__stack+0x17>
    1114:	21 c1       	rjmp	.+578    	; 0x1358 <__stack+0x259>
    1116:	82 30       	cpi	r24, 0x02	; 2
    1118:	a9 f4       	brne	.+42     	; 0x1144 <__stack+0x45>
    111a:	92 30       	cpi	r25, 0x02	; 2
    111c:	09 f0       	breq	.+2      	; 0x1120 <__stack+0x21>
    111e:	1d c1       	rjmp	.+570    	; 0x135a <__stack+0x25b>
    1120:	9a 01       	movw	r18, r20
    1122:	ad 01       	movw	r20, r26
    1124:	88 e0       	ldi	r24, 0x08	; 8
    1126:	ea 01       	movw	r28, r20
    1128:	09 90       	ld	r0, Y+
    112a:	ae 01       	movw	r20, r28
    112c:	e9 01       	movw	r28, r18
    112e:	09 92       	st	Y+, r0
    1130:	9e 01       	movw	r18, r28
    1132:	81 50       	subi	r24, 0x01	; 1
    1134:	c1 f7       	brne	.-16     	; 0x1126 <__stack+0x27>
    1136:	e2 01       	movw	r28, r4
    1138:	89 81       	ldd	r24, Y+1	; 0x01
    113a:	11 96       	adiw	r26, 0x01	; 1
    113c:	9c 91       	ld	r25, X
    113e:	89 23       	and	r24, r25
    1140:	81 83       	std	Z+1, r24	; 0x01
    1142:	08 c1       	rjmp	.+528    	; 0x1354 <__stack+0x255>
    1144:	92 30       	cpi	r25, 0x02	; 2
    1146:	09 f4       	brne	.+2      	; 0x114a <__stack+0x4b>
    1148:	07 c1       	rjmp	.+526    	; 0x1358 <__stack+0x259>
    114a:	12 96       	adiw	r26, 0x02	; 2
    114c:	2d 90       	ld	r2, X+
    114e:	3c 90       	ld	r3, X
    1150:	13 97       	sbiw	r26, 0x03	; 3
    1152:	eb 01       	movw	r28, r22
    1154:	8a 81       	ldd	r24, Y+2	; 0x02
    1156:	9b 81       	ldd	r25, Y+3	; 0x03
    1158:	14 96       	adiw	r26, 0x04	; 4
    115a:	ad 90       	ld	r10, X+
    115c:	bd 90       	ld	r11, X+
    115e:	cd 90       	ld	r12, X+
    1160:	dc 90       	ld	r13, X
    1162:	17 97       	sbiw	r26, 0x07	; 7
    1164:	ec 80       	ldd	r14, Y+4	; 0x04
    1166:	fd 80       	ldd	r15, Y+5	; 0x05
    1168:	0e 81       	ldd	r16, Y+6	; 0x06
    116a:	1f 81       	ldd	r17, Y+7	; 0x07
    116c:	91 01       	movw	r18, r2
    116e:	28 1b       	sub	r18, r24
    1170:	39 0b       	sbc	r19, r25
    1172:	b9 01       	movw	r22, r18
    1174:	37 ff       	sbrs	r19, 7
    1176:	04 c0       	rjmp	.+8      	; 0x1180 <__stack+0x81>
    1178:	66 27       	eor	r22, r22
    117a:	77 27       	eor	r23, r23
    117c:	62 1b       	sub	r22, r18
    117e:	73 0b       	sbc	r23, r19
    1180:	60 32       	cpi	r22, 0x20	; 32
    1182:	71 05       	cpc	r23, r1
    1184:	0c f0       	brlt	.+2      	; 0x1188 <__stack+0x89>
    1186:	61 c0       	rjmp	.+194    	; 0x124a <__stack+0x14b>
    1188:	12 16       	cp	r1, r18
    118a:	13 06       	cpc	r1, r19
    118c:	6c f5       	brge	.+90     	; 0x11e8 <__stack+0xe9>
    118e:	37 01       	movw	r6, r14
    1190:	48 01       	movw	r8, r16
    1192:	06 2e       	mov	r0, r22
    1194:	04 c0       	rjmp	.+8      	; 0x119e <__stack+0x9f>
    1196:	96 94       	lsr	r9
    1198:	87 94       	ror	r8
    119a:	77 94       	ror	r7
    119c:	67 94       	ror	r6
    119e:	0a 94       	dec	r0
    11a0:	d2 f7       	brpl	.-12     	; 0x1196 <__stack+0x97>
    11a2:	21 e0       	ldi	r18, 0x01	; 1
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	40 e0       	ldi	r20, 0x00	; 0
    11a8:	50 e0       	ldi	r21, 0x00	; 0
    11aa:	04 c0       	rjmp	.+8      	; 0x11b4 <__stack+0xb5>
    11ac:	22 0f       	add	r18, r18
    11ae:	33 1f       	adc	r19, r19
    11b0:	44 1f       	adc	r20, r20
    11b2:	55 1f       	adc	r21, r21
    11b4:	6a 95       	dec	r22
    11b6:	d2 f7       	brpl	.-12     	; 0x11ac <__stack+0xad>
    11b8:	21 50       	subi	r18, 0x01	; 1
    11ba:	30 40       	sbci	r19, 0x00	; 0
    11bc:	40 40       	sbci	r20, 0x00	; 0
    11be:	50 40       	sbci	r21, 0x00	; 0
    11c0:	2e 21       	and	r18, r14
    11c2:	3f 21       	and	r19, r15
    11c4:	40 23       	and	r20, r16
    11c6:	51 23       	and	r21, r17
    11c8:	21 15       	cp	r18, r1
    11ca:	31 05       	cpc	r19, r1
    11cc:	41 05       	cpc	r20, r1
    11ce:	51 05       	cpc	r21, r1
    11d0:	21 f0       	breq	.+8      	; 0x11da <__stack+0xdb>
    11d2:	21 e0       	ldi	r18, 0x01	; 1
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	40 e0       	ldi	r20, 0x00	; 0
    11d8:	50 e0       	ldi	r21, 0x00	; 0
    11da:	79 01       	movw	r14, r18
    11dc:	8a 01       	movw	r16, r20
    11de:	e6 28       	or	r14, r6
    11e0:	f7 28       	or	r15, r7
    11e2:	08 29       	or	r16, r8
    11e4:	19 29       	or	r17, r9
    11e6:	3c c0       	rjmp	.+120    	; 0x1260 <__stack+0x161>
    11e8:	23 2b       	or	r18, r19
    11ea:	d1 f1       	breq	.+116    	; 0x1260 <__stack+0x161>
    11ec:	26 0e       	add	r2, r22
    11ee:	37 1e       	adc	r3, r23
    11f0:	35 01       	movw	r6, r10
    11f2:	46 01       	movw	r8, r12
    11f4:	06 2e       	mov	r0, r22
    11f6:	04 c0       	rjmp	.+8      	; 0x1200 <__stack+0x101>
    11f8:	96 94       	lsr	r9
    11fa:	87 94       	ror	r8
    11fc:	77 94       	ror	r7
    11fe:	67 94       	ror	r6
    1200:	0a 94       	dec	r0
    1202:	d2 f7       	brpl	.-12     	; 0x11f8 <__stack+0xf9>
    1204:	21 e0       	ldi	r18, 0x01	; 1
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	40 e0       	ldi	r20, 0x00	; 0
    120a:	50 e0       	ldi	r21, 0x00	; 0
    120c:	04 c0       	rjmp	.+8      	; 0x1216 <__stack+0x117>
    120e:	22 0f       	add	r18, r18
    1210:	33 1f       	adc	r19, r19
    1212:	44 1f       	adc	r20, r20
    1214:	55 1f       	adc	r21, r21
    1216:	6a 95       	dec	r22
    1218:	d2 f7       	brpl	.-12     	; 0x120e <__stack+0x10f>
    121a:	21 50       	subi	r18, 0x01	; 1
    121c:	30 40       	sbci	r19, 0x00	; 0
    121e:	40 40       	sbci	r20, 0x00	; 0
    1220:	50 40       	sbci	r21, 0x00	; 0
    1222:	2a 21       	and	r18, r10
    1224:	3b 21       	and	r19, r11
    1226:	4c 21       	and	r20, r12
    1228:	5d 21       	and	r21, r13
    122a:	21 15       	cp	r18, r1
    122c:	31 05       	cpc	r19, r1
    122e:	41 05       	cpc	r20, r1
    1230:	51 05       	cpc	r21, r1
    1232:	21 f0       	breq	.+8      	; 0x123c <__stack+0x13d>
    1234:	21 e0       	ldi	r18, 0x01	; 1
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	40 e0       	ldi	r20, 0x00	; 0
    123a:	50 e0       	ldi	r21, 0x00	; 0
    123c:	59 01       	movw	r10, r18
    123e:	6a 01       	movw	r12, r20
    1240:	a6 28       	or	r10, r6
    1242:	b7 28       	or	r11, r7
    1244:	c8 28       	or	r12, r8
    1246:	d9 28       	or	r13, r9
    1248:	0b c0       	rjmp	.+22     	; 0x1260 <__stack+0x161>
    124a:	82 15       	cp	r24, r2
    124c:	93 05       	cpc	r25, r3
    124e:	2c f0       	brlt	.+10     	; 0x125a <__stack+0x15b>
    1250:	1c 01       	movw	r2, r24
    1252:	aa 24       	eor	r10, r10
    1254:	bb 24       	eor	r11, r11
    1256:	65 01       	movw	r12, r10
    1258:	03 c0       	rjmp	.+6      	; 0x1260 <__stack+0x161>
    125a:	ee 24       	eor	r14, r14
    125c:	ff 24       	eor	r15, r15
    125e:	87 01       	movw	r16, r14
    1260:	11 96       	adiw	r26, 0x01	; 1
    1262:	9c 91       	ld	r25, X
    1264:	d2 01       	movw	r26, r4
    1266:	11 96       	adiw	r26, 0x01	; 1
    1268:	8c 91       	ld	r24, X
    126a:	98 17       	cp	r25, r24
    126c:	09 f4       	brne	.+2      	; 0x1270 <__stack+0x171>
    126e:	45 c0       	rjmp	.+138    	; 0x12fa <__stack+0x1fb>
    1270:	99 23       	and	r25, r25
    1272:	39 f0       	breq	.+14     	; 0x1282 <__stack+0x183>
    1274:	a8 01       	movw	r20, r16
    1276:	97 01       	movw	r18, r14
    1278:	2a 19       	sub	r18, r10
    127a:	3b 09       	sbc	r19, r11
    127c:	4c 09       	sbc	r20, r12
    127e:	5d 09       	sbc	r21, r13
    1280:	06 c0       	rjmp	.+12     	; 0x128e <__stack+0x18f>
    1282:	a6 01       	movw	r20, r12
    1284:	95 01       	movw	r18, r10
    1286:	2e 19       	sub	r18, r14
    1288:	3f 09       	sbc	r19, r15
    128a:	40 0b       	sbc	r20, r16
    128c:	51 0b       	sbc	r21, r17
    128e:	57 fd       	sbrc	r21, 7
    1290:	08 c0       	rjmp	.+16     	; 0x12a2 <__stack+0x1a3>
    1292:	11 82       	std	Z+1, r1	; 0x01
    1294:	33 82       	std	Z+3, r3	; 0x03
    1296:	22 82       	std	Z+2, r2	; 0x02
    1298:	24 83       	std	Z+4, r18	; 0x04
    129a:	35 83       	std	Z+5, r19	; 0x05
    129c:	46 83       	std	Z+6, r20	; 0x06
    129e:	57 83       	std	Z+7, r21	; 0x07
    12a0:	1d c0       	rjmp	.+58     	; 0x12dc <__stack+0x1dd>
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	81 83       	std	Z+1, r24	; 0x01
    12a6:	33 82       	std	Z+3, r3	; 0x03
    12a8:	22 82       	std	Z+2, r2	; 0x02
    12aa:	88 27       	eor	r24, r24
    12ac:	99 27       	eor	r25, r25
    12ae:	dc 01       	movw	r26, r24
    12b0:	82 1b       	sub	r24, r18
    12b2:	93 0b       	sbc	r25, r19
    12b4:	a4 0b       	sbc	r26, r20
    12b6:	b5 0b       	sbc	r27, r21
    12b8:	84 83       	std	Z+4, r24	; 0x04
    12ba:	95 83       	std	Z+5, r25	; 0x05
    12bc:	a6 83       	std	Z+6, r26	; 0x06
    12be:	b7 83       	std	Z+7, r27	; 0x07
    12c0:	0d c0       	rjmp	.+26     	; 0x12dc <__stack+0x1dd>
    12c2:	22 0f       	add	r18, r18
    12c4:	33 1f       	adc	r19, r19
    12c6:	44 1f       	adc	r20, r20
    12c8:	55 1f       	adc	r21, r21
    12ca:	24 83       	std	Z+4, r18	; 0x04
    12cc:	35 83       	std	Z+5, r19	; 0x05
    12ce:	46 83       	std	Z+6, r20	; 0x06
    12d0:	57 83       	std	Z+7, r21	; 0x07
    12d2:	82 81       	ldd	r24, Z+2	; 0x02
    12d4:	93 81       	ldd	r25, Z+3	; 0x03
    12d6:	01 97       	sbiw	r24, 0x01	; 1
    12d8:	93 83       	std	Z+3, r25	; 0x03
    12da:	82 83       	std	Z+2, r24	; 0x02
    12dc:	24 81       	ldd	r18, Z+4	; 0x04
    12de:	35 81       	ldd	r19, Z+5	; 0x05
    12e0:	46 81       	ldd	r20, Z+6	; 0x06
    12e2:	57 81       	ldd	r21, Z+7	; 0x07
    12e4:	da 01       	movw	r26, r20
    12e6:	c9 01       	movw	r24, r18
    12e8:	01 97       	sbiw	r24, 0x01	; 1
    12ea:	a1 09       	sbc	r26, r1
    12ec:	b1 09       	sbc	r27, r1
    12ee:	8f 5f       	subi	r24, 0xFF	; 255
    12f0:	9f 4f       	sbci	r25, 0xFF	; 255
    12f2:	af 4f       	sbci	r26, 0xFF	; 255
    12f4:	bf 43       	sbci	r27, 0x3F	; 63
    12f6:	28 f3       	brcs	.-54     	; 0x12c2 <__stack+0x1c3>
    12f8:	0b c0       	rjmp	.+22     	; 0x1310 <__stack+0x211>
    12fa:	91 83       	std	Z+1, r25	; 0x01
    12fc:	33 82       	std	Z+3, r3	; 0x03
    12fe:	22 82       	std	Z+2, r2	; 0x02
    1300:	ea 0c       	add	r14, r10
    1302:	fb 1c       	adc	r15, r11
    1304:	0c 1d       	adc	r16, r12
    1306:	1d 1d       	adc	r17, r13
    1308:	e4 82       	std	Z+4, r14	; 0x04
    130a:	f5 82       	std	Z+5, r15	; 0x05
    130c:	06 83       	std	Z+6, r16	; 0x06
    130e:	17 83       	std	Z+7, r17	; 0x07
    1310:	83 e0       	ldi	r24, 0x03	; 3
    1312:	80 83       	st	Z, r24
    1314:	24 81       	ldd	r18, Z+4	; 0x04
    1316:	35 81       	ldd	r19, Z+5	; 0x05
    1318:	46 81       	ldd	r20, Z+6	; 0x06
    131a:	57 81       	ldd	r21, Z+7	; 0x07
    131c:	57 ff       	sbrs	r21, 7
    131e:	1a c0       	rjmp	.+52     	; 0x1354 <__stack+0x255>
    1320:	c9 01       	movw	r24, r18
    1322:	aa 27       	eor	r26, r26
    1324:	97 fd       	sbrc	r25, 7
    1326:	a0 95       	com	r26
    1328:	ba 2f       	mov	r27, r26
    132a:	81 70       	andi	r24, 0x01	; 1
    132c:	90 70       	andi	r25, 0x00	; 0
    132e:	a0 70       	andi	r26, 0x00	; 0
    1330:	b0 70       	andi	r27, 0x00	; 0
    1332:	56 95       	lsr	r21
    1334:	47 95       	ror	r20
    1336:	37 95       	ror	r19
    1338:	27 95       	ror	r18
    133a:	82 2b       	or	r24, r18
    133c:	93 2b       	or	r25, r19
    133e:	a4 2b       	or	r26, r20
    1340:	b5 2b       	or	r27, r21
    1342:	84 83       	std	Z+4, r24	; 0x04
    1344:	95 83       	std	Z+5, r25	; 0x05
    1346:	a6 83       	std	Z+6, r26	; 0x06
    1348:	b7 83       	std	Z+7, r27	; 0x07
    134a:	82 81       	ldd	r24, Z+2	; 0x02
    134c:	93 81       	ldd	r25, Z+3	; 0x03
    134e:	01 96       	adiw	r24, 0x01	; 1
    1350:	93 83       	std	Z+3, r25	; 0x03
    1352:	82 83       	std	Z+2, r24	; 0x02
    1354:	df 01       	movw	r26, r30
    1356:	01 c0       	rjmp	.+2      	; 0x135a <__stack+0x25b>
    1358:	d2 01       	movw	r26, r4
    135a:	cd 01       	movw	r24, r26
    135c:	cd b7       	in	r28, 0x3d	; 61
    135e:	de b7       	in	r29, 0x3e	; 62
    1360:	e2 e1       	ldi	r30, 0x12	; 18
    1362:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <__epilogue_restores__>

00001366 <__subsf3>:
    1366:	a0 e2       	ldi	r26, 0x20	; 32
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	e9 eb       	ldi	r30, 0xB9	; 185
    136c:	f9 e0       	ldi	r31, 0x09	; 9
    136e:	0c 94 ee 0d 	jmp	0x1bdc	; 0x1bdc <__prologue_saves__+0x18>
    1372:	69 83       	std	Y+1, r22	; 0x01
    1374:	7a 83       	std	Y+2, r23	; 0x02
    1376:	8b 83       	std	Y+3, r24	; 0x03
    1378:	9c 83       	std	Y+4, r25	; 0x04
    137a:	2d 83       	std	Y+5, r18	; 0x05
    137c:	3e 83       	std	Y+6, r19	; 0x06
    137e:	4f 83       	std	Y+7, r20	; 0x07
    1380:	58 87       	std	Y+8, r21	; 0x08
    1382:	e9 e0       	ldi	r30, 0x09	; 9
    1384:	ee 2e       	mov	r14, r30
    1386:	f1 2c       	mov	r15, r1
    1388:	ec 0e       	add	r14, r28
    138a:	fd 1e       	adc	r15, r29
    138c:	ce 01       	movw	r24, r28
    138e:	01 96       	adiw	r24, 0x01	; 1
    1390:	b7 01       	movw	r22, r14
    1392:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    1396:	8e 01       	movw	r16, r28
    1398:	0f 5e       	subi	r16, 0xEF	; 239
    139a:	1f 4f       	sbci	r17, 0xFF	; 255
    139c:	ce 01       	movw	r24, r28
    139e:	05 96       	adiw	r24, 0x05	; 5
    13a0:	b8 01       	movw	r22, r16
    13a2:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    13a6:	8a 89       	ldd	r24, Y+18	; 0x12
    13a8:	91 e0       	ldi	r25, 0x01	; 1
    13aa:	89 27       	eor	r24, r25
    13ac:	8a 8b       	std	Y+18, r24	; 0x12
    13ae:	c7 01       	movw	r24, r14
    13b0:	b8 01       	movw	r22, r16
    13b2:	ae 01       	movw	r20, r28
    13b4:	47 5e       	subi	r20, 0xE7	; 231
    13b6:	5f 4f       	sbci	r21, 0xFF	; 255
    13b8:	0e 94 67 08 	call	0x10ce	; 0x10ce <_fpadd_parts>
    13bc:	0e 94 3c 0c 	call	0x1878	; 0x1878 <__pack_f>
    13c0:	a0 96       	adiw	r28, 0x20	; 32
    13c2:	e6 e0       	ldi	r30, 0x06	; 6
    13c4:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__epilogue_restores__+0x18>

000013c8 <__addsf3>:
    13c8:	a0 e2       	ldi	r26, 0x20	; 32
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	ea ee       	ldi	r30, 0xEA	; 234
    13ce:	f9 e0       	ldi	r31, 0x09	; 9
    13d0:	0c 94 ee 0d 	jmp	0x1bdc	; 0x1bdc <__prologue_saves__+0x18>
    13d4:	69 83       	std	Y+1, r22	; 0x01
    13d6:	7a 83       	std	Y+2, r23	; 0x02
    13d8:	8b 83       	std	Y+3, r24	; 0x03
    13da:	9c 83       	std	Y+4, r25	; 0x04
    13dc:	2d 83       	std	Y+5, r18	; 0x05
    13de:	3e 83       	std	Y+6, r19	; 0x06
    13e0:	4f 83       	std	Y+7, r20	; 0x07
    13e2:	58 87       	std	Y+8, r21	; 0x08
    13e4:	f9 e0       	ldi	r31, 0x09	; 9
    13e6:	ef 2e       	mov	r14, r31
    13e8:	f1 2c       	mov	r15, r1
    13ea:	ec 0e       	add	r14, r28
    13ec:	fd 1e       	adc	r15, r29
    13ee:	ce 01       	movw	r24, r28
    13f0:	01 96       	adiw	r24, 0x01	; 1
    13f2:	b7 01       	movw	r22, r14
    13f4:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    13f8:	8e 01       	movw	r16, r28
    13fa:	0f 5e       	subi	r16, 0xEF	; 239
    13fc:	1f 4f       	sbci	r17, 0xFF	; 255
    13fe:	ce 01       	movw	r24, r28
    1400:	05 96       	adiw	r24, 0x05	; 5
    1402:	b8 01       	movw	r22, r16
    1404:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    1408:	c7 01       	movw	r24, r14
    140a:	b8 01       	movw	r22, r16
    140c:	ae 01       	movw	r20, r28
    140e:	47 5e       	subi	r20, 0xE7	; 231
    1410:	5f 4f       	sbci	r21, 0xFF	; 255
    1412:	0e 94 67 08 	call	0x10ce	; 0x10ce <_fpadd_parts>
    1416:	0e 94 3c 0c 	call	0x1878	; 0x1878 <__pack_f>
    141a:	a0 96       	adiw	r28, 0x20	; 32
    141c:	e6 e0       	ldi	r30, 0x06	; 6
    141e:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__epilogue_restores__+0x18>

00001422 <__mulsf3>:
    1422:	a0 e2       	ldi	r26, 0x20	; 32
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	e7 e1       	ldi	r30, 0x17	; 23
    1428:	fa e0       	ldi	r31, 0x0A	; 10
    142a:	0c 94 e2 0d 	jmp	0x1bc4	; 0x1bc4 <__prologue_saves__>
    142e:	69 83       	std	Y+1, r22	; 0x01
    1430:	7a 83       	std	Y+2, r23	; 0x02
    1432:	8b 83       	std	Y+3, r24	; 0x03
    1434:	9c 83       	std	Y+4, r25	; 0x04
    1436:	2d 83       	std	Y+5, r18	; 0x05
    1438:	3e 83       	std	Y+6, r19	; 0x06
    143a:	4f 83       	std	Y+7, r20	; 0x07
    143c:	58 87       	std	Y+8, r21	; 0x08
    143e:	ce 01       	movw	r24, r28
    1440:	01 96       	adiw	r24, 0x01	; 1
    1442:	be 01       	movw	r22, r28
    1444:	67 5f       	subi	r22, 0xF7	; 247
    1446:	7f 4f       	sbci	r23, 0xFF	; 255
    1448:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    144c:	ce 01       	movw	r24, r28
    144e:	05 96       	adiw	r24, 0x05	; 5
    1450:	be 01       	movw	r22, r28
    1452:	6f 5e       	subi	r22, 0xEF	; 239
    1454:	7f 4f       	sbci	r23, 0xFF	; 255
    1456:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    145a:	99 85       	ldd	r25, Y+9	; 0x09
    145c:	92 30       	cpi	r25, 0x02	; 2
    145e:	88 f0       	brcs	.+34     	; 0x1482 <__mulsf3+0x60>
    1460:	89 89       	ldd	r24, Y+17	; 0x11
    1462:	82 30       	cpi	r24, 0x02	; 2
    1464:	c8 f0       	brcs	.+50     	; 0x1498 <__mulsf3+0x76>
    1466:	94 30       	cpi	r25, 0x04	; 4
    1468:	19 f4       	brne	.+6      	; 0x1470 <__mulsf3+0x4e>
    146a:	82 30       	cpi	r24, 0x02	; 2
    146c:	51 f4       	brne	.+20     	; 0x1482 <__mulsf3+0x60>
    146e:	04 c0       	rjmp	.+8      	; 0x1478 <__mulsf3+0x56>
    1470:	84 30       	cpi	r24, 0x04	; 4
    1472:	29 f4       	brne	.+10     	; 0x147e <__mulsf3+0x5c>
    1474:	92 30       	cpi	r25, 0x02	; 2
    1476:	81 f4       	brne	.+32     	; 0x1498 <__mulsf3+0x76>
    1478:	86 e0       	ldi	r24, 0x06	; 6
    147a:	91 e0       	ldi	r25, 0x01	; 1
    147c:	c6 c0       	rjmp	.+396    	; 0x160a <__mulsf3+0x1e8>
    147e:	92 30       	cpi	r25, 0x02	; 2
    1480:	49 f4       	brne	.+18     	; 0x1494 <__mulsf3+0x72>
    1482:	20 e0       	ldi	r18, 0x00	; 0
    1484:	9a 85       	ldd	r25, Y+10	; 0x0a
    1486:	8a 89       	ldd	r24, Y+18	; 0x12
    1488:	98 13       	cpse	r25, r24
    148a:	21 e0       	ldi	r18, 0x01	; 1
    148c:	2a 87       	std	Y+10, r18	; 0x0a
    148e:	ce 01       	movw	r24, r28
    1490:	09 96       	adiw	r24, 0x09	; 9
    1492:	bb c0       	rjmp	.+374    	; 0x160a <__mulsf3+0x1e8>
    1494:	82 30       	cpi	r24, 0x02	; 2
    1496:	49 f4       	brne	.+18     	; 0x14aa <__mulsf3+0x88>
    1498:	20 e0       	ldi	r18, 0x00	; 0
    149a:	9a 85       	ldd	r25, Y+10	; 0x0a
    149c:	8a 89       	ldd	r24, Y+18	; 0x12
    149e:	98 13       	cpse	r25, r24
    14a0:	21 e0       	ldi	r18, 0x01	; 1
    14a2:	2a 8b       	std	Y+18, r18	; 0x12
    14a4:	ce 01       	movw	r24, r28
    14a6:	41 96       	adiw	r24, 0x11	; 17
    14a8:	b0 c0       	rjmp	.+352    	; 0x160a <__mulsf3+0x1e8>
    14aa:	2d 84       	ldd	r2, Y+13	; 0x0d
    14ac:	3e 84       	ldd	r3, Y+14	; 0x0e
    14ae:	4f 84       	ldd	r4, Y+15	; 0x0f
    14b0:	58 88       	ldd	r5, Y+16	; 0x10
    14b2:	6d 88       	ldd	r6, Y+21	; 0x15
    14b4:	7e 88       	ldd	r7, Y+22	; 0x16
    14b6:	8f 88       	ldd	r8, Y+23	; 0x17
    14b8:	98 8c       	ldd	r9, Y+24	; 0x18
    14ba:	ee 24       	eor	r14, r14
    14bc:	ff 24       	eor	r15, r15
    14be:	87 01       	movw	r16, r14
    14c0:	aa 24       	eor	r10, r10
    14c2:	bb 24       	eor	r11, r11
    14c4:	65 01       	movw	r12, r10
    14c6:	40 e0       	ldi	r20, 0x00	; 0
    14c8:	50 e0       	ldi	r21, 0x00	; 0
    14ca:	60 e0       	ldi	r22, 0x00	; 0
    14cc:	70 e0       	ldi	r23, 0x00	; 0
    14ce:	e0 e0       	ldi	r30, 0x00	; 0
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	c1 01       	movw	r24, r2
    14d4:	81 70       	andi	r24, 0x01	; 1
    14d6:	90 70       	andi	r25, 0x00	; 0
    14d8:	89 2b       	or	r24, r25
    14da:	e9 f0       	breq	.+58     	; 0x1516 <__mulsf3+0xf4>
    14dc:	e6 0c       	add	r14, r6
    14de:	f7 1c       	adc	r15, r7
    14e0:	08 1d       	adc	r16, r8
    14e2:	19 1d       	adc	r17, r9
    14e4:	9a 01       	movw	r18, r20
    14e6:	ab 01       	movw	r20, r22
    14e8:	2a 0d       	add	r18, r10
    14ea:	3b 1d       	adc	r19, r11
    14ec:	4c 1d       	adc	r20, r12
    14ee:	5d 1d       	adc	r21, r13
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	a0 e0       	ldi	r26, 0x00	; 0
    14f6:	b0 e0       	ldi	r27, 0x00	; 0
    14f8:	e6 14       	cp	r14, r6
    14fa:	f7 04       	cpc	r15, r7
    14fc:	08 05       	cpc	r16, r8
    14fe:	19 05       	cpc	r17, r9
    1500:	20 f4       	brcc	.+8      	; 0x150a <__mulsf3+0xe8>
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	a0 e0       	ldi	r26, 0x00	; 0
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	ba 01       	movw	r22, r20
    150c:	a9 01       	movw	r20, r18
    150e:	48 0f       	add	r20, r24
    1510:	59 1f       	adc	r21, r25
    1512:	6a 1f       	adc	r22, r26
    1514:	7b 1f       	adc	r23, r27
    1516:	aa 0c       	add	r10, r10
    1518:	bb 1c       	adc	r11, r11
    151a:	cc 1c       	adc	r12, r12
    151c:	dd 1c       	adc	r13, r13
    151e:	97 fe       	sbrs	r9, 7
    1520:	08 c0       	rjmp	.+16     	; 0x1532 <__mulsf3+0x110>
    1522:	81 e0       	ldi	r24, 0x01	; 1
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	a0 e0       	ldi	r26, 0x00	; 0
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	a8 2a       	or	r10, r24
    152c:	b9 2a       	or	r11, r25
    152e:	ca 2a       	or	r12, r26
    1530:	db 2a       	or	r13, r27
    1532:	31 96       	adiw	r30, 0x01	; 1
    1534:	e0 32       	cpi	r30, 0x20	; 32
    1536:	f1 05       	cpc	r31, r1
    1538:	49 f0       	breq	.+18     	; 0x154c <__mulsf3+0x12a>
    153a:	66 0c       	add	r6, r6
    153c:	77 1c       	adc	r7, r7
    153e:	88 1c       	adc	r8, r8
    1540:	99 1c       	adc	r9, r9
    1542:	56 94       	lsr	r5
    1544:	47 94       	ror	r4
    1546:	37 94       	ror	r3
    1548:	27 94       	ror	r2
    154a:	c3 cf       	rjmp	.-122    	; 0x14d2 <__mulsf3+0xb0>
    154c:	fa 85       	ldd	r31, Y+10	; 0x0a
    154e:	ea 89       	ldd	r30, Y+18	; 0x12
    1550:	2b 89       	ldd	r18, Y+19	; 0x13
    1552:	3c 89       	ldd	r19, Y+20	; 0x14
    1554:	8b 85       	ldd	r24, Y+11	; 0x0b
    1556:	9c 85       	ldd	r25, Y+12	; 0x0c
    1558:	28 0f       	add	r18, r24
    155a:	39 1f       	adc	r19, r25
    155c:	2e 5f       	subi	r18, 0xFE	; 254
    155e:	3f 4f       	sbci	r19, 0xFF	; 255
    1560:	17 c0       	rjmp	.+46     	; 0x1590 <__mulsf3+0x16e>
    1562:	ca 01       	movw	r24, r20
    1564:	81 70       	andi	r24, 0x01	; 1
    1566:	90 70       	andi	r25, 0x00	; 0
    1568:	89 2b       	or	r24, r25
    156a:	61 f0       	breq	.+24     	; 0x1584 <__mulsf3+0x162>
    156c:	16 95       	lsr	r17
    156e:	07 95       	ror	r16
    1570:	f7 94       	ror	r15
    1572:	e7 94       	ror	r14
    1574:	80 e0       	ldi	r24, 0x00	; 0
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	a0 e0       	ldi	r26, 0x00	; 0
    157a:	b0 e8       	ldi	r27, 0x80	; 128
    157c:	e8 2a       	or	r14, r24
    157e:	f9 2a       	or	r15, r25
    1580:	0a 2b       	or	r16, r26
    1582:	1b 2b       	or	r17, r27
    1584:	76 95       	lsr	r23
    1586:	67 95       	ror	r22
    1588:	57 95       	ror	r21
    158a:	47 95       	ror	r20
    158c:	2f 5f       	subi	r18, 0xFF	; 255
    158e:	3f 4f       	sbci	r19, 0xFF	; 255
    1590:	77 fd       	sbrc	r23, 7
    1592:	e7 cf       	rjmp	.-50     	; 0x1562 <__mulsf3+0x140>
    1594:	0c c0       	rjmp	.+24     	; 0x15ae <__mulsf3+0x18c>
    1596:	44 0f       	add	r20, r20
    1598:	55 1f       	adc	r21, r21
    159a:	66 1f       	adc	r22, r22
    159c:	77 1f       	adc	r23, r23
    159e:	17 fd       	sbrc	r17, 7
    15a0:	41 60       	ori	r20, 0x01	; 1
    15a2:	ee 0c       	add	r14, r14
    15a4:	ff 1c       	adc	r15, r15
    15a6:	00 1f       	adc	r16, r16
    15a8:	11 1f       	adc	r17, r17
    15aa:	21 50       	subi	r18, 0x01	; 1
    15ac:	30 40       	sbci	r19, 0x00	; 0
    15ae:	40 30       	cpi	r20, 0x00	; 0
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	59 07       	cpc	r21, r25
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	69 07       	cpc	r22, r25
    15b8:	90 e4       	ldi	r25, 0x40	; 64
    15ba:	79 07       	cpc	r23, r25
    15bc:	60 f3       	brcs	.-40     	; 0x1596 <__mulsf3+0x174>
    15be:	2b 8f       	std	Y+27, r18	; 0x1b
    15c0:	3c 8f       	std	Y+28, r19	; 0x1c
    15c2:	db 01       	movw	r26, r22
    15c4:	ca 01       	movw	r24, r20
    15c6:	8f 77       	andi	r24, 0x7F	; 127
    15c8:	90 70       	andi	r25, 0x00	; 0
    15ca:	a0 70       	andi	r26, 0x00	; 0
    15cc:	b0 70       	andi	r27, 0x00	; 0
    15ce:	80 34       	cpi	r24, 0x40	; 64
    15d0:	91 05       	cpc	r25, r1
    15d2:	a1 05       	cpc	r26, r1
    15d4:	b1 05       	cpc	r27, r1
    15d6:	61 f4       	brne	.+24     	; 0x15f0 <__mulsf3+0x1ce>
    15d8:	47 fd       	sbrc	r20, 7
    15da:	0a c0       	rjmp	.+20     	; 0x15f0 <__mulsf3+0x1ce>
    15dc:	e1 14       	cp	r14, r1
    15de:	f1 04       	cpc	r15, r1
    15e0:	01 05       	cpc	r16, r1
    15e2:	11 05       	cpc	r17, r1
    15e4:	29 f0       	breq	.+10     	; 0x15f0 <__mulsf3+0x1ce>
    15e6:	40 5c       	subi	r20, 0xC0	; 192
    15e8:	5f 4f       	sbci	r21, 0xFF	; 255
    15ea:	6f 4f       	sbci	r22, 0xFF	; 255
    15ec:	7f 4f       	sbci	r23, 0xFF	; 255
    15ee:	40 78       	andi	r20, 0x80	; 128
    15f0:	1a 8e       	std	Y+26, r1	; 0x1a
    15f2:	fe 17       	cp	r31, r30
    15f4:	11 f0       	breq	.+4      	; 0x15fa <__mulsf3+0x1d8>
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	8a 8f       	std	Y+26, r24	; 0x1a
    15fa:	4d 8f       	std	Y+29, r20	; 0x1d
    15fc:	5e 8f       	std	Y+30, r21	; 0x1e
    15fe:	6f 8f       	std	Y+31, r22	; 0x1f
    1600:	78 a3       	std	Y+32, r23	; 0x20
    1602:	83 e0       	ldi	r24, 0x03	; 3
    1604:	89 8f       	std	Y+25, r24	; 0x19
    1606:	ce 01       	movw	r24, r28
    1608:	49 96       	adiw	r24, 0x19	; 25
    160a:	0e 94 3c 0c 	call	0x1878	; 0x1878 <__pack_f>
    160e:	a0 96       	adiw	r28, 0x20	; 32
    1610:	e2 e1       	ldi	r30, 0x12	; 18
    1612:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <__epilogue_restores__>

00001616 <__gesf2>:
    1616:	a8 e1       	ldi	r26, 0x18	; 24
    1618:	b0 e0       	ldi	r27, 0x00	; 0
    161a:	e1 e1       	ldi	r30, 0x11	; 17
    161c:	fb e0       	ldi	r31, 0x0B	; 11
    161e:	0c 94 ee 0d 	jmp	0x1bdc	; 0x1bdc <__prologue_saves__+0x18>
    1622:	69 83       	std	Y+1, r22	; 0x01
    1624:	7a 83       	std	Y+2, r23	; 0x02
    1626:	8b 83       	std	Y+3, r24	; 0x03
    1628:	9c 83       	std	Y+4, r25	; 0x04
    162a:	2d 83       	std	Y+5, r18	; 0x05
    162c:	3e 83       	std	Y+6, r19	; 0x06
    162e:	4f 83       	std	Y+7, r20	; 0x07
    1630:	58 87       	std	Y+8, r21	; 0x08
    1632:	89 e0       	ldi	r24, 0x09	; 9
    1634:	e8 2e       	mov	r14, r24
    1636:	f1 2c       	mov	r15, r1
    1638:	ec 0e       	add	r14, r28
    163a:	fd 1e       	adc	r15, r29
    163c:	ce 01       	movw	r24, r28
    163e:	01 96       	adiw	r24, 0x01	; 1
    1640:	b7 01       	movw	r22, r14
    1642:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    1646:	8e 01       	movw	r16, r28
    1648:	0f 5e       	subi	r16, 0xEF	; 239
    164a:	1f 4f       	sbci	r17, 0xFF	; 255
    164c:	ce 01       	movw	r24, r28
    164e:	05 96       	adiw	r24, 0x05	; 5
    1650:	b8 01       	movw	r22, r16
    1652:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    1656:	89 85       	ldd	r24, Y+9	; 0x09
    1658:	82 30       	cpi	r24, 0x02	; 2
    165a:	40 f0       	brcs	.+16     	; 0x166c <__gesf2+0x56>
    165c:	89 89       	ldd	r24, Y+17	; 0x11
    165e:	82 30       	cpi	r24, 0x02	; 2
    1660:	28 f0       	brcs	.+10     	; 0x166c <__gesf2+0x56>
    1662:	c7 01       	movw	r24, r14
    1664:	b8 01       	movw	r22, r16
    1666:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <__fpcmp_parts_f>
    166a:	01 c0       	rjmp	.+2      	; 0x166e <__gesf2+0x58>
    166c:	8f ef       	ldi	r24, 0xFF	; 255
    166e:	68 96       	adiw	r28, 0x18	; 24
    1670:	e6 e0       	ldi	r30, 0x06	; 6
    1672:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__epilogue_restores__+0x18>

00001676 <__floatsisf>:
    1676:	a8 e0       	ldi	r26, 0x08	; 8
    1678:	b0 e0       	ldi	r27, 0x00	; 0
    167a:	e1 e4       	ldi	r30, 0x41	; 65
    167c:	fb e0       	ldi	r31, 0x0B	; 11
    167e:	0c 94 eb 0d 	jmp	0x1bd6	; 0x1bd6 <__prologue_saves__+0x12>
    1682:	9b 01       	movw	r18, r22
    1684:	ac 01       	movw	r20, r24
    1686:	83 e0       	ldi	r24, 0x03	; 3
    1688:	89 83       	std	Y+1, r24	; 0x01
    168a:	da 01       	movw	r26, r20
    168c:	c9 01       	movw	r24, r18
    168e:	88 27       	eor	r24, r24
    1690:	b7 fd       	sbrc	r27, 7
    1692:	83 95       	inc	r24
    1694:	99 27       	eor	r25, r25
    1696:	aa 27       	eor	r26, r26
    1698:	bb 27       	eor	r27, r27
    169a:	b8 2e       	mov	r11, r24
    169c:	21 15       	cp	r18, r1
    169e:	31 05       	cpc	r19, r1
    16a0:	41 05       	cpc	r20, r1
    16a2:	51 05       	cpc	r21, r1
    16a4:	19 f4       	brne	.+6      	; 0x16ac <__floatsisf+0x36>
    16a6:	82 e0       	ldi	r24, 0x02	; 2
    16a8:	89 83       	std	Y+1, r24	; 0x01
    16aa:	3a c0       	rjmp	.+116    	; 0x1720 <__floatsisf+0xaa>
    16ac:	88 23       	and	r24, r24
    16ae:	a9 f0       	breq	.+42     	; 0x16da <__floatsisf+0x64>
    16b0:	20 30       	cpi	r18, 0x00	; 0
    16b2:	80 e0       	ldi	r24, 0x00	; 0
    16b4:	38 07       	cpc	r19, r24
    16b6:	80 e0       	ldi	r24, 0x00	; 0
    16b8:	48 07       	cpc	r20, r24
    16ba:	80 e8       	ldi	r24, 0x80	; 128
    16bc:	58 07       	cpc	r21, r24
    16be:	29 f4       	brne	.+10     	; 0x16ca <__floatsisf+0x54>
    16c0:	60 e0       	ldi	r22, 0x00	; 0
    16c2:	70 e0       	ldi	r23, 0x00	; 0
    16c4:	80 e0       	ldi	r24, 0x00	; 0
    16c6:	9f ec       	ldi	r25, 0xCF	; 207
    16c8:	30 c0       	rjmp	.+96     	; 0x172a <__floatsisf+0xb4>
    16ca:	ee 24       	eor	r14, r14
    16cc:	ff 24       	eor	r15, r15
    16ce:	87 01       	movw	r16, r14
    16d0:	e2 1a       	sub	r14, r18
    16d2:	f3 0a       	sbc	r15, r19
    16d4:	04 0b       	sbc	r16, r20
    16d6:	15 0b       	sbc	r17, r21
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <__floatsisf+0x68>
    16da:	79 01       	movw	r14, r18
    16dc:	8a 01       	movw	r16, r20
    16de:	8e e1       	ldi	r24, 0x1E	; 30
    16e0:	c8 2e       	mov	r12, r24
    16e2:	d1 2c       	mov	r13, r1
    16e4:	dc 82       	std	Y+4, r13	; 0x04
    16e6:	cb 82       	std	Y+3, r12	; 0x03
    16e8:	ed 82       	std	Y+5, r14	; 0x05
    16ea:	fe 82       	std	Y+6, r15	; 0x06
    16ec:	0f 83       	std	Y+7, r16	; 0x07
    16ee:	18 87       	std	Y+8, r17	; 0x08
    16f0:	c8 01       	movw	r24, r16
    16f2:	b7 01       	movw	r22, r14
    16f4:	0e 94 ed 0b 	call	0x17da	; 0x17da <__clzsi2>
    16f8:	01 97       	sbiw	r24, 0x01	; 1
    16fa:	18 16       	cp	r1, r24
    16fc:	19 06       	cpc	r1, r25
    16fe:	84 f4       	brge	.+32     	; 0x1720 <__floatsisf+0xaa>
    1700:	08 2e       	mov	r0, r24
    1702:	04 c0       	rjmp	.+8      	; 0x170c <__floatsisf+0x96>
    1704:	ee 0c       	add	r14, r14
    1706:	ff 1c       	adc	r15, r15
    1708:	00 1f       	adc	r16, r16
    170a:	11 1f       	adc	r17, r17
    170c:	0a 94       	dec	r0
    170e:	d2 f7       	brpl	.-12     	; 0x1704 <__floatsisf+0x8e>
    1710:	ed 82       	std	Y+5, r14	; 0x05
    1712:	fe 82       	std	Y+6, r15	; 0x06
    1714:	0f 83       	std	Y+7, r16	; 0x07
    1716:	18 87       	std	Y+8, r17	; 0x08
    1718:	c8 1a       	sub	r12, r24
    171a:	d9 0a       	sbc	r13, r25
    171c:	dc 82       	std	Y+4, r13	; 0x04
    171e:	cb 82       	std	Y+3, r12	; 0x03
    1720:	ba 82       	std	Y+2, r11	; 0x02
    1722:	ce 01       	movw	r24, r28
    1724:	01 96       	adiw	r24, 0x01	; 1
    1726:	0e 94 3c 0c 	call	0x1878	; 0x1878 <__pack_f>
    172a:	28 96       	adiw	r28, 0x08	; 8
    172c:	e9 e0       	ldi	r30, 0x09	; 9
    172e:	0c 94 07 0e 	jmp	0x1c0e	; 0x1c0e <__epilogue_restores__+0x12>

00001732 <__fixsfsi>:
    1732:	ac e0       	ldi	r26, 0x0C	; 12
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	ef e9       	ldi	r30, 0x9F	; 159
    1738:	fb e0       	ldi	r31, 0x0B	; 11
    173a:	0c 94 f2 0d 	jmp	0x1be4	; 0x1be4 <__prologue_saves__+0x20>
    173e:	69 83       	std	Y+1, r22	; 0x01
    1740:	7a 83       	std	Y+2, r23	; 0x02
    1742:	8b 83       	std	Y+3, r24	; 0x03
    1744:	9c 83       	std	Y+4, r25	; 0x04
    1746:	ce 01       	movw	r24, r28
    1748:	01 96       	adiw	r24, 0x01	; 1
    174a:	be 01       	movw	r22, r28
    174c:	6b 5f       	subi	r22, 0xFB	; 251
    174e:	7f 4f       	sbci	r23, 0xFF	; 255
    1750:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__unpack_f>
    1754:	8d 81       	ldd	r24, Y+5	; 0x05
    1756:	82 30       	cpi	r24, 0x02	; 2
    1758:	61 f1       	breq	.+88     	; 0x17b2 <__fixsfsi+0x80>
    175a:	82 30       	cpi	r24, 0x02	; 2
    175c:	50 f1       	brcs	.+84     	; 0x17b2 <__fixsfsi+0x80>
    175e:	84 30       	cpi	r24, 0x04	; 4
    1760:	21 f4       	brne	.+8      	; 0x176a <__fixsfsi+0x38>
    1762:	8e 81       	ldd	r24, Y+6	; 0x06
    1764:	88 23       	and	r24, r24
    1766:	51 f1       	breq	.+84     	; 0x17bc <__fixsfsi+0x8a>
    1768:	2e c0       	rjmp	.+92     	; 0x17c6 <__fixsfsi+0x94>
    176a:	2f 81       	ldd	r18, Y+7	; 0x07
    176c:	38 85       	ldd	r19, Y+8	; 0x08
    176e:	37 fd       	sbrc	r19, 7
    1770:	20 c0       	rjmp	.+64     	; 0x17b2 <__fixsfsi+0x80>
    1772:	6e 81       	ldd	r22, Y+6	; 0x06
    1774:	2f 31       	cpi	r18, 0x1F	; 31
    1776:	31 05       	cpc	r19, r1
    1778:	1c f0       	brlt	.+6      	; 0x1780 <__fixsfsi+0x4e>
    177a:	66 23       	and	r22, r22
    177c:	f9 f0       	breq	.+62     	; 0x17bc <__fixsfsi+0x8a>
    177e:	23 c0       	rjmp	.+70     	; 0x17c6 <__fixsfsi+0x94>
    1780:	8e e1       	ldi	r24, 0x1E	; 30
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	82 1b       	sub	r24, r18
    1786:	93 0b       	sbc	r25, r19
    1788:	29 85       	ldd	r18, Y+9	; 0x09
    178a:	3a 85       	ldd	r19, Y+10	; 0x0a
    178c:	4b 85       	ldd	r20, Y+11	; 0x0b
    178e:	5c 85       	ldd	r21, Y+12	; 0x0c
    1790:	04 c0       	rjmp	.+8      	; 0x179a <__fixsfsi+0x68>
    1792:	56 95       	lsr	r21
    1794:	47 95       	ror	r20
    1796:	37 95       	ror	r19
    1798:	27 95       	ror	r18
    179a:	8a 95       	dec	r24
    179c:	d2 f7       	brpl	.-12     	; 0x1792 <__fixsfsi+0x60>
    179e:	66 23       	and	r22, r22
    17a0:	b1 f0       	breq	.+44     	; 0x17ce <__fixsfsi+0x9c>
    17a2:	50 95       	com	r21
    17a4:	40 95       	com	r20
    17a6:	30 95       	com	r19
    17a8:	21 95       	neg	r18
    17aa:	3f 4f       	sbci	r19, 0xFF	; 255
    17ac:	4f 4f       	sbci	r20, 0xFF	; 255
    17ae:	5f 4f       	sbci	r21, 0xFF	; 255
    17b0:	0e c0       	rjmp	.+28     	; 0x17ce <__fixsfsi+0x9c>
    17b2:	20 e0       	ldi	r18, 0x00	; 0
    17b4:	30 e0       	ldi	r19, 0x00	; 0
    17b6:	40 e0       	ldi	r20, 0x00	; 0
    17b8:	50 e0       	ldi	r21, 0x00	; 0
    17ba:	09 c0       	rjmp	.+18     	; 0x17ce <__fixsfsi+0x9c>
    17bc:	2f ef       	ldi	r18, 0xFF	; 255
    17be:	3f ef       	ldi	r19, 0xFF	; 255
    17c0:	4f ef       	ldi	r20, 0xFF	; 255
    17c2:	5f e7       	ldi	r21, 0x7F	; 127
    17c4:	04 c0       	rjmp	.+8      	; 0x17ce <__fixsfsi+0x9c>
    17c6:	20 e0       	ldi	r18, 0x00	; 0
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	40 e0       	ldi	r20, 0x00	; 0
    17cc:	50 e8       	ldi	r21, 0x80	; 128
    17ce:	b9 01       	movw	r22, r18
    17d0:	ca 01       	movw	r24, r20
    17d2:	2c 96       	adiw	r28, 0x0c	; 12
    17d4:	e2 e0       	ldi	r30, 0x02	; 2
    17d6:	0c 94 0e 0e 	jmp	0x1c1c	; 0x1c1c <__epilogue_restores__+0x20>

000017da <__clzsi2>:
    17da:	ef 92       	push	r14
    17dc:	ff 92       	push	r15
    17de:	0f 93       	push	r16
    17e0:	1f 93       	push	r17
    17e2:	7b 01       	movw	r14, r22
    17e4:	8c 01       	movw	r16, r24
    17e6:	80 e0       	ldi	r24, 0x00	; 0
    17e8:	e8 16       	cp	r14, r24
    17ea:	80 e0       	ldi	r24, 0x00	; 0
    17ec:	f8 06       	cpc	r15, r24
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	08 07       	cpc	r16, r24
    17f2:	80 e0       	ldi	r24, 0x00	; 0
    17f4:	18 07       	cpc	r17, r24
    17f6:	88 f4       	brcc	.+34     	; 0x181a <__clzsi2+0x40>
    17f8:	8f ef       	ldi	r24, 0xFF	; 255
    17fa:	e8 16       	cp	r14, r24
    17fc:	f1 04       	cpc	r15, r1
    17fe:	01 05       	cpc	r16, r1
    1800:	11 05       	cpc	r17, r1
    1802:	31 f0       	breq	.+12     	; 0x1810 <__clzsi2+0x36>
    1804:	28 f0       	brcs	.+10     	; 0x1810 <__clzsi2+0x36>
    1806:	88 e0       	ldi	r24, 0x08	; 8
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	a0 e0       	ldi	r26, 0x00	; 0
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	17 c0       	rjmp	.+46     	; 0x183e <__clzsi2+0x64>
    1810:	80 e0       	ldi	r24, 0x00	; 0
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	a0 e0       	ldi	r26, 0x00	; 0
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	12 c0       	rjmp	.+36     	; 0x183e <__clzsi2+0x64>
    181a:	80 e0       	ldi	r24, 0x00	; 0
    181c:	e8 16       	cp	r14, r24
    181e:	80 e0       	ldi	r24, 0x00	; 0
    1820:	f8 06       	cpc	r15, r24
    1822:	80 e0       	ldi	r24, 0x00	; 0
    1824:	08 07       	cpc	r16, r24
    1826:	81 e0       	ldi	r24, 0x01	; 1
    1828:	18 07       	cpc	r17, r24
    182a:	28 f0       	brcs	.+10     	; 0x1836 <__clzsi2+0x5c>
    182c:	88 e1       	ldi	r24, 0x18	; 24
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	a0 e0       	ldi	r26, 0x00	; 0
    1832:	b0 e0       	ldi	r27, 0x00	; 0
    1834:	04 c0       	rjmp	.+8      	; 0x183e <__clzsi2+0x64>
    1836:	80 e1       	ldi	r24, 0x10	; 16
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	a0 e0       	ldi	r26, 0x00	; 0
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	20 e2       	ldi	r18, 0x20	; 32
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	40 e0       	ldi	r20, 0x00	; 0
    1844:	50 e0       	ldi	r21, 0x00	; 0
    1846:	28 1b       	sub	r18, r24
    1848:	39 0b       	sbc	r19, r25
    184a:	4a 0b       	sbc	r20, r26
    184c:	5b 0b       	sbc	r21, r27
    184e:	04 c0       	rjmp	.+8      	; 0x1858 <__clzsi2+0x7e>
    1850:	16 95       	lsr	r17
    1852:	07 95       	ror	r16
    1854:	f7 94       	ror	r15
    1856:	e7 94       	ror	r14
    1858:	8a 95       	dec	r24
    185a:	d2 f7       	brpl	.-12     	; 0x1850 <__clzsi2+0x76>
    185c:	f7 01       	movw	r30, r14
    185e:	e2 5f       	subi	r30, 0xF2	; 242
    1860:	fe 4f       	sbci	r31, 0xFE	; 254
    1862:	80 81       	ld	r24, Z
    1864:	28 1b       	sub	r18, r24
    1866:	31 09       	sbc	r19, r1
    1868:	41 09       	sbc	r20, r1
    186a:	51 09       	sbc	r21, r1
    186c:	c9 01       	movw	r24, r18
    186e:	1f 91       	pop	r17
    1870:	0f 91       	pop	r16
    1872:	ff 90       	pop	r15
    1874:	ef 90       	pop	r14
    1876:	08 95       	ret

00001878 <__pack_f>:
    1878:	df 92       	push	r13
    187a:	ef 92       	push	r14
    187c:	ff 92       	push	r15
    187e:	0f 93       	push	r16
    1880:	1f 93       	push	r17
    1882:	fc 01       	movw	r30, r24
    1884:	e4 80       	ldd	r14, Z+4	; 0x04
    1886:	f5 80       	ldd	r15, Z+5	; 0x05
    1888:	06 81       	ldd	r16, Z+6	; 0x06
    188a:	17 81       	ldd	r17, Z+7	; 0x07
    188c:	d1 80       	ldd	r13, Z+1	; 0x01
    188e:	80 81       	ld	r24, Z
    1890:	82 30       	cpi	r24, 0x02	; 2
    1892:	48 f4       	brcc	.+18     	; 0x18a6 <__pack_f+0x2e>
    1894:	80 e0       	ldi	r24, 0x00	; 0
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	a0 e1       	ldi	r26, 0x10	; 16
    189a:	b0 e0       	ldi	r27, 0x00	; 0
    189c:	e8 2a       	or	r14, r24
    189e:	f9 2a       	or	r15, r25
    18a0:	0a 2b       	or	r16, r26
    18a2:	1b 2b       	or	r17, r27
    18a4:	a5 c0       	rjmp	.+330    	; 0x19f0 <__pack_f+0x178>
    18a6:	84 30       	cpi	r24, 0x04	; 4
    18a8:	09 f4       	brne	.+2      	; 0x18ac <__pack_f+0x34>
    18aa:	9f c0       	rjmp	.+318    	; 0x19ea <__pack_f+0x172>
    18ac:	82 30       	cpi	r24, 0x02	; 2
    18ae:	21 f4       	brne	.+8      	; 0x18b8 <__pack_f+0x40>
    18b0:	ee 24       	eor	r14, r14
    18b2:	ff 24       	eor	r15, r15
    18b4:	87 01       	movw	r16, r14
    18b6:	05 c0       	rjmp	.+10     	; 0x18c2 <__pack_f+0x4a>
    18b8:	e1 14       	cp	r14, r1
    18ba:	f1 04       	cpc	r15, r1
    18bc:	01 05       	cpc	r16, r1
    18be:	11 05       	cpc	r17, r1
    18c0:	19 f4       	brne	.+6      	; 0x18c8 <__pack_f+0x50>
    18c2:	e0 e0       	ldi	r30, 0x00	; 0
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	96 c0       	rjmp	.+300    	; 0x19f4 <__pack_f+0x17c>
    18c8:	62 81       	ldd	r22, Z+2	; 0x02
    18ca:	73 81       	ldd	r23, Z+3	; 0x03
    18cc:	9f ef       	ldi	r25, 0xFF	; 255
    18ce:	62 38       	cpi	r22, 0x82	; 130
    18d0:	79 07       	cpc	r23, r25
    18d2:	0c f0       	brlt	.+2      	; 0x18d6 <__pack_f+0x5e>
    18d4:	5b c0       	rjmp	.+182    	; 0x198c <__pack_f+0x114>
    18d6:	22 e8       	ldi	r18, 0x82	; 130
    18d8:	3f ef       	ldi	r19, 0xFF	; 255
    18da:	26 1b       	sub	r18, r22
    18dc:	37 0b       	sbc	r19, r23
    18de:	2a 31       	cpi	r18, 0x1A	; 26
    18e0:	31 05       	cpc	r19, r1
    18e2:	2c f0       	brlt	.+10     	; 0x18ee <__pack_f+0x76>
    18e4:	20 e0       	ldi	r18, 0x00	; 0
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	40 e0       	ldi	r20, 0x00	; 0
    18ea:	50 e0       	ldi	r21, 0x00	; 0
    18ec:	2a c0       	rjmp	.+84     	; 0x1942 <__pack_f+0xca>
    18ee:	b8 01       	movw	r22, r16
    18f0:	a7 01       	movw	r20, r14
    18f2:	02 2e       	mov	r0, r18
    18f4:	04 c0       	rjmp	.+8      	; 0x18fe <__pack_f+0x86>
    18f6:	76 95       	lsr	r23
    18f8:	67 95       	ror	r22
    18fa:	57 95       	ror	r21
    18fc:	47 95       	ror	r20
    18fe:	0a 94       	dec	r0
    1900:	d2 f7       	brpl	.-12     	; 0x18f6 <__pack_f+0x7e>
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	a0 e0       	ldi	r26, 0x00	; 0
    1908:	b0 e0       	ldi	r27, 0x00	; 0
    190a:	04 c0       	rjmp	.+8      	; 0x1914 <__pack_f+0x9c>
    190c:	88 0f       	add	r24, r24
    190e:	99 1f       	adc	r25, r25
    1910:	aa 1f       	adc	r26, r26
    1912:	bb 1f       	adc	r27, r27
    1914:	2a 95       	dec	r18
    1916:	d2 f7       	brpl	.-12     	; 0x190c <__pack_f+0x94>
    1918:	01 97       	sbiw	r24, 0x01	; 1
    191a:	a1 09       	sbc	r26, r1
    191c:	b1 09       	sbc	r27, r1
    191e:	8e 21       	and	r24, r14
    1920:	9f 21       	and	r25, r15
    1922:	a0 23       	and	r26, r16
    1924:	b1 23       	and	r27, r17
    1926:	00 97       	sbiw	r24, 0x00	; 0
    1928:	a1 05       	cpc	r26, r1
    192a:	b1 05       	cpc	r27, r1
    192c:	21 f0       	breq	.+8      	; 0x1936 <__pack_f+0xbe>
    192e:	81 e0       	ldi	r24, 0x01	; 1
    1930:	90 e0       	ldi	r25, 0x00	; 0
    1932:	a0 e0       	ldi	r26, 0x00	; 0
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	9a 01       	movw	r18, r20
    1938:	ab 01       	movw	r20, r22
    193a:	28 2b       	or	r18, r24
    193c:	39 2b       	or	r19, r25
    193e:	4a 2b       	or	r20, r26
    1940:	5b 2b       	or	r21, r27
    1942:	da 01       	movw	r26, r20
    1944:	c9 01       	movw	r24, r18
    1946:	8f 77       	andi	r24, 0x7F	; 127
    1948:	90 70       	andi	r25, 0x00	; 0
    194a:	a0 70       	andi	r26, 0x00	; 0
    194c:	b0 70       	andi	r27, 0x00	; 0
    194e:	80 34       	cpi	r24, 0x40	; 64
    1950:	91 05       	cpc	r25, r1
    1952:	a1 05       	cpc	r26, r1
    1954:	b1 05       	cpc	r27, r1
    1956:	39 f4       	brne	.+14     	; 0x1966 <__pack_f+0xee>
    1958:	27 ff       	sbrs	r18, 7
    195a:	09 c0       	rjmp	.+18     	; 0x196e <__pack_f+0xf6>
    195c:	20 5c       	subi	r18, 0xC0	; 192
    195e:	3f 4f       	sbci	r19, 0xFF	; 255
    1960:	4f 4f       	sbci	r20, 0xFF	; 255
    1962:	5f 4f       	sbci	r21, 0xFF	; 255
    1964:	04 c0       	rjmp	.+8      	; 0x196e <__pack_f+0xf6>
    1966:	21 5c       	subi	r18, 0xC1	; 193
    1968:	3f 4f       	sbci	r19, 0xFF	; 255
    196a:	4f 4f       	sbci	r20, 0xFF	; 255
    196c:	5f 4f       	sbci	r21, 0xFF	; 255
    196e:	e0 e0       	ldi	r30, 0x00	; 0
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	20 30       	cpi	r18, 0x00	; 0
    1974:	a0 e0       	ldi	r26, 0x00	; 0
    1976:	3a 07       	cpc	r19, r26
    1978:	a0 e0       	ldi	r26, 0x00	; 0
    197a:	4a 07       	cpc	r20, r26
    197c:	a0 e4       	ldi	r26, 0x40	; 64
    197e:	5a 07       	cpc	r21, r26
    1980:	10 f0       	brcs	.+4      	; 0x1986 <__pack_f+0x10e>
    1982:	e1 e0       	ldi	r30, 0x01	; 1
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	79 01       	movw	r14, r18
    1988:	8a 01       	movw	r16, r20
    198a:	27 c0       	rjmp	.+78     	; 0x19da <__pack_f+0x162>
    198c:	60 38       	cpi	r22, 0x80	; 128
    198e:	71 05       	cpc	r23, r1
    1990:	64 f5       	brge	.+88     	; 0x19ea <__pack_f+0x172>
    1992:	fb 01       	movw	r30, r22
    1994:	e1 58       	subi	r30, 0x81	; 129
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	d8 01       	movw	r26, r16
    199a:	c7 01       	movw	r24, r14
    199c:	8f 77       	andi	r24, 0x7F	; 127
    199e:	90 70       	andi	r25, 0x00	; 0
    19a0:	a0 70       	andi	r26, 0x00	; 0
    19a2:	b0 70       	andi	r27, 0x00	; 0
    19a4:	80 34       	cpi	r24, 0x40	; 64
    19a6:	91 05       	cpc	r25, r1
    19a8:	a1 05       	cpc	r26, r1
    19aa:	b1 05       	cpc	r27, r1
    19ac:	39 f4       	brne	.+14     	; 0x19bc <__pack_f+0x144>
    19ae:	e7 fe       	sbrs	r14, 7
    19b0:	0d c0       	rjmp	.+26     	; 0x19cc <__pack_f+0x154>
    19b2:	80 e4       	ldi	r24, 0x40	; 64
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	a0 e0       	ldi	r26, 0x00	; 0
    19b8:	b0 e0       	ldi	r27, 0x00	; 0
    19ba:	04 c0       	rjmp	.+8      	; 0x19c4 <__pack_f+0x14c>
    19bc:	8f e3       	ldi	r24, 0x3F	; 63
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	a0 e0       	ldi	r26, 0x00	; 0
    19c2:	b0 e0       	ldi	r27, 0x00	; 0
    19c4:	e8 0e       	add	r14, r24
    19c6:	f9 1e       	adc	r15, r25
    19c8:	0a 1f       	adc	r16, r26
    19ca:	1b 1f       	adc	r17, r27
    19cc:	17 ff       	sbrs	r17, 7
    19ce:	05 c0       	rjmp	.+10     	; 0x19da <__pack_f+0x162>
    19d0:	16 95       	lsr	r17
    19d2:	07 95       	ror	r16
    19d4:	f7 94       	ror	r15
    19d6:	e7 94       	ror	r14
    19d8:	31 96       	adiw	r30, 0x01	; 1
    19da:	87 e0       	ldi	r24, 0x07	; 7
    19dc:	16 95       	lsr	r17
    19de:	07 95       	ror	r16
    19e0:	f7 94       	ror	r15
    19e2:	e7 94       	ror	r14
    19e4:	8a 95       	dec	r24
    19e6:	d1 f7       	brne	.-12     	; 0x19dc <__pack_f+0x164>
    19e8:	05 c0       	rjmp	.+10     	; 0x19f4 <__pack_f+0x17c>
    19ea:	ee 24       	eor	r14, r14
    19ec:	ff 24       	eor	r15, r15
    19ee:	87 01       	movw	r16, r14
    19f0:	ef ef       	ldi	r30, 0xFF	; 255
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	6e 2f       	mov	r22, r30
    19f6:	67 95       	ror	r22
    19f8:	66 27       	eor	r22, r22
    19fa:	67 95       	ror	r22
    19fc:	90 2f       	mov	r25, r16
    19fe:	9f 77       	andi	r25, 0x7F	; 127
    1a00:	d7 94       	ror	r13
    1a02:	dd 24       	eor	r13, r13
    1a04:	d7 94       	ror	r13
    1a06:	8e 2f       	mov	r24, r30
    1a08:	86 95       	lsr	r24
    1a0a:	49 2f       	mov	r20, r25
    1a0c:	46 2b       	or	r20, r22
    1a0e:	58 2f       	mov	r21, r24
    1a10:	5d 29       	or	r21, r13
    1a12:	b7 01       	movw	r22, r14
    1a14:	ca 01       	movw	r24, r20
    1a16:	1f 91       	pop	r17
    1a18:	0f 91       	pop	r16
    1a1a:	ff 90       	pop	r15
    1a1c:	ef 90       	pop	r14
    1a1e:	df 90       	pop	r13
    1a20:	08 95       	ret

00001a22 <__unpack_f>:
    1a22:	fc 01       	movw	r30, r24
    1a24:	db 01       	movw	r26, r22
    1a26:	40 81       	ld	r20, Z
    1a28:	51 81       	ldd	r21, Z+1	; 0x01
    1a2a:	22 81       	ldd	r18, Z+2	; 0x02
    1a2c:	62 2f       	mov	r22, r18
    1a2e:	6f 77       	andi	r22, 0x7F	; 127
    1a30:	70 e0       	ldi	r23, 0x00	; 0
    1a32:	22 1f       	adc	r18, r18
    1a34:	22 27       	eor	r18, r18
    1a36:	22 1f       	adc	r18, r18
    1a38:	93 81       	ldd	r25, Z+3	; 0x03
    1a3a:	89 2f       	mov	r24, r25
    1a3c:	88 0f       	add	r24, r24
    1a3e:	82 2b       	or	r24, r18
    1a40:	28 2f       	mov	r18, r24
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	99 1f       	adc	r25, r25
    1a46:	99 27       	eor	r25, r25
    1a48:	99 1f       	adc	r25, r25
    1a4a:	11 96       	adiw	r26, 0x01	; 1
    1a4c:	9c 93       	st	X, r25
    1a4e:	11 97       	sbiw	r26, 0x01	; 1
    1a50:	21 15       	cp	r18, r1
    1a52:	31 05       	cpc	r19, r1
    1a54:	a9 f5       	brne	.+106    	; 0x1ac0 <__unpack_f+0x9e>
    1a56:	41 15       	cp	r20, r1
    1a58:	51 05       	cpc	r21, r1
    1a5a:	61 05       	cpc	r22, r1
    1a5c:	71 05       	cpc	r23, r1
    1a5e:	11 f4       	brne	.+4      	; 0x1a64 <__unpack_f+0x42>
    1a60:	82 e0       	ldi	r24, 0x02	; 2
    1a62:	37 c0       	rjmp	.+110    	; 0x1ad2 <__unpack_f+0xb0>
    1a64:	82 e8       	ldi	r24, 0x82	; 130
    1a66:	9f ef       	ldi	r25, 0xFF	; 255
    1a68:	13 96       	adiw	r26, 0x03	; 3
    1a6a:	9c 93       	st	X, r25
    1a6c:	8e 93       	st	-X, r24
    1a6e:	12 97       	sbiw	r26, 0x02	; 2
    1a70:	9a 01       	movw	r18, r20
    1a72:	ab 01       	movw	r20, r22
    1a74:	67 e0       	ldi	r22, 0x07	; 7
    1a76:	22 0f       	add	r18, r18
    1a78:	33 1f       	adc	r19, r19
    1a7a:	44 1f       	adc	r20, r20
    1a7c:	55 1f       	adc	r21, r21
    1a7e:	6a 95       	dec	r22
    1a80:	d1 f7       	brne	.-12     	; 0x1a76 <__unpack_f+0x54>
    1a82:	83 e0       	ldi	r24, 0x03	; 3
    1a84:	8c 93       	st	X, r24
    1a86:	0d c0       	rjmp	.+26     	; 0x1aa2 <__unpack_f+0x80>
    1a88:	22 0f       	add	r18, r18
    1a8a:	33 1f       	adc	r19, r19
    1a8c:	44 1f       	adc	r20, r20
    1a8e:	55 1f       	adc	r21, r21
    1a90:	12 96       	adiw	r26, 0x02	; 2
    1a92:	8d 91       	ld	r24, X+
    1a94:	9c 91       	ld	r25, X
    1a96:	13 97       	sbiw	r26, 0x03	; 3
    1a98:	01 97       	sbiw	r24, 0x01	; 1
    1a9a:	13 96       	adiw	r26, 0x03	; 3
    1a9c:	9c 93       	st	X, r25
    1a9e:	8e 93       	st	-X, r24
    1aa0:	12 97       	sbiw	r26, 0x02	; 2
    1aa2:	20 30       	cpi	r18, 0x00	; 0
    1aa4:	80 e0       	ldi	r24, 0x00	; 0
    1aa6:	38 07       	cpc	r19, r24
    1aa8:	80 e0       	ldi	r24, 0x00	; 0
    1aaa:	48 07       	cpc	r20, r24
    1aac:	80 e4       	ldi	r24, 0x40	; 64
    1aae:	58 07       	cpc	r21, r24
    1ab0:	58 f3       	brcs	.-42     	; 0x1a88 <__unpack_f+0x66>
    1ab2:	14 96       	adiw	r26, 0x04	; 4
    1ab4:	2d 93       	st	X+, r18
    1ab6:	3d 93       	st	X+, r19
    1ab8:	4d 93       	st	X+, r20
    1aba:	5c 93       	st	X, r21
    1abc:	17 97       	sbiw	r26, 0x07	; 7
    1abe:	08 95       	ret
    1ac0:	2f 3f       	cpi	r18, 0xFF	; 255
    1ac2:	31 05       	cpc	r19, r1
    1ac4:	79 f4       	brne	.+30     	; 0x1ae4 <__unpack_f+0xc2>
    1ac6:	41 15       	cp	r20, r1
    1ac8:	51 05       	cpc	r21, r1
    1aca:	61 05       	cpc	r22, r1
    1acc:	71 05       	cpc	r23, r1
    1ace:	19 f4       	brne	.+6      	; 0x1ad6 <__unpack_f+0xb4>
    1ad0:	84 e0       	ldi	r24, 0x04	; 4
    1ad2:	8c 93       	st	X, r24
    1ad4:	08 95       	ret
    1ad6:	64 ff       	sbrs	r22, 4
    1ad8:	03 c0       	rjmp	.+6      	; 0x1ae0 <__unpack_f+0xbe>
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	8c 93       	st	X, r24
    1ade:	12 c0       	rjmp	.+36     	; 0x1b04 <__unpack_f+0xe2>
    1ae0:	1c 92       	st	X, r1
    1ae2:	10 c0       	rjmp	.+32     	; 0x1b04 <__unpack_f+0xe2>
    1ae4:	2f 57       	subi	r18, 0x7F	; 127
    1ae6:	30 40       	sbci	r19, 0x00	; 0
    1ae8:	13 96       	adiw	r26, 0x03	; 3
    1aea:	3c 93       	st	X, r19
    1aec:	2e 93       	st	-X, r18
    1aee:	12 97       	sbiw	r26, 0x02	; 2
    1af0:	83 e0       	ldi	r24, 0x03	; 3
    1af2:	8c 93       	st	X, r24
    1af4:	87 e0       	ldi	r24, 0x07	; 7
    1af6:	44 0f       	add	r20, r20
    1af8:	55 1f       	adc	r21, r21
    1afa:	66 1f       	adc	r22, r22
    1afc:	77 1f       	adc	r23, r23
    1afe:	8a 95       	dec	r24
    1b00:	d1 f7       	brne	.-12     	; 0x1af6 <__unpack_f+0xd4>
    1b02:	70 64       	ori	r23, 0x40	; 64
    1b04:	14 96       	adiw	r26, 0x04	; 4
    1b06:	4d 93       	st	X+, r20
    1b08:	5d 93       	st	X+, r21
    1b0a:	6d 93       	st	X+, r22
    1b0c:	7c 93       	st	X, r23
    1b0e:	17 97       	sbiw	r26, 0x07	; 7
    1b10:	08 95       	ret

00001b12 <__fpcmp_parts_f>:
    1b12:	1f 93       	push	r17
    1b14:	dc 01       	movw	r26, r24
    1b16:	fb 01       	movw	r30, r22
    1b18:	9c 91       	ld	r25, X
    1b1a:	92 30       	cpi	r25, 0x02	; 2
    1b1c:	08 f4       	brcc	.+2      	; 0x1b20 <__fpcmp_parts_f+0xe>
    1b1e:	47 c0       	rjmp	.+142    	; 0x1bae <__fpcmp_parts_f+0x9c>
    1b20:	80 81       	ld	r24, Z
    1b22:	82 30       	cpi	r24, 0x02	; 2
    1b24:	08 f4       	brcc	.+2      	; 0x1b28 <__fpcmp_parts_f+0x16>
    1b26:	43 c0       	rjmp	.+134    	; 0x1bae <__fpcmp_parts_f+0x9c>
    1b28:	94 30       	cpi	r25, 0x04	; 4
    1b2a:	51 f4       	brne	.+20     	; 0x1b40 <__fpcmp_parts_f+0x2e>
    1b2c:	11 96       	adiw	r26, 0x01	; 1
    1b2e:	1c 91       	ld	r17, X
    1b30:	84 30       	cpi	r24, 0x04	; 4
    1b32:	99 f5       	brne	.+102    	; 0x1b9a <__fpcmp_parts_f+0x88>
    1b34:	81 81       	ldd	r24, Z+1	; 0x01
    1b36:	68 2f       	mov	r22, r24
    1b38:	70 e0       	ldi	r23, 0x00	; 0
    1b3a:	61 1b       	sub	r22, r17
    1b3c:	71 09       	sbc	r23, r1
    1b3e:	3f c0       	rjmp	.+126    	; 0x1bbe <__fpcmp_parts_f+0xac>
    1b40:	84 30       	cpi	r24, 0x04	; 4
    1b42:	21 f0       	breq	.+8      	; 0x1b4c <__fpcmp_parts_f+0x3a>
    1b44:	92 30       	cpi	r25, 0x02	; 2
    1b46:	31 f4       	brne	.+12     	; 0x1b54 <__fpcmp_parts_f+0x42>
    1b48:	82 30       	cpi	r24, 0x02	; 2
    1b4a:	b9 f1       	breq	.+110    	; 0x1bba <__fpcmp_parts_f+0xa8>
    1b4c:	81 81       	ldd	r24, Z+1	; 0x01
    1b4e:	88 23       	and	r24, r24
    1b50:	89 f1       	breq	.+98     	; 0x1bb4 <__fpcmp_parts_f+0xa2>
    1b52:	2d c0       	rjmp	.+90     	; 0x1bae <__fpcmp_parts_f+0x9c>
    1b54:	11 96       	adiw	r26, 0x01	; 1
    1b56:	1c 91       	ld	r17, X
    1b58:	11 97       	sbiw	r26, 0x01	; 1
    1b5a:	82 30       	cpi	r24, 0x02	; 2
    1b5c:	f1 f0       	breq	.+60     	; 0x1b9a <__fpcmp_parts_f+0x88>
    1b5e:	81 81       	ldd	r24, Z+1	; 0x01
    1b60:	18 17       	cp	r17, r24
    1b62:	d9 f4       	brne	.+54     	; 0x1b9a <__fpcmp_parts_f+0x88>
    1b64:	12 96       	adiw	r26, 0x02	; 2
    1b66:	2d 91       	ld	r18, X+
    1b68:	3c 91       	ld	r19, X
    1b6a:	13 97       	sbiw	r26, 0x03	; 3
    1b6c:	82 81       	ldd	r24, Z+2	; 0x02
    1b6e:	93 81       	ldd	r25, Z+3	; 0x03
    1b70:	82 17       	cp	r24, r18
    1b72:	93 07       	cpc	r25, r19
    1b74:	94 f0       	brlt	.+36     	; 0x1b9a <__fpcmp_parts_f+0x88>
    1b76:	28 17       	cp	r18, r24
    1b78:	39 07       	cpc	r19, r25
    1b7a:	bc f0       	brlt	.+46     	; 0x1baa <__fpcmp_parts_f+0x98>
    1b7c:	14 96       	adiw	r26, 0x04	; 4
    1b7e:	8d 91       	ld	r24, X+
    1b80:	9d 91       	ld	r25, X+
    1b82:	0d 90       	ld	r0, X+
    1b84:	bc 91       	ld	r27, X
    1b86:	a0 2d       	mov	r26, r0
    1b88:	24 81       	ldd	r18, Z+4	; 0x04
    1b8a:	35 81       	ldd	r19, Z+5	; 0x05
    1b8c:	46 81       	ldd	r20, Z+6	; 0x06
    1b8e:	57 81       	ldd	r21, Z+7	; 0x07
    1b90:	28 17       	cp	r18, r24
    1b92:	39 07       	cpc	r19, r25
    1b94:	4a 07       	cpc	r20, r26
    1b96:	5b 07       	cpc	r21, r27
    1b98:	18 f4       	brcc	.+6      	; 0x1ba0 <__fpcmp_parts_f+0x8e>
    1b9a:	11 23       	and	r17, r17
    1b9c:	41 f0       	breq	.+16     	; 0x1bae <__fpcmp_parts_f+0x9c>
    1b9e:	0a c0       	rjmp	.+20     	; 0x1bb4 <__fpcmp_parts_f+0xa2>
    1ba0:	82 17       	cp	r24, r18
    1ba2:	93 07       	cpc	r25, r19
    1ba4:	a4 07       	cpc	r26, r20
    1ba6:	b5 07       	cpc	r27, r21
    1ba8:	40 f4       	brcc	.+16     	; 0x1bba <__fpcmp_parts_f+0xa8>
    1baa:	11 23       	and	r17, r17
    1bac:	19 f0       	breq	.+6      	; 0x1bb4 <__fpcmp_parts_f+0xa2>
    1bae:	61 e0       	ldi	r22, 0x01	; 1
    1bb0:	70 e0       	ldi	r23, 0x00	; 0
    1bb2:	05 c0       	rjmp	.+10     	; 0x1bbe <__fpcmp_parts_f+0xac>
    1bb4:	6f ef       	ldi	r22, 0xFF	; 255
    1bb6:	7f ef       	ldi	r23, 0xFF	; 255
    1bb8:	02 c0       	rjmp	.+4      	; 0x1bbe <__fpcmp_parts_f+0xac>
    1bba:	60 e0       	ldi	r22, 0x00	; 0
    1bbc:	70 e0       	ldi	r23, 0x00	; 0
    1bbe:	cb 01       	movw	r24, r22
    1bc0:	1f 91       	pop	r17
    1bc2:	08 95       	ret

00001bc4 <__prologue_saves__>:
    1bc4:	2f 92       	push	r2
    1bc6:	3f 92       	push	r3
    1bc8:	4f 92       	push	r4
    1bca:	5f 92       	push	r5
    1bcc:	6f 92       	push	r6
    1bce:	7f 92       	push	r7
    1bd0:	8f 92       	push	r8
    1bd2:	9f 92       	push	r9
    1bd4:	af 92       	push	r10
    1bd6:	bf 92       	push	r11
    1bd8:	cf 92       	push	r12
    1bda:	df 92       	push	r13
    1bdc:	ef 92       	push	r14
    1bde:	ff 92       	push	r15
    1be0:	0f 93       	push	r16
    1be2:	1f 93       	push	r17
    1be4:	cf 93       	push	r28
    1be6:	df 93       	push	r29
    1be8:	cd b7       	in	r28, 0x3d	; 61
    1bea:	de b7       	in	r29, 0x3e	; 62
    1bec:	ca 1b       	sub	r28, r26
    1bee:	db 0b       	sbc	r29, r27
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	f8 94       	cli
    1bf4:	de bf       	out	0x3e, r29	; 62
    1bf6:	0f be       	out	0x3f, r0	; 63
    1bf8:	cd bf       	out	0x3d, r28	; 61
    1bfa:	09 94       	ijmp

00001bfc <__epilogue_restores__>:
    1bfc:	2a 88       	ldd	r2, Y+18	; 0x12
    1bfe:	39 88       	ldd	r3, Y+17	; 0x11
    1c00:	48 88       	ldd	r4, Y+16	; 0x10
    1c02:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c04:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c06:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c08:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c0a:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c0c:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c0e:	b9 84       	ldd	r11, Y+9	; 0x09
    1c10:	c8 84       	ldd	r12, Y+8	; 0x08
    1c12:	df 80       	ldd	r13, Y+7	; 0x07
    1c14:	ee 80       	ldd	r14, Y+6	; 0x06
    1c16:	fd 80       	ldd	r15, Y+5	; 0x05
    1c18:	0c 81       	ldd	r16, Y+4	; 0x04
    1c1a:	1b 81       	ldd	r17, Y+3	; 0x03
    1c1c:	aa 81       	ldd	r26, Y+2	; 0x02
    1c1e:	b9 81       	ldd	r27, Y+1	; 0x01
    1c20:	ce 0f       	add	r28, r30
    1c22:	d1 1d       	adc	r29, r1
    1c24:	0f b6       	in	r0, 0x3f	; 63
    1c26:	f8 94       	cli
    1c28:	de bf       	out	0x3e, r29	; 62
    1c2a:	0f be       	out	0x3f, r0	; 63
    1c2c:	cd bf       	out	0x3d, r28	; 61
    1c2e:	ed 01       	movw	r28, r26
    1c30:	08 95       	ret

00001c32 <_exit>:
    1c32:	f8 94       	cli

00001c34 <__stop_program>:
    1c34:	ff cf       	rjmp	.-2      	; 0x1c34 <__stop_program>
