Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 8C208AEFBC3
	for <lists+amd-gfx@lfdr.de>; Tue,  1 Jul 2025 16:13:18 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1516B10E5B7;
	Tue,  1 Jul 2025 14:13:17 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="HaKJkXyV";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pg1-f182.google.com (mail-pg1-f182.google.com
 [209.85.215.182])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 8FE1110E5B7
 for <amd-gfx@lists.freedesktop.org>; Tue,  1 Jul 2025 14:13:16 +0000 (UTC)
Received: by mail-pg1-f182.google.com with SMTP id
 41be03b00d2f7-b34b770868dso655433a12.2
 for <amd-gfx@lists.freedesktop.org>; Tue, 01 Jul 2025 07:13:16 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1751379196; x=1751983996; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=JyRvlATSbgt740VCzn1FP0H5CBoiMRL3ItdlqiN5NVM=;
 b=HaKJkXyVzNYxZqhCJerrXme526XpqF+dTIPD7BeENGLLI3lidaprHg+YL7rMjR4zsM
 hNE9//Het0D31v7Vu8ahYMUeQ9YS83l5aJCcHC+Wm7huLIB+/JexAqUkcbOSlOi49H5v
 peU0n7x/zgSpYzaJeHag3HG6aiVWnjuoXuRcmqm4nXKkHaMy4mTGlwJ6/caqDfzkH2bt
 M5/T5Vyi5NtvHfH8JBJA32bls3E0KnppsECGjlaQrknlMCcnI2IYc4rHCDuyMtxE/zok
 4GEzWSzNsuvOdwcUWrV6rInI8JKOm6iNwLCuZfAMnm9gri4t11lQnKybrC00KR15m+3s
 NfEA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1751379196; x=1751983996;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=JyRvlATSbgt740VCzn1FP0H5CBoiMRL3ItdlqiN5NVM=;
 b=qK2lpII1VV5y3Or8oB8H1gA4S036gDy1pBo7gRcRb8lLfvv6/eDfAYF3MBmyFROls4
 VGadttz7xia3tEpK+E+DMID8mnhbJwrwBaDNQRX849GlcgMJZphHOy2Y1Hoo6sAyzHth
 GuLiihdiflc8zBaIKVG/CUnoJ0flbgY9AQPBV6rNe37E9mzH60/PIgPpiJJsqySQ95mH
 tFrhBOux0DBwCgr7SRBs5Jc1/7saDWnAsXc2tOExlm/EPl+5NX4gbAP9QoYcSKcsZzjD
 bkPnLqmqxUDVLseZWpZTTlEslb6B07o7zbp1KK38P5egROsN7aLzy5tWdyRm62vcvzQ4
 VDwA==
X-Forwarded-Encrypted: i=1;
 AJvYcCXEFENcWxXw9jIxqFx1Ej6CD7NhMLilqczlyopiXeZd70Nh5nP4Fx+ZM8PYlbqNq5318GntP28x@lists.freedesktop.org
X-Gm-Message-State: AOJu0YyFJF/lZezEbXO5w5d6SUapMtODYoObVnc4JVg7kbcUTTWb3RUo
 0RtFEyV1tcDK+OJKgG107a4BVVEDUlMWYxaLv3G9u39m1PTgNnTT+7Z/tf5NU++HjAB3u8cV/FL
 HM0pRPDK3WQHgBfzvHk3Z3kelr4EFIMgGuQ==
X-Gm-Gg: ASbGncuFgGPyOizz71AjkVNj10yct+f7h461WXuys75QOkHgQKKE/4rAkwqRe2HTbb1
 BOr/kJ0s+6crU2hEJE5CMS8gKrw/nqIquugjWTgI8L2wnGpKSMhyC/YCHQSvp8tK2CQs8Kdvna0
 JE+rtFpQ59N/Cq+wDCKbRR9eMOYjDqF/QddHgBspMBB8t6
X-Google-Smtp-Source: AGHT+IGcHZC5atsBb5qx0DnTJXOw9jLFtLigkNvZfKlt3UFm5dhkzrYqxT7z7zKvqa96ikimFYXxhA8DAssa3nCtKIM=
X-Received: by 2002:a17:90b:1f84:b0:311:e9a6:332e with SMTP id
 98e67ed59e1d1-3193a78c333mr1813462a91.0.1751379195703; Tue, 01 Jul 2025
 07:13:15 -0700 (PDT)
MIME-Version: 1.0
References: <20250623111717.224707-1-srinivasan.shanmugam@amd.com>
 <20250701064459.287603-1-srinivasan.shanmugam@amd.com>
 <CADnq5_OyF=E23TrceinSnt2fFntUB3DBP0cRfUgh9JeAgPfYFw@mail.gmail.com>
 <94f6ae89-5b7d-4541-a119-c0bcf862288c@amd.com>
In-Reply-To: <94f6ae89-5b7d-4541-a119-c0bcf862288c@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Tue, 1 Jul 2025 10:13:03 -0400
X-Gm-Features: Ac12FXwBFahWv1SYkHwNsMAF6codU33Xvi6kGBgBp3plhlZ3se4kPu_tI-zGH_8
Message-ID: <CADnq5_NRNGiZXREnUJP=_OhyPjLT8rXcnteYxUdEtdT79ZV4sA@mail.gmail.com>
Subject: Re: [PATCH v2] drm/amdgpu: Unify Device Aperture in amdgpu_info_ioctl
 for KGD/KFD
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Cc: Srinivasan Shanmugam <srinivasan.shanmugam@amd.com>,
 Alex Deucher <alexander.deucher@amd.com>, 
 amd-gfx@lists.freedesktop.org, David Yat Sin <David.YatSin@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Tue, Jul 1, 2025 at 10:11=E2=80=AFAM Christian K=C3=B6nig
<christian.koenig@amd.com> wrote:
>
> On 01.07.25 16:07, Alex Deucher wrote:
> > On Tue, Jul 1, 2025 at 2:53=E2=80=AFAM Srinivasan Shanmugam
> > <srinivasan.shanmugam@amd.com> wrote:
> >>
> >> This commit refines the amdgpu_info_ioctl function to unify
> >> the reporting of device apertures for both KGD and KFD
> >> subsystems.
> >>
> >> v2:
> >> - Use amdgpu_ip_version() instead of directly accessing
> >>   adev->ip_versions. (Alex)
> >> - Added AMDGPU_VM_ prefix to scratch and LDS base and limit macros.
> >>   (Christian)
> >> - Clarified in comments that the top 16 bits of the 64-bit address mus=
t
> >>   not be 0x0000 or 0xffff to avoid sign extension problems. (Christian=
)
> >>
> >> Cc: David Yat Sin <David.YatSin@amd.com>
> >> Cc: Christian K=C3=B6nig <christian.koenig@amd.com>
> >> Cc: Alex Deucher <alexander.deucher@amd.com>
> >> Signed-off-by: Srinivasan Shanmugam <srinivasan.shanmugam@amd.com>
> >
> > Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
>
> Reviewed-by: Christian K=C3=B6nig <christian.koenig@amd.com> as well.
>
> > But don't commit this yet as we are still waiting on the userspace
> > side to be complete.
>
> Mhm, how do we want to do this with the ROCm?
>
> I mean for Mesa we usually wait for the merge request these days.
>
> For ROCm we just wait for it to end up in thunk or libdrm or what?

Yeah, we usually post a topic branch on github with support for the new fea=
ture.

Alex

>
> Regards,
> Christian.
>
> >
> > Alex
> >
> >> ---
> >>  drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c      | 25 +++++++++++
> >>  drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h       | 23 ++++++++++
> >>  drivers/gpu/drm/amd/amdkfd/kfd_flat_memory.c | 45 ++++---------------=
-
> >>  include/uapi/drm/amdgpu_drm.h                |  6 +++
> >>  4 files changed, 62 insertions(+), 37 deletions(-)
> >>
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c b/drivers/gpu/drm=
/amd/amdgpu/amdgpu_kms.c
> >> index 4aab5e394ce2..76d902342271 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c
> >> @@ -46,6 +46,7 @@
> >>  #include "amdgpu_reset.h"
> >>  #include "amd_pcie.h"
> >>  #include "amdgpu_userq.h"
> >> +#include "amdgpu_vm.h"
> >>
> >>  void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev)
> >>  {
> >> @@ -1031,6 +1032,30 @@ int amdgpu_info_ioctl(struct drm_device *dev, v=
oid *data, struct drm_file *filp)
> >>
> >>                 dev_info->userq_ip_mask =3D amdgpu_userq_get_supported=
_ip_mask(adev);
> >>
> >> +               /* Retrieve Device Apertures */
> >> +               if (amdgpu_ip_version(adev, GC_HWIP, 0) >=3D IP_VERSIO=
N(9, 0, 0)) {
> >> +                       dev_info->lds_base =3D AMDGPU_VM_MAKE_LDS_APP_=
BASE_V9();
> >> +                       dev_info->scratch_base =3D AMDGPU_VM_MAKE_SCRA=
TCH_APP_BASE_V9();
> >> +
> >> +                       dev_info->lds_limit =3D AMDGPU_VM_MAKE_LDS_APP=
_LIMIT(dev_info->lds_base);
> >> +                       dev_info->scratch_limit =3D
> >> +                               AMDGPU_VM_MAKE_SCRATCH_APP_LIMIT(dev_i=
nfo->scratch_base);
> >> +               } else {
> >> +                       dev_info->lds_base =3D AMDGPU_VM_MAKE_LDS_APP_=
BASE_VI();
> >> +                       dev_info->scratch_base =3D AMDGPU_VM_MAKE_SCRA=
TCH_APP_BASE_VI();
> >> +
> >> +                       dev_info->lds_limit =3D AMDGPU_VM_MAKE_LDS_APP=
_LIMIT(dev_info->lds_base);
> >> +                       dev_info->scratch_limit =3D
> >> +                               AMDGPU_VM_MAKE_SCRATCH_APP_LIMIT(dev_i=
nfo->scratch_base);
> >> +               }
> >> +
> >> +               dev_dbg(adev->dev, "Node ID: %u\n", adev->dev->id);
> >> +               dev_dbg(adev->dev, "GPU ID: %u\n", dev_info->device_id=
);
> >> +               dev_dbg(adev->dev, "LDS Base: %llX\n", dev_info->lds_b=
ase);
> >> +               dev_dbg(adev->dev, "LDS Limit: %llX\n", dev_info->lds_=
limit);
> >> +               dev_dbg(adev->dev, "Scratch Base: %llX\n", dev_info->s=
cratch_base);
> >> +               dev_dbg(adev->dev, "Scratch Limit: %llX\n", dev_info->=
scratch_limit);
> >> +
> >>                 ret =3D copy_to_user(out, dev_info,
> >>                                    min((size_t)size, sizeof(*dev_info)=
)) ? -EFAULT : 0;
> >>                 kfree(dev_info);
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h b/drivers/gpu/drm/=
amd/amdgpu/amdgpu_vm.h
> >> index f3ad687125ad..fd8f6da30096 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h
> >> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h
> >> @@ -184,6 +184,29 @@ struct amdgpu_bo_vm;
> >>  #define AMDGPU_VM_USE_CPU_FOR_GFX (1 << 0)
> >>  #define AMDGPU_VM_USE_CPU_FOR_COMPUTE (1 << 1)
> >>
> >> +#define AMDGPU_VM_MAKE_SCRATCH_APP_BASE_VI() \
> >> +       (((uint64_t)(0x1UL) << 61) + 0x100000000L)
> >> +#define AMDGPU_VM_MAKE_SCRATCH_APP_LIMIT(base) \
> >> +       (((uint64_t)(base) & 0xFFFFFFFF00000000UL) | 0xFFFFFFFF)
> >> +
> >> +#define AMDGPU_VM_MAKE_LDS_APP_BASE_VI() \
> >> +       (((uint64_t)(0x1UL) << 61) + 0x0)
> >> +#define AMDGPU_VM_MAKE_LDS_APP_LIMIT(base) \
> >> +       (((uint64_t)(base) & 0xFFFFFFFF00000000UL) | 0xFFFFFFFF)
> >> +
> >> +/* On GFXv9 the LDS and scratch apertures are programmed independentl=
y
> >> + * using the high 16 bits of the 64-bit virtual address. They must be
> >> + * in the hole, which will be the case as long as the high 16 bits ar=
e
> >> + * neither 0x0000 nor 0xffff to avoid sign extension issues.
> >> + *
> >> + * The aperture sizes are still 4GB implicitly.
> >> + *
> >> + * Note: While GPUVM apertures are generally not applicable on GFXv9,
> >> + * there is at least one APU case where GFX9 has a limited GPUVM aper=
ture.
> >> + */
> >> +#define AMDGPU_VM_MAKE_LDS_APP_BASE_V9() ((uint64_t)(0x1UL) << 48)
> >> +#define AMDGPU_VM_MAKE_SCRATCH_APP_BASE_V9() ((uint64_t)(0x2UL) << 48=
)
> >> +
> >>  /* VMPT level enumerate, and the hiberachy is:
> >>   * PDB2->PDB1->PDB0->PTB
> >>   */
> >> diff --git a/drivers/gpu/drm/amd/amdkfd/kfd_flat_memory.c b/drivers/gp=
u/drm/amd/amdkfd/kfd_flat_memory.c
> >> index 1d170dc50df3..291b068aaf8a 100644
> >> --- a/drivers/gpu/drm/amd/amdkfd/kfd_flat_memory.c
> >> +++ b/drivers/gpu/drm/amd/amdkfd/kfd_flat_memory.c
> >> @@ -276,35 +276,6 @@
> >>   * for FLAT_* / S_LOAD operations.
> >>   */
> >>
> >> -#define MAKE_GPUVM_APP_BASE_VI(gpu_num) \
> >> -       (((uint64_t)(gpu_num) << 61) + 0x1000000000000L)
> >> -
> >> -#define MAKE_GPUVM_APP_LIMIT(base, size) \
> >> -       (((uint64_t)(base) & 0xFFFFFF0000000000UL) + (size) - 1)
> >> -
> >> -#define MAKE_SCRATCH_APP_BASE_VI() \
> >> -       (((uint64_t)(0x1UL) << 61) + 0x100000000L)
> >> -
> >> -#define MAKE_SCRATCH_APP_LIMIT(base) \
> >> -       (((uint64_t)base & 0xFFFFFFFF00000000UL) | 0xFFFFFFFF)
> >> -
> >> -#define MAKE_LDS_APP_BASE_VI() \
> >> -       (((uint64_t)(0x1UL) << 61) + 0x0)
> >> -#define MAKE_LDS_APP_LIMIT(base) \
> >> -       (((uint64_t)(base) & 0xFFFFFFFF00000000UL) | 0xFFFFFFFF)
> >> -
> >> -/* On GFXv9 the LDS and scratch apertures are programmed independentl=
y
> >> - * using the high 16 bits of the 64-bit virtual address. They must be
> >> - * in the hole, which will be the case as long as the high 16 bits ar=
e
> >> - * not 0.
> >> - *
> >> - * The aperture sizes are still 4GB implicitly.
> >> - *
> >> - * A GPUVM aperture is not applicable on GFXv9.
> >> - */
> >> -#define MAKE_LDS_APP_BASE_V9() ((uint64_t)(0x1UL) << 48)
> >> -#define MAKE_SCRATCH_APP_BASE_V9() ((uint64_t)(0x2UL) << 48)
> >> -
> >>  /* User mode manages most of the SVM aperture address space. The low
> >>   * 16MB are reserved for kernel use (CWSR trap handler and kernel IB
> >>   * for now).
> >> @@ -319,8 +290,8 @@ static void kfd_init_apertures_vi(struct kfd_proce=
ss_device *pdd, uint8_t id)
> >>          * node id couldn't be 0 - the three MSB bits of
> >>          * aperture shouldn't be 0
> >>          */
> >> -       pdd->lds_base =3D MAKE_LDS_APP_BASE_VI();
> >> -       pdd->lds_limit =3D MAKE_LDS_APP_LIMIT(pdd->lds_base);
> >> +       pdd->lds_base =3D AMDGPU_VM_MAKE_LDS_APP_BASE_VI();
> >> +       pdd->lds_limit =3D AMDGPU_VM_MAKE_LDS_APP_LIMIT(pdd->lds_base)=
;
> >>
> >>         /* dGPUs: SVM aperture starting at 0
> >>          * with small reserved space for kernel.
> >> @@ -336,21 +307,21 @@ static void kfd_init_apertures_vi(struct kfd_pro=
cess_device *pdd, uint8_t id)
> >>         pdd->qpd.cwsr_base =3D SVM_CWSR_BASE;
> >>         pdd->qpd.ib_base =3D SVM_IB_BASE;
> >>
> >> -       pdd->scratch_base =3D MAKE_SCRATCH_APP_BASE_VI();
> >> -       pdd->scratch_limit =3D MAKE_SCRATCH_APP_LIMIT(pdd->scratch_bas=
e);
> >> +       pdd->scratch_base =3D AMDGPU_VM_MAKE_SCRATCH_APP_BASE_VI();
> >> +       pdd->scratch_limit =3D AMDGPU_VM_MAKE_SCRATCH_APP_LIMIT(pdd->s=
cratch_base);
> >>  }
> >>
> >>  static void kfd_init_apertures_v9(struct kfd_process_device *pdd, uin=
t8_t id)
> >>  {
> >> -       pdd->lds_base =3D MAKE_LDS_APP_BASE_V9();
> >> -       pdd->lds_limit =3D MAKE_LDS_APP_LIMIT(pdd->lds_base);
> >> +       pdd->lds_base =3D AMDGPU_VM_MAKE_LDS_APP_BASE_V9();
> >> +       pdd->lds_limit =3D AMDGPU_VM_MAKE_LDS_APP_LIMIT(pdd->lds_base)=
;
> >>
> >>         pdd->gpuvm_base =3D AMDGPU_VA_RESERVED_BOTTOM;
> >>         pdd->gpuvm_limit =3D
> >>                 pdd->dev->kfd->shared_resources.gpuvm_size - 1;
> >>
> >> -       pdd->scratch_base =3D MAKE_SCRATCH_APP_BASE_V9();
> >> -       pdd->scratch_limit =3D MAKE_SCRATCH_APP_LIMIT(pdd->scratch_bas=
e);
> >> +       pdd->scratch_base =3D AMDGPU_VM_MAKE_SCRATCH_APP_BASE_V9();
> >> +       pdd->scratch_limit =3D AMDGPU_VM_MAKE_SCRATCH_APP_LIMIT(pdd->s=
cratch_base);
> >>
> >>         /*
> >>          * Place TBA/TMA on opposite side of VM hole to prevent
> >> diff --git a/include/uapi/drm/amdgpu_drm.h b/include/uapi/drm/amdgpu_d=
rm.h
> >> index 66c4a03ac9f9..f285e9325d06 100644
> >> --- a/include/uapi/drm/amdgpu_drm.h
> >> +++ b/include/uapi/drm/amdgpu_drm.h
> >> @@ -1477,6 +1477,12 @@ struct drm_amdgpu_info_device {
> >>         /* Userq IP mask (1 << AMDGPU_HW_IP_*) */
> >>         __u32 userq_ip_mask;
> >>         __u32 pad;
> >> +
> >> +       /* Additional fields for memory aperture information */
> >> +       __u64 lds_base;          /* LDS base */
> >> +       __u64 lds_limit;         /* LDS limit */
> >> +       __u64 scratch_base;      /* Scratch base */
> >> +       __u64 scratch_limit;     /* Scratch limit */
> >>  };
> >>
> >>  struct drm_amdgpu_info_hw_ip {
> >> --
> >> 2.34.1
> >>
>
