# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL.srcs/sources_1/new/CACHE.vhd" \
"../../../../VHDL.srcs/sim_1/new/TB_CACHE.vhd" \

# Do not sort compile order
nosort
