;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -277, <-125
	CMP @-127, @100
	MOV @121, 106
	SUB 10, 10
	SUB <121, 106
	ADD 210, 60
	JMN @4, 46
	MOV <-903, <-30
	MOV -1, <-30
	SUB -277, <-125
	MOV <-903, <-30
	MOV -1, <-30
	MOV -1, <-26
	MOV -1, <-30
	SLT 0, 190
	SUB @0, @2
	MOV @121, 106
	SUB <123, -136
	MOV 4, 19
	DJN 40, 190
	ADD #277, <0
	SUB #-0, @4
	SLT 230, 360
	MOV <-903, <-30
	SUB @0, @2
	MOV @121, 106
	MOV @121, 106
	MOV -1, <-26
	SLT 30, @118
	MOV -1, <-26
	DJN 210, 60
	MOV <-903, <-30
	DJN 210, 60
	MOV <-903, <-30
	SUB <123, -136
	SPL @4, 46
	SUB @0, @2
	JMN @277, @0
	SUB @0, @2
	JMN @277, @0
	SPL 0, <753
	MOV -1, <-30
	JMP @12, #300
	MOV -1, <-30
	SPL 0, <753
