$date
	Wed Sep 29 18:51:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_adders $end
$scope module UUT $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var reg 1 # c $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$scope module test_adders $end
$scope module UUTF $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c_in $end
$var reg 1 ( c $end
$var reg 1 ) y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
x'
0&
0%
0$
0#
0"
0!
$end
#1000
1$
1!
1%
#2000
1"
1&
0!
0%
#3000
1#
0$
1(
1!
1%
#4000
0#
0(
0)
0"
0&
0!
0%
0'
#5000
1$
1)
1"
1&
#6000
0"
0&
1!
1%
#7000
1#
0$
1(
0)
1"
1&
#8000
0#
0(
1)
0"
0&
0!
0%
1'
#9000
1$
0)
1"
1&
#10000
0"
0&
1!
1%
#11000
1#
0$
1(
1)
1"
1&
#12000
