Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 13:31:02 2023
| Host         : DESKTOP-T99OIQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line109/divided_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line73/finished_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.648        0.000                      0                   83        0.205        0.000                      0                   83        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.648        0.000                      0                   83        0.205        0.000                      0                   83        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.766ns (19.864%)  route 3.090ns (80.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.009     9.043    nolabel_line109/divided_clk
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.511    14.883    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[29]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.691    nolabel_line109/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.766ns (19.864%)  route 3.090ns (80.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.009     9.043    nolabel_line109/divided_clk
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.511    14.883    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[30]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.691    nolabel_line109/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.766ns (19.864%)  route 3.090ns (80.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.009     9.043    nolabel_line109/divided_clk
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.511    14.883    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line109/counter_value_reg[31]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.691    nolabel_line109/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.867     8.901    nolabel_line109/divided_clk
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.884    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[25]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    nolabel_line109/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.867     8.901    nolabel_line109/divided_clk
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.884    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[26]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    nolabel_line109/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.867     8.901    nolabel_line109/divided_clk
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.884    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[27]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    nolabel_line109/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.623%)  route 2.948ns (79.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.867     8.901    nolabel_line109/divided_clk
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.884    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[28]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    nolabel_line109/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.766ns (20.740%)  route 2.927ns (79.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.846     8.880    nolabel_line109/divided_clk
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.888    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[13]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    14.696    nolabel_line109/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.766ns (20.740%)  route 2.927ns (79.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.846     8.880    nolabel_line109/divided_clk
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.888    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[14]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    14.696    nolabel_line109/counter_value_reg[14]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 nolabel_line109/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.766ns (20.740%)  route 2.927ns (79.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.635     5.187    nolabel_line109/divided_clk_reg_0
    SLICE_X2Y13          FDRE                                         r  nolabel_line109/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  nolabel_line109/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     7.124    nolabel_line109/counter_value[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  nolabel_line109/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.662     7.910    nolabel_line109/counter_value[31]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  nolabel_line109/counter_value[31]_i_1/O
                         net (fo=33, routed)          0.846     8.880    nolabel_line109/divided_clk
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.888    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[15]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    14.696    nolabel_line109/counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  5.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line73/_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/finished_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.547     1.460    nolabel_line73/finished_reg_0
    SLICE_X29Y76         FDRE                                         r  nolabel_line73/_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  nolabel_line73/_rdy_reg/Q
                         net (fo=2, routed)           0.069     1.657    nolabel_line73/_rdy
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.099     1.756 r  nolabel_line73/finished_i_1/O
                         net (fo=1, routed)           0.000     1.756    nolabel_line73/finished_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  nolabel_line73/finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.814     1.972    nolabel_line73/finished_reg_0
    SLICE_X29Y76         FDRE                                         r  nolabel_line73/finished_reg/C
                         clock pessimism             -0.511     1.460    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     1.551    nolabel_line73/finished_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.506    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line109/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.117     1.765    nolabel_line109/counter_value[12]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  nolabel_line109/counter_value0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.873    nolabel_line109/p_1_in[12]
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.021    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.611    nolabel_line109/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.503    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  nolabel_line109/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.117     1.762    nolabel_line109/counter_value[28]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  nolabel_line109/counter_value0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.870    nolabel_line109/p_1_in[28]
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.017    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line109/counter_value_reg[28]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.608    nolabel_line109/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.504    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y17          FDRE                                         r  nolabel_line109/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  nolabel_line109/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.117     1.763    nolabel_line109/counter_value[24]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  nolabel_line109/counter_value0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.871    nolabel_line109/p_1_in[24]
    SLICE_X3Y17          FDRE                                         r  nolabel_line109/counter_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     2.018    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y17          FDRE                                         r  nolabel_line109/counter_value_reg[24]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.609    nolabel_line109/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.506    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line109/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.119     1.767    nolabel_line109/counter_value[16]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  nolabel_line109/counter_value0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.875    nolabel_line109/p_1_in[16]
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.020    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y15          FDRE                                         r  nolabel_line109/counter_value_reg[16]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.611    nolabel_line109/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.507    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y12          FDRE                                         r  nolabel_line109/counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  nolabel_line109/counter_value_reg[4]/Q
                         net (fo=2, routed)           0.120     1.769    nolabel_line109/counter_value[4]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  nolabel_line109/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line109/p_1_in[4]
    SLICE_X3Y12          FDRE                                         r  nolabel_line109/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.022    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y12          FDRE                                         r  nolabel_line109/counter_value_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.612    nolabel_line109/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.505    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line109/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  nolabel_line109/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.120     1.767    nolabel_line109/counter_value[20]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  nolabel_line109/counter_value0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.875    nolabel_line109/p_1_in[20]
    SLICE_X3Y16          FDRE                                         r  nolabel_line109/counter_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     2.019    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y16          FDRE                                         r  nolabel_line109/counter_value_reg[20]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.610    nolabel_line109/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.506    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line109/counter_value_reg[8]/Q
                         net (fo=2, routed)           0.120     1.768    nolabel_line109/counter_value[8]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  nolabel_line109/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.876    nolabel_line109/p_1_in[8]
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.021    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[8]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.611    nolabel_line109/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.506    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line109/counter_value_reg[5]/Q
                         net (fo=2, routed)           0.114     1.761    nolabel_line109/counter_value[5]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  nolabel_line109/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.876    nolabel_line109/p_1_in[5]
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.021    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y13          FDRE                                         r  nolabel_line109/counter_value_reg[5]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.611    nolabel_line109/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line109/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line109/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.506    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line109/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.116     1.764    nolabel_line109/counter_value[9]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  nolabel_line109/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.879    nolabel_line109/p_1_in[9]
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.021    nolabel_line109/divided_clk_reg_0
    SLICE_X3Y14          FDRE                                         r  nolabel_line109/counter_value_reg[9]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.611    nolabel_line109/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       adc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X2Y13     nolabel_line109/counter_value_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y14     nolabel_line109/counter_value_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y14     nolabel_line109/counter_value_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y14     nolabel_line109/counter_value_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y15     nolabel_line109/counter_value_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y15     nolabel_line109/counter_value_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y15     nolabel_line109/counter_value_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X3Y15     nolabel_line109/counter_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y13     nolabel_line109/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y13     nolabel_line109/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y15     nolabel_line109/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y15     nolabel_line109/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y13     nolabel_line109/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y13     nolabel_line109/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y14     nolabel_line109/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y15     nolabel_line109/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X3Y15     nolabel_line109/counter_value_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 3.963ns (46.586%)  route 4.544ns (53.414%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[1]/Q
                         net (fo=1, routed)           4.544     5.000    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507     8.508 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.508    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 3.995ns (65.732%)  route 2.083ns (34.268%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]/Q
                         net (fo=1, routed)           2.083     2.539    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     6.078 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.078    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.002ns (67.360%)  route 1.939ns (32.640%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=1, routed)           1.939     2.395    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     5.941 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.941    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.695ns  (logic 0.828ns (17.637%)  route 3.867ns (82.363%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.600     4.695    counter[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.695ns  (logic 0.828ns (17.637%)  route 3.867ns (82.363%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.600     4.695    counter[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.695ns  (logic 0.828ns (17.637%)  route 3.867ns (82.363%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.600     4.695    counter[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.695ns  (logic 0.828ns (17.637%)  route 3.867ns (82.363%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.600     4.695    counter[31]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.686ns  (logic 0.828ns (17.671%)  route 3.858ns (82.329%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.591     4.686    counter[31]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.686ns  (logic 0.828ns (17.671%)  route 3.858ns (82.329%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.591     4.686    counter[31]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.686ns  (logic 0.828ns (17.671%)  route 3.858ns (82.329%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.869     1.325    counter[26]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  counter[31]_i_7/O
                         net (fo=1, routed)           0.433     1.882    counter[31]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.006 r  counter[31]_i_3/O
                         net (fo=7, routed)           0.964     2.970    counter[31]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  counter[31]_i_1/O
                         net (fo=32, routed)          1.591     4.686    counter[31]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.142     0.283    counter[1]
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.045     0.328 r  led[2]_i_2/O
                         net (fo=2, routed)           0.000     0.328    p_0_out[2]
    SLICE_X1Y14          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    counter[15]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[16]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    counter[23]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[24]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  counter_reg[27]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.133     0.274    counter[27]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[28]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.133     0.274    counter[7]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[8]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.134     0.275    counter[11]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[12]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.134     0.275    counter[19]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[20]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  counter_reg[31]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.134     0.275    counter[31]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[31]_i_2_n_5
    SLICE_X0Y21          FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.187     0.351    counter[0]
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    counter[0]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    counter[15]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    counter_reg[16]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





