// Seed: 2617078409
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  wor   id_2
);
  genvar id_4;
  module_2 modCall_1 ();
  logic id_5;
  ;
  assign id_4 = 1;
  wire [-1 : -1] id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    output supply1 id_6
    , id_8
);
  wire id_9;
  xor primCall (id_1, id_0, id_5, id_8, id_9, id_2, id_3);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
endmodule
module module_2;
  wire id_1;
  assign module_0.id_4 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd62
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  logic id_3 = -1;
  logic id_4;
  logic [-1 : -1] id_5;
  ;
  wire [id_1 : id_2] id_6;
  wire id_7;
  module_2 modCall_1 ();
endmodule
