# Â© Copyright 2020 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

 set_property PACKAGE_PIN AF47     [get_ports "CH0_DDR4_0_0_dqs_t[4]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P0_700
 set_property PACKAGE_PIN AF46     [get_ports "CH0_DDR4_0_0_dqs_c[4]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P1_700
 set_property PACKAGE_PIN AD47     [get_ports "CH0_DDR4_0_0_dq[39]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P10_700
 set_property PACKAGE_PIN AE47     [get_ports "CH0_DDR4_0_0_dq[38]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P11_700
 set_property PACKAGE_PIN AH43     [get_ports "CH0_DDR4_0_0_dqs_t[5]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P12_700
 set_property PACKAGE_PIN AG44     [get_ports "CH0_DDR4_0_0_dqs_c[5]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P13_700
 set_property PACKAGE_PIN AD44     [get_ports "CH0_DDR4_0_0_dq[43]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P14_700
 set_property PACKAGE_PIN AE44     [get_ports "CH0_DDR4_0_0_dq[42]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P15_700
 set_property PACKAGE_PIN AJ44     [get_ports "CH0_DDR4_0_0_dq[41]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P16_700
 set_property PACKAGE_PIN AJ45     [get_ports "CH0_DDR4_0_0_dq[40]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P17_700
 set_property PACKAGE_PIN AH45     [get_ports "CH0_DDR4_0_0_dm_n[5]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P18_700
 set_property PACKAGE_PIN AD45     [get_ports "CH0_DDR4_0_0_dq[35]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P2_700
 set_property PACKAGE_PIN AK44     [get_ports "CH0_DDR4_0_0_dq[45]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P20_700
 set_property PACKAGE_PIN AK45     [get_ports "CH0_DDR4_0_0_dq[44]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P21_700
 set_property PACKAGE_PIN AF44     [get_ports "CH0_DDR4_0_0_dq[47]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P22_700
 set_property PACKAGE_PIN AE45     [get_ports "CH0_DDR4_0_0_dq[46]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P23_700
 set_property PACKAGE_PIN AF39     [get_ports "CH0_DDR4_0_0_dqs_t[6]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P24_700
 set_property PACKAGE_PIN AF40     [get_ports "CH0_DDR4_0_0_dqs_c[6]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P25_700
 set_property PACKAGE_PIN AC39     [get_ports "CH0_DDR4_0_0_dq[51]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P26_700
 set_property PACKAGE_PIN AD40     [get_ports "CH0_DDR4_0_0_dq[50]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P27_700
 set_property PACKAGE_PIN AH40     [get_ports "CH0_DDR4_0_0_dq[49]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P28_700
 set_property PACKAGE_PIN AH41     [get_ports "CH0_DDR4_0_0_dq[48]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P29_700
 set_property PACKAGE_PIN AE46     [get_ports "CH0_DDR4_0_0_dq[34]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P3_700
 set_property PACKAGE_PIN AG41     [get_ports "CH0_DDR4_0_0_dm_n[6]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P30_700
 set_property PACKAGE_PIN AH39     [get_ports "CH0_DDR4_0_0_dq[52]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P32_700
 set_property PACKAGE_PIN AJ40     [get_ports "CH0_DDR4_0_0_dq[53]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P33_700
 set_property PACKAGE_PIN AE40     [get_ports "CH0_DDR4_0_0_dq[55]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P34_700
 set_property PACKAGE_PIN AD41     [get_ports "CH0_DDR4_0_0_dq[54]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P35_700
 set_property PACKAGE_PIN AE38     [get_ports "CH0_DDR4_0_0_dqs_t[7]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P36_700
 set_property PACKAGE_PIN AF37     [get_ports "CH0_DDR4_0_0_dqs_c[7]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P37_700
 set_property PACKAGE_PIN AC37     [get_ports "CH0_DDR4_0_0_dq[59]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P38_700
 set_property PACKAGE_PIN AD37     [get_ports "CH0_DDR4_0_0_dq[58]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P39_700
 set_property PACKAGE_PIN AH47     [get_ports "CH0_DDR4_0_0_dq[33]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P4_700
 set_property PACKAGE_PIN AG37     [get_ports "CH0_DDR4_0_0_dq[56]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P40_700
 set_property PACKAGE_PIN AH38     [get_ports "CH0_DDR4_0_0_dq[57]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P41_700
 set_property PACKAGE_PIN AG39     [get_ports "CH0_DDR4_0_0_dm_n[7]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P42_700
 set_property PACKAGE_PIN AH37     [get_ports "CH0_DDR4_0_0_dq[60]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P44_700
 set_property PACKAGE_PIN AJ38     [get_ports "CH0_DDR4_0_0_dq[61]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P45_700
 set_property PACKAGE_PIN AD38     [get_ports "CH0_DDR4_0_0_dq[63]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P46_700
 set_property PACKAGE_PIN AD39     [get_ports "CH0_DDR4_0_0_dq[62]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P47_700
 #set_property PACKAGE_PIN AE42     [get_ports "sys_clk0_0_clk_p[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P48_700
 #set_property PACKAGE_PIN AF43     [get_ports "sys_clk0_0_clk_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P49_700
 set_property PACKAGE_PIN AJ47     [get_ports "CH0_DDR4_0_0_dq[32]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P5_700
 set_property PACKAGE_PIN AD42     [get_ports "CH0_DDR4_0_0_reset_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P50_700
 #set_property PACKAGE_PIN AD43     [get_ports "CH0_DDR4_0_0_alert_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P51_700
 set_property PACKAGE_PIN AH46     [get_ports "CH0_DDR4_0_0_dm_n[4]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P6_700
 set_property PACKAGE_PIN AK46     [get_ports "CH0_DDR4_0_0_dq[37]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P8_700
 set_property PACKAGE_PIN AK47     [get_ports "CH0_DDR4_0_0_dq[36]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P9_700
 #set_property PACKAGE_PIN AP47     [get_ports "CH0_DDR4_0_0_odt[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P55_701
 #set_property PACKAGE_PIN AM46     [get_ports "CH0_DDR4_0_0_adr[17]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P64_701
 set_property PACKAGE_PIN AN47     [get_ports "CH0_DDR4_0_0_adr[8]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P65_701
 set_property PACKAGE_PIN AR46     [get_ports "CH0_DDR4_0_0_ck_t[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P66_701
 set_property PACKAGE_PIN AT46     [get_ports "CH0_DDR4_0_0_ck_c[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P67_701
 set_property PACKAGE_PIN AP43     [get_ports "CH0_DDR4_0_0_adr[7]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P68_701
 set_property PACKAGE_PIN AT44     [get_ports "CH0_DDR4_0_0_adr[9]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P70_701
 set_property PACKAGE_PIN AU44     [get_ports "CH0_DDR4_0_0_adr[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P71_701
 set_property PACKAGE_PIN AT47     [get_ports "CH0_DDR4_0_0_bg[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P72_701
 set_property PACKAGE_PIN AR47     [get_ports "CH0_DDR4_0_0_act_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L9N_GC_XCC_N3P1_M0P73_701
 set_property PACKAGE_PIN AL46     [get_ports "CH0_DDR4_0_0_adr[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P56_701
 set_property PACKAGE_PIN AU45     [get_ports "CH0_DDR4_0_0_adr[13]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P74_701
 #set_property PACKAGE_PIN AU46     [get_ports "CH0_DDR4_0_0_cke[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P75_701
 set_property PACKAGE_PIN AR44     [get_ports "CH0_DDR4_0_0_adr[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P76_701
 set_property PACKAGE_PIN AR45     [get_ports "CH0_DDR4_0_0_cke[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P77_701
 set_property PACKAGE_PIN AK40     [get_ports "CH0_DDR4_0_0_adr[15]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P78_701
 set_property PACKAGE_PIN AK38     [get_ports "CH0_DDR4_0_0_adr[11]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P81_701
 set_property PACKAGE_PIN AL41     [get_ports "CH0_DDR4_0_0_adr[4]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P82_701
 set_property PACKAGE_PIN AM41     [get_ports "CH0_DDR4_0_0_adr[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P83_701
 set_property PACKAGE_PIN AL47     [get_ports "CH0_DDR4_0_0_ba[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P57_701
 set_property PACKAGE_PIN AK39     [get_ports "CH0_DDR4_0_0_adr[14]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M0P85_701
 set_property PACKAGE_PIN AM39     [get_ports "CH0_DDR4_0_0_odt[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P86_701
 #set_property PACKAGE_PIN AM40     [get_ports "CH0_DDR4_0_0_cs_n[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P87_701
 set_property PACKAGE_PIN AL37     [get_ports "CH0_DDR4_0_0_adr[5]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P88_701
 set_property PACKAGE_PIN AM38     [get_ports "CH0_DDR4_0_0_adr[6]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P89_701
 set_property PACKAGE_PIN AP40     [get_ports "CH0_DDR4_0_0_dqs_t[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P90_701
 set_property PACKAGE_PIN AP41     [get_ports "CH0_DDR4_0_0_dqs_c[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P91_701
 set_property PACKAGE_PIN AM37     [get_ports "CH0_DDR4_0_0_dq[24]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P92_701
 set_property PACKAGE_PIN AN38     [get_ports "CH0_DDR4_0_0_dq[25]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P93_701
 #set_property PACKAGE_PIN AM44     [get_ports "CH0_DDR4_0_0_cs_n[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P58_701
 set_property PACKAGE_PIN AR39     [get_ports "CH0_DDR4_0_0_dq[26]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P94_701
 set_property PACKAGE_PIN AT39     [get_ports "CH0_DDR4_0_0_dq[27]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P95_701
 set_property PACKAGE_PIN AR42     [get_ports "CH0_DDR4_0_0_dm_n[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P96_701
 set_property PACKAGE_PIN AT40     [get_ports "CH0_DDR4_0_0_dq[28]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P98_701
 set_property PACKAGE_PIN AT41     [get_ports "CH0_DDR4_0_0_dq[29]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P99_701
 set_property PACKAGE_PIN AP39     [get_ports "CH0_DDR4_0_0_dq[30]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P100_701
 set_property PACKAGE_PIN AN40     [get_ports "CH0_DDR4_0_0_dq[31]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P101_701
 #set_property PACKAGE_PIN AM43     [get_ports "CH0_DDR4_0_0_par[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P102_701
 set_property PACKAGE_PIN AN43     [get_ports "CH0_DDR4_0_0_ba[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P103_701
 #set_property PACKAGE_PIN AM45     [get_ports "CH0_DDR4_0_0_cs_n[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P59_701
 set_property PACKAGE_PIN AL42     [get_ports "CH0_DDR4_0_0_adr[10]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P105_701
 set_property PACKAGE_PIN AN42     [get_ports "CH0_DDR4_0_0_adr[12]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P106_701
 set_property PACKAGE_PIN AP42     [get_ports "CH0_DDR4_0_0_bg[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P107_701
 #set_property PACKAGE_PIN AP45     [get_ports "CH0_DDR4_0_0_ck_t[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P60_701
 #set_property PACKAGE_PIN AN45     [get_ports "CH0_DDR4_0_0_ck_c[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M0P61_701
 set_property PACKAGE_PIN AL43     [get_ports "CH0_DDR4_0_0_cs_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P62_701
 set_property PACKAGE_PIN AL44     [get_ports "CH0_DDR4_0_0_adr[16]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P63_701
 #set_property PACKAGE_PIN AY47     [get_ports "CH0_DDR4_0_0_dqs_t[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P108_702
 #set_property PACKAGE_PIN BA46     [get_ports "CH0_DDR4_0_0_dqs_c[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P109_702
 #set_property PACKAGE_PIN AY46     [get_ports "CH0_DDR4_0_0_dq[71]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P118_702
 #set_property PACKAGE_PIN AW47     [get_ports "CH0_DDR4_0_0_dq[70]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P119_702
 set_property PACKAGE_PIN AY45     [get_ports "CH0_DDR4_0_0_dqs_t[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P120_702
 set_property PACKAGE_PIN BA44     [get_ports "CH0_DDR4_0_0_dqs_c[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P121_702
 set_property PACKAGE_PIN AW44     [get_ports "CH0_DDR4_0_0_dq[19]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P122_702
 set_property PACKAGE_PIN AV45     [get_ports "CH0_DDR4_0_0_dq[18]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P123_702
 set_property PACKAGE_PIN BC45     [get_ports "CH0_DDR4_0_0_dq[17]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P124_702
 set_property PACKAGE_PIN BD45     [get_ports "CH0_DDR4_0_0_dq[16]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P125_702
 set_property PACKAGE_PIN BB44     [get_ports "CH0_DDR4_0_0_dm_n[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P126_702
 #set_property PACKAGE_PIN AV46     [get_ports "CH0_DDR4_0_0_dq[67]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P110_702
 set_property PACKAGE_PIN BD44     [get_ports "CH0_DDR4_0_0_dq[20]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P128_702
 set_property PACKAGE_PIN BE45     [get_ports "CH0_DDR4_0_0_dq[21]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P129_702
 set_property PACKAGE_PIN AY44     [get_ports "CH0_DDR4_0_0_dq[23]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P130_702
 set_property PACKAGE_PIN AW45     [get_ports "CH0_DDR4_0_0_dq[22]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P131_702
 set_property PACKAGE_PIN AY42     [get_ports "CH0_DDR4_0_0_dqs_t[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P132_702
 set_property PACKAGE_PIN BA43     [get_ports "CH0_DDR4_0_0_dqs_c[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P133_702
 set_property PACKAGE_PIN AV42     [get_ports "CH0_DDR4_0_0_dq[10]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P134_702
 set_property PACKAGE_PIN AV43     [get_ports "CH0_DDR4_0_0_dq[11]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P135_702
 set_property PACKAGE_PIN BC42     [get_ports "CH0_DDR4_0_0_dq[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P136_702
 set_property PACKAGE_PIN BC43     [get_ports "CH0_DDR4_0_0_dq[9]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P137_702
 #set_property PACKAGE_PIN AV47     [get_ports "CH0_DDR4_0_0_dq[66]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P111_702
 set_property PACKAGE_PIN BB43     [get_ports "CH0_DDR4_0_0_dm_n[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P138_702
 set_property PACKAGE_PIN BD42     [get_ports "CH0_DDR4_0_0_dq[13]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P140_702
 set_property PACKAGE_PIN BE42     [get_ports "CH0_DDR4_0_0_dq[12]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P141_702
 set_property PACKAGE_PIN AW42     [get_ports "CH0_DDR4_0_0_dq[15]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P142_702
 set_property PACKAGE_PIN AW43     [get_ports "CH0_DDR4_0_0_dq[14]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P143_702
 set_property PACKAGE_PIN AY41     [get_ports "CH0_DDR4_0_0_dqs_t[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P144_702
 set_property PACKAGE_PIN BA41     [get_ports "CH0_DDR4_0_0_dqs_c[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P145_702
 set_property PACKAGE_PIN AU41     [get_ports "CH0_DDR4_0_0_dq[3]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P146_702
 set_property PACKAGE_PIN AV41     [get_ports "CH0_DDR4_0_0_dq[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P147_702
 #set_property PACKAGE_PIN BC46     [get_ports "CH0_DDR4_0_0_dq[64]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P112_702
 set_property PACKAGE_PIN BE41     [get_ports "CH0_DDR4_0_0_dq[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P148_702
 set_property PACKAGE_PIN BF41     [get_ports "CH0_DDR4_0_0_dq[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P149_702
 set_property PACKAGE_PIN BC41     [get_ports "CH0_DDR4_0_0_dm_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P150_702
 set_property PACKAGE_PIN BG41     [get_ports "CH0_DDR4_0_0_dq[4]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P152_702
 set_property PACKAGE_PIN BF42     [get_ports "CH0_DDR4_0_0_dq[5]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P153_702
 set_property PACKAGE_PIN AW40     [get_ports "CH0_DDR4_0_0_dq[7]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P154_702
 set_property PACKAGE_PIN AW41     [get_ports "CH0_DDR4_0_0_dq[6]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P155_702
 #set_property PACKAGE_PIN BC47     [get_ports "CH0_DDR4_0_0_dq[65]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P113_702
 #set_property PACKAGE_PIN BB46     [get_ports "CH0_DDR4_0_0_dm_n[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P114_702
 #set_property PACKAGE_PIN BE46     [get_ports "CH0_DDR4_0_0_dq[68]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P116_702
 #set_property PACKAGE_PIN BD47     [get_ports "CH0_DDR4_0_0_dq[69]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P117_702
 set_property DRIVE 8 [get_ports {CH0_DDR4_0_0_reset_n[0]}]

##create_clock -name sys_clk0_0_clk_p -period 10 [get_ports {sys_clk0_0_clk_p}]
#set_clock_uncertainty -hold 0.200 [get_clocks clkout1_primitive]

set_property PACKAGE_PIN AE42  [get_ports sys_clk0_0_clk_p]
set_property PACKAGE_PIN AF43  [get_ports sys_clk0_0_clk_n]

#set_property IOSTANDARD DIFF_LVSTL_11 [get_ports SYS_CLK1_IN_0_clk_p]
#set_property IOSTANDARD DIFF_LVSTL_11 [get_ports SYS_CLK1_IN_0_clk_n]


