// Seed: 371681965
module module_0 #(
    parameter id_5 = 32'd0
) (
    output wor id_0,
    input  wor id_1
);
  logic id_3, id_4;
  wire _id_5;
  logic [7:0][id_5 : 1 'h0] id_6;
  logic [-1 : -1 'b0] id_7, id_8;
  assign id_6[1] = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5
    , id_37,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input wor id_15,
    input wor id_16,
    output wand id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20,
    output wire id_21,
    input tri0 id_22,
    input supply0 id_23,
    output tri1 id_24,
    output wand id_25,
    output uwire id_26,
    input tri0 id_27,
    input wor id_28,
    input supply1 id_29,
    input wire id_30
    , id_38,
    output wor id_31,
    input supply0 id_32,
    input supply0 id_33,
    input supply1 id_34,
    input supply1 id_35
);
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign id_0 = id_35;
endmodule
