-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Sat May  9 14:11:36 2020
-- Host        : buflightdev running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_dma_1_sim_netlist.vhdl
-- Design      : design_1_axi_dma_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_init_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_new_reg[31]\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tready\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
begin
  Q(46 downto 0) <= \^q\(46 downto 0);
  s_axis_s2mm_cmd_tready <= \^s_axis_s2mm_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(10),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(11),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(12),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(13),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(14),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(15),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(16),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(17),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(18),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(19),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(20),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(21),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(22),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(23),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(24),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(25),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(26),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(27),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(28),
      Q => \^q\(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(29),
      Q => \^q\(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(30),
      Q => \^q\(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(31),
      Q => \^q\(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(32),
      Q => \^q\(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(33),
      Q => \^q\(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(34),
      Q => \^q\(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(35),
      Q => \^q\(35),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(36),
      Q => \^q\(36),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(37),
      Q => \^q\(37),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(38),
      Q => \^q\(38),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(39),
      Q => \^q\(39),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(40),
      Q => \^q\(40),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(41),
      Q => \^q\(41),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(42),
      Q => \^q\(42),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(43),
      Q => \^q\(43),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(44),
      Q => \^q\(44),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(45),
      Q => \^q\(45),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(46),
      Q => \^q\(46),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(6),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(7),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(8),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_S2MM.queue_dout2_new_reg[31]\(9),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      Q => \^s_axis_s2mm_cmd_tready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0808000F08080"
    )
        port map (
      I0 => \^s_axis_s2mm_cmd_tready\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_input_reg_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_psm_halt,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => \^q\(13),
      I3 => \^q\(12),
      I4 => \^q\(7),
      I5 => \^q\(10),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(9),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(8),
      I5 => \^q\(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(11),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 31 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair231";
begin
  \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ <= \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(8),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(18),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(10)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(19),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(11)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(20),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(12)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(21),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(9),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(1)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(10),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(2)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(11),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(3)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(12),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(4)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(13),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(5)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(14),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(6)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(15),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(7)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(16),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(8)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(17),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(9)
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(5),
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(4),
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => p_8_out,
      I3 => m_axis_s2mm_sts_tdata_int(4),
      I4 => m_axis_s2mm_sts_tdata_int(31),
      O => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_8_out,
      I1 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      I2 => m_axis_s2mm_sts_tdata_int(6),
      O => s2mm_slverr_i
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(5),
      Q => m_axis_s2mm_sts_tdata_int(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(6),
      Q => m_axis_s2mm_sts_tdata_int(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(7),
      Q => m_axis_s2mm_sts_tdata_int(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(8),
      Q => m_axis_s2mm_sts_tdata_int(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(9),
      Q => m_axis_s2mm_sts_tdata_int(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(10),
      Q => m_axis_s2mm_sts_tdata_int(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(11),
      Q => m_axis_s2mm_sts_tdata_int(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(12),
      Q => m_axis_s2mm_sts_tdata_int(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(13),
      Q => m_axis_s2mm_sts_tdata_int(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(14),
      Q => m_axis_s2mm_sts_tdata_int(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(15),
      Q => m_axis_s2mm_sts_tdata_int(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(16),
      Q => m_axis_s2mm_sts_tdata_int(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(17),
      Q => m_axis_s2mm_sts_tdata_int(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(0),
      Q => m_axis_s2mm_sts_tdata_int(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(1),
      Q => m_axis_s2mm_sts_tdata_int(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(2),
      Q => m_axis_s2mm_sts_tdata_int(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(3),
      Q => m_axis_s2mm_sts_tdata_int(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      D => D(4),
      Q => m_axis_s2mm_sts_tdata_int(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^indeterminate_btt_mode.s2mm_brcvd_reg[0]\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => sig_init_done_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  port (
    sig_realign_calc_err_reg_reg_0 : out STD_LOGIC;
    sig_csm_ld_xfer : out STD_LOGIC;
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    sig_input_reg_empty_reg_0 : out STD_LOGIC;
    sig_input_reg_empty_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_11_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    \sig_xfer_len_reg_reg[1]_0\ : out STD_LOGIC;
    \sig_xfer_len_reg_reg[2]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_child_qual_first_of_2_reg_0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_input_reg_empty_reg_2 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : in STD_LOGIC;
    sig_csm_state_ns1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  signal \FSM_sequential_sig_csm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal sig_btt_cntr0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sig_btt_cntr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr[13]_i_1_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_15_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_7 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_child_addr_cntr_lsh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_child_addr_cntr_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_7 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_7 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal \^sig_csm_ld_xfer\ : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_csm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_csm_state : signal is "yes";
  signal sig_csm_state_ns19_out : STD_LOGIC;
  signal sig_dre_dest_align : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_0\ : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_1\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of sig_psm_state : signal is "yes";
  signal sig_psm_state_ns1 : STD_LOGIC;
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal \^sig_realign_calc_err_reg_reg_0\ : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_3_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_7_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_8_n_0 : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_9_n_0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sig_realigner_btt2[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal \^sig_xfer_addr_reg_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_xfer_len_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_xfer_len_reg_reg[1]_0\ : STD_LOGIC;
  signal \^sig_xfer_len_reg_reg[2]_0\ : STD_LOGIC;
  signal NLW_sig_btt_cntr0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_btt_cntr0_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_btt_cntr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_btt_cntr0_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_csm_state_reg[0]\ : label is "ch_init:000,wait_for_pcmd:001,ch_wait_for_sf_cmd:100,ch_ld_child_cmd:101,ch_chk_if_done:110,ch_error_trap1:010,ch_error_trap2:011";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_csm_state_reg[1]\ : label is "ch_init:000,wait_for_pcmd:001,ch_wait_for_sf_cmd:100,ch_ld_child_cmd:101,ch_chk_if_done:110,ch_error_trap1:010,ch_error_trap2:011";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_csm_state_reg[2]\ : label is "ch_init:000,wait_for_pcmd:001,ch_wait_for_sf_cmd:100,ch_ld_child_cmd:101,ch_chk_if_done:110,ch_error_trap1:010,ch_error_trap2:011";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair133";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_wait_for_cmd:001,p_ld_first_cmd:010,p_ld_child_cmd:011,p_ld_last_cmd:101,p_error_trap:100";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_wait_for_cmd:001,p_ld_first_cmd:010,p_ld_child_cmd:011,p_ld_last_cmd:101,p_error_trap:100";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_wait_for_cmd:001,p_ld_first_cmd:010,p_ld_child_cmd:011,p_ld_last_cmd:101,p_error_trap:100";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[10]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[15]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[4]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[5]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[9]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_first_realigner_cmd_i_1 : label is "soft_lutpair129";
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_needed_2_realign_cmds_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_3 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair132";
begin
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_9_out <= \^p_9_out\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_ld_xfer <= \^sig_csm_ld_xfer\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty_reg_0 <= \^sig_input_reg_empty_reg_0\;
  sig_input_reg_empty_reg_1 <= \^sig_input_reg_empty_reg_1\;
  sig_realign_calc_err_reg_reg_0 <= \^sig_realign_calc_err_reg_reg_0\;
  \sig_xfer_addr_reg_reg[3]_0\(0) <= \^sig_xfer_addr_reg_reg[3]_0\(0);
  \sig_xfer_len_reg_reg[1]_0\ <= \^sig_xfer_len_reg_reg[1]_0\;
  \sig_xfer_len_reg_reg[2]_0\ <= \^sig_xfer_len_reg_reg[2]_0\;
\FSM_sequential_sig_csm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF1F1F"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => sig_csm_state(1),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_csm_state(0),
      O => \FSM_sequential_sig_csm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_csm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333088883330BBBB"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(1),
      I2 => \^p_11_out\,
      I3 => \^p_22_out\,
      I4 => sig_csm_state(0),
      I5 => empty,
      O => \FSM_sequential_sig_csm_state[0]_i_3_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333B0808080"
    )
        port map (
      I0 => sig_csm_state_ns19_out,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_child_error_reg,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_22_out\,
      I1 => \^p_11_out\,
      O => sig_csm_state_ns19_out
    );
\FSM_sequential_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404CCFCCCCC"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_error_reg,
      I4 => sig_child_cmd_reg_full,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      Q => sig_csm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_csm_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sig_csm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_sig_csm_state[0]_i_3_n_0\,
      O => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      S => sig_csm_state(2)
    );
\FSM_sequential_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[1]_i_1_n_0\,
      Q => sig_csm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[2]_i_1_n_0\,
      Q => sig_csm_state(2),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11114151"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_push_input_reg13_out,
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30550000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_child_cmd_reg_full,
      I2 => \^sig_realign_calc_err_reg_reg_0\,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45504050"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_push_input_reg13_out,
      O => \FSM_sequential_sig_psm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => sig_psm_state_ns1,
      I1 => sig_psm_state(1),
      I2 => \^sig_realign_calc_err_reg_reg_0\,
      I3 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      O => \FSM_sequential_sig_psm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      O => sig_psm_state_ns1
    );
\FSM_sequential_sig_psm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04303430"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(0),
      I4 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[2]_i_3_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[0]_i_1_n_0\,
      Q => sig_psm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[1]_i_1_n_0\,
      Q => sig_psm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[2]_i_1_n_0\,
      Q => sig_psm_state(2),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(9),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(9),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(8),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(8),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \p_1_in__0\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(14),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(13),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(12),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(11),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(10),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(10),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[10]\,
      O => \i__carry__0_i_9_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => \^sig_xfer_addr_reg_reg[3]_0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(7),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(7),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \i__carry_i_9_n_0\
    );
sig_btt_cntr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr0_carry_n_0,
      CO(6) => sig_btt_cntr0_carry_n_1,
      CO(5) => sig_btt_cntr0_carry_n_2,
      CO(4) => sig_btt_cntr0_carry_n_3,
      CO(3) => NLW_sig_btt_cntr0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_cntr0_carry_n_5,
      CO(1) => sig_btt_cntr0_carry_n_6,
      CO(0) => sig_btt_cntr0_carry_n_7,
      DI(7 downto 0) => sig_btt_residue_slice(7 downto 0),
      O(7 downto 0) => sig_btt_cntr0(7 downto 0),
      S(7) => sig_btt_cntr0_carry_i_1_n_0,
      S(6) => sig_btt_cntr0_carry_i_2_n_0,
      S(5) => sig_btt_cntr0_carry_i_3_n_0,
      S(4) => sig_btt_cntr0_carry_i_4_n_0,
      S(3) => sig_btt_cntr0_carry_i_5_n_0,
      S(2) => sig_btt_cntr0_carry_i_6_n_0,
      S(1) => sig_btt_cntr0_carry_i_7_n_0,
      S(0) => sig_btt_cntr0_carry_i_8_n_0
    );
\sig_btt_cntr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sig_btt_cntr0_carry__0_n_3\,
      CO(3) => \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr0_carry__0_n_7\,
      DI(7 downto 6) => \NLW_sig_btt_cntr0_carry__0_DI_UNCONNECTED\(7 downto 6),
      DI(5) => '0',
      DI(4 downto 3) => sig_btt_upper_slice(1 downto 0),
      DI(2 downto 0) => sig_btt_residue_slice(10 downto 8),
      O(7 downto 6) => \NLW_sig_btt_cntr0_carry__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sig_btt_cntr0(13 downto 8),
      S(7 downto 6) => \NLW_sig_btt_cntr0_carry__0_S_UNCONNECTED\(7 downto 6),
      S(5) => \sig_btt_cntr0_carry__0_i_1_n_0\,
      S(4) => \sig_btt_cntr0_carry__0_i_2_n_0\,
      S(3) => \sig_btt_cntr0_carry__0_i_3_n_0\,
      S(2) => \sig_btt_cntr0_carry__0_i_4_n_0\,
      S(1) => \sig_btt_cntr0_carry__0_i_5_n_0\,
      S(0) => \sig_btt_cntr0_carry__0_i_6_n_0\
    );
\sig_btt_cntr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_realigner_btt2(13),
      O => \sig_btt_cntr0_carry__0_i_1_n_0\
    );
\sig_btt_cntr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_realigner_btt2(12),
      O => \sig_btt_cntr0_carry__0_i_2_n_0\
    );
\sig_btt_cntr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_realigner_btt2(11),
      O => \sig_btt_cntr0_carry__0_i_3_n_0\
    );
\sig_btt_cntr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_realigner_btt2(10),
      O => \sig_btt_cntr0_carry__0_i_4_n_0\
    );
\sig_btt_cntr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_realigner_btt2(9),
      O => \sig_btt_cntr0_carry__0_i_5_n_0\
    );
\sig_btt_cntr0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_realigner_btt2(8),
      O => \sig_btt_cntr0_carry__0_i_6_n_0\
    );
sig_btt_cntr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_realigner_btt2(7),
      O => sig_btt_cntr0_carry_i_1_n_0
    );
sig_btt_cntr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realigner_btt2(6),
      O => sig_btt_cntr0_carry_i_2_n_0
    );
sig_btt_cntr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realigner_btt2(5),
      O => sig_btt_cntr0_carry_i_3_n_0
    );
sig_btt_cntr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realigner_btt2(4),
      O => sig_btt_cntr0_carry_i_4_n_0
    );
sig_btt_cntr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realigner_btt2(3),
      O => sig_btt_cntr0_carry_i_5_n_0
    );
sig_btt_cntr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realigner_btt2(2),
      O => sig_btt_cntr0_carry_i_6_n_0
    );
sig_btt_cntr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realigner_btt2(1),
      O => sig_btt_cntr0_carry_i_7_n_0
    );
sig_btt_cntr0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realigner_btt2(0),
      O => sig_btt_cntr0_carry_i_8_n_0
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(0),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(0),
      O => p_1_in(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(10),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(10),
      O => p_1_in(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(11),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(11),
      O => p_1_in(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(12),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(12),
      O => p_1_in(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^sig_realign_calc_err_reg_reg_0\,
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I4 => \^sig_input_reg_empty_reg_1\,
      O => \sig_btt_cntr[13]_i_1_n_0\
    );
\sig_btt_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(13),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(13),
      O => p_1_in(13)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(1),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(1),
      O => p_1_in(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(2),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(2),
      O => p_1_in(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(3),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(3),
      O => p_1_in(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(4),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(4),
      O => p_1_in(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(5),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(5),
      O => p_1_in(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(6),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(6),
      O => p_1_in(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(7),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(7),
      O => p_1_in(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(8),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(8),
      O => p_1_in(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(9),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(9),
      O => p_1_in(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_btt_residue_slice(0),
      R => SR(0)
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => sig_btt_residue_slice(10),
      R => SR(0)
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => sig_btt_upper_slice(0),
      R => SR(0)
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => sig_btt_upper_slice(1),
      R => SR(0)
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => sig_btt_upper_slice(2),
      R => SR(0)
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_btt_residue_slice(1),
      R => SR(0)
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_btt_residue_slice(2),
      R => SR(0)
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_btt_residue_slice(3),
      R => SR(0)
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_btt_residue_slice(4),
      R => SR(0)
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_btt_residue_slice(5),
      R => SR(0)
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(6),
      Q => sig_btt_residue_slice(6),
      R => SR(0)
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(7),
      Q => sig_btt_residue_slice(7),
      R => SR(0)
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => sig_btt_residue_slice(8),
      R => SR(0)
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => sig_btt_residue_slice(9),
      R => SR(0)
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => sig_btt_lt_b2mbaa2,
      CO(4) => sig_btt_lt_b2mbaa2_carry_n_3,
      CO(3) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_7,
      DI(7 downto 6) => NLW_sig_btt_lt_b2mbaa2_carry_DI_UNCONNECTED(7 downto 6),
      DI(5) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(4) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => NLW_sig_btt_lt_b2mbaa2_carry_S_UNCONNECTED(7 downto 6),
      S(5) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(4) => sig_btt_lt_b2mbaa2_carry_i_8_n_0,
      S(3) => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_11_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_input_addr_reg(8),
      I5 => sig_btt_residue_slice(10),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_lt_b2mbaa2_carry_i_14_n_0,
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(5),
      I4 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000156A856A80001"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_btt_residue_slice(0),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_input_addr_reg(1),
      O => sig_btt_lt_b2mbaa2_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_realigner_btt2[8]_i_2_n_0\,
      I1 => sig_input_addr_reg(6),
      I2 => sig_input_addr_reg(7),
      O => sig_btt_lt_b2mbaa2_carry_i_13_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      O => sig_btt_lt_b2mbaa2_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_input_addr_reg(6),
      O => sig_btt_lt_b2mbaa2_carry_i_15_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_btt_lt_b2mbaa2_carry_i_13_n_0,
      I2 => sig_input_addr_reg(8),
      I3 => sig_input_addr_reg(9),
      I4 => sig_btt_residue_slice(8),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_14_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155541115777C"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_input_addr_reg(9),
      I2 => sig_input_addr_reg(7),
      I3 => sig_input_addr_reg(6),
      I4 => \sig_realigner_btt2[8]_i_2_n_0\,
      I5 => sig_input_addr_reg(8),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_btt_residue_slice(9),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_btt_lt_b2mbaa2_carry_i_15_n_0,
      I4 => sig_input_addr_reg(8),
      I5 => sig_btt_residue_slice(8),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \sig_realigner_btt2[8]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_btt_residue_slice(7),
      I4 => sig_input_addr_reg(7),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_input_reg_empty_reg_2,
      Q => \^sig_realign_calc_err_reg_reg_0\,
      R => SR(0)
    );
\sig_child_addr_cntr_lsh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => \^sig_csm_ld_xfer\,
      I2 => sig_child_qual_burst_type,
      O => \sig_child_addr_cntr_lsh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_9_n_0\,
      S(6) => \i__carry_i_10_n_0\,
      S(5) => \i__carry_i_11_n_0\,
      S(4) => \i__carry_i_12_n_0\,
      S(3) => \i__carry_i_13_n_0\,
      S(2) => \i__carry_i_14_n_0\,
      S(1) => \i__carry_i_15_n_0\,
      S(0) => \i__carry_i_16_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(2 downto 0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      S(7) => \i__carry__0_i_4_n_0\,
      S(6) => \i__carry__0_i_5_n_0\,
      S(5) => \i__carry__0_i_6_n_0\,
      S(4) => \i__carry__0_i_7_n_0\,
      S(3) => \i__carry__0_i_8_n_0\,
      S(2) => \i__carry__0_i_9_n_0\,
      S(1) => \i__carry__0_i_10_n_0\,
      S(0) => \i__carry__0_i_11_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(0),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(10),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(11),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(12),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(13),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(14),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      Q => \p_1_in__0\,
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(1),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(2),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      Q => \^sig_xfer_addr_reg_reg[3]_0\(0),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(4),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(5),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(6),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(7),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(8),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(9),
      R => SR(0)
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => data(0),
      I1 => \sig_child_addr_cntr_msh_reg__0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => p_0_in_0(0)
    );
\sig_child_addr_cntr_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(10),
      I3 => \sig_child_addr_cntr_msh[10]_i_2_n_0\,
      O => p_0_in_0(10)
    );
\sig_child_addr_cntr_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(8),
      I1 => \sig_child_addr_cntr_msh_reg__0\(6),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(7),
      I4 => \sig_child_addr_cntr_msh_reg__0\(9),
      O => \sig_child_addr_cntr_msh[10]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(11),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      O => p_0_in_0(11)
    );
\sig_child_addr_cntr_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(11),
      I4 => \sig_child_addr_cntr_msh_reg__0\(12),
      O => p_0_in_0(12)
    );
\sig_child_addr_cntr_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(13),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(11),
      I5 => \sig_child_addr_cntr_msh_reg__0\(12),
      O => p_0_in_0(13)
    );
\sig_child_addr_cntr_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(9),
      I1 => \sig_child_addr_cntr_msh_reg__0\(7),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(6),
      I4 => \sig_child_addr_cntr_msh_reg__0\(8),
      I5 => \sig_child_addr_cntr_msh_reg__0\(10),
      O => \sig_child_addr_cntr_msh[13]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(14),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(13),
      O => p_0_in_0(14)
    );
\sig_child_addr_cntr_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => \^sig_csm_ld_xfer\,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(15),
      I3 => \sig_child_addr_cntr_msh_reg__0\(13),
      I4 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I5 => \sig_child_addr_cntr_msh_reg__0\(14),
      O => p_0_in_0(15)
    );
\sig_child_addr_cntr_msh[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(12),
      I1 => \sig_child_addr_cntr_msh_reg__0\(11),
      I2 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      O => \sig_child_addr_cntr_msh[15]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      O => p_0_in_0(1)
    );
\sig_child_addr_cntr_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(2),
      I3 => \sig_child_addr_cntr_msh_reg__0\(1),
      I4 => \sig_child_addr_cntr_msh_reg__0\(0),
      O => p_0_in_0(2)
    );
\sig_child_addr_cntr_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(3),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      I4 => \sig_child_addr_cntr_msh_reg__0\(1),
      I5 => \sig_child_addr_cntr_msh_reg__0\(2),
      O => p_0_in_0(3)
    );
\sig_child_addr_cntr_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(4),
      I3 => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      O => p_0_in_0(4)
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(2),
      I1 => \sig_child_addr_cntr_msh_reg__0\(1),
      I2 => \sig_child_addr_cntr_msh_reg__0\(0),
      I3 => \sig_child_addr_cntr_msh_reg__0\(3),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(5),
      I3 => \sig_child_addr_cntr_msh[5]_i_2_n_0\,
      O => p_0_in_0(5)
    );
\sig_child_addr_cntr_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(3),
      I1 => \sig_child_addr_cntr_msh_reg__0\(0),
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(2),
      I4 => \sig_child_addr_cntr_msh_reg__0\(4),
      O => \sig_child_addr_cntr_msh[5]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(6),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      O => p_0_in_0(6)
    );
\sig_child_addr_cntr_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(7),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(6),
      O => p_0_in_0(7)
    );
\sig_child_addr_cntr_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(8),
      I3 => \sig_child_addr_cntr_msh_reg__0\(6),
      I4 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I5 => \sig_child_addr_cntr_msh_reg__0\(7),
      O => p_0_in_0(8)
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(4),
      I1 => \sig_child_addr_cntr_msh_reg__0\(2),
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      I4 => \sig_child_addr_cntr_msh_reg__0\(3),
      I5 => \sig_child_addr_cntr_msh_reg__0\(5),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(9),
      I3 => \sig_child_addr_cntr_msh[9]_i_2_n_0\,
      O => p_0_in_0(9)
    );
\sig_child_addr_cntr_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(7),
      I1 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(6),
      I3 => \sig_child_addr_cntr_msh_reg__0\(8),
      O => \sig_child_addr_cntr_msh[9]_i_2_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(0),
      Q => \sig_child_addr_cntr_msh_reg__0\(0),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(10),
      Q => \sig_child_addr_cntr_msh_reg__0\(10),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(11),
      Q => \sig_child_addr_cntr_msh_reg__0\(11),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(12),
      Q => \sig_child_addr_cntr_msh_reg__0\(12),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(13),
      Q => \sig_child_addr_cntr_msh_reg__0\(13),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(14),
      Q => \sig_child_addr_cntr_msh_reg__0\(14),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(15),
      Q => \sig_child_addr_cntr_msh_reg__0\(15),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(1),
      Q => \sig_child_addr_cntr_msh_reg__0\(1),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(2),
      Q => \sig_child_addr_cntr_msh_reg__0\(2),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(3),
      Q => \sig_child_addr_cntr_msh_reg__0\(3),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(4),
      Q => \sig_child_addr_cntr_msh_reg__0\(4),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(5),
      Q => \sig_child_addr_cntr_msh_reg__0\(5),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(6),
      Q => \sig_child_addr_cntr_msh_reg__0\(6),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(7),
      Q => \sig_child_addr_cntr_msh_reg__0\(7),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(8),
      Q => \sig_child_addr_cntr_msh_reg__0\(8),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in_0(9),
      Q => \sig_child_addr_cntr_msh_reg__0\(9),
      R => SR(0)
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(4),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_xfer_addr_reg_reg[3]_0\(0),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(1),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_13_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(10),
      I1 => dout(10),
      O => sig_child_addr_lsh_rollover_reg_i_4_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(9),
      I1 => dout(9),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(8),
      I1 => dout(8),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(7),
      I1 => dout(7),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(6),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(5),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => SR(0)
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(7),
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_7,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \sig_child_addr_cntr_lsh_reg__0\(10 downto 8),
      O(7) => sig_predict_child_addr_lsh(15),
      O(6 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(6 downto 0),
      S(7) => \p_1_in__0\,
      S(6 downto 3) => \sig_child_addr_cntr_lsh_reg__0\(14 downto 11),
      S(2) => sig_child_addr_lsh_rollover_reg_i_4_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_7,
      DI(7 downto 4) => \sig_child_addr_cntr_lsh_reg__0\(7 downto 4),
      DI(3) => \^sig_xfer_addr_reg_reg[3]_0\(0),
      DI(2 downto 0) => \sig_child_addr_cntr_lsh_reg__0\(2 downto 0),
      O(7 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => sig_child_addr_lsh_rollover_reg_i_7_n_0,
      S(6) => sig_child_addr_lsh_rollover_reg_i_8_n_0,
      S(5) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(4) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(3) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_12_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_13_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => sig_init_reg_reg(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => sig_init_reg_reg(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => sig_init_reg_reg(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^sig_realign_calc_err_reg_reg_0\,
      Q => sig_child_error_reg,
      R => sig_init_reg_reg(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_burst_type_reg,
      Q => sig_child_qual_burst_type,
      R => SR(0)
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_error_reg,
      Q => sig_child_qual_error_reg,
      R => SR(0)
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070777000"
    )
        port map (
      I0 => p_32_out,
      I1 => dout(11),
      I2 => sig_needed_2_realign_cmds,
      I3 => \^sig_csm_pop_child_cmd\,
      I4 => \^sig_child_qual_first_of_2\,
      I5 => SR(0),
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => FIFO_Full_reg,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_csm_ld_xfer\,
      I2 => FIFO_Full_reg_1,
      I3 => sig_inhibit_rdy_n,
      I4 => \^p_11_out\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010008"
    )
        port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state(0),
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => sig_csm_state(1),
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => \^sig_csm_ld_xfer\,
      R => SR(0)
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state(0),
      I2 => sig_csm_state(1),
      I3 => sig_child_cmd_reg_full,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => SR(0)
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sig_csm_state(1),
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      I3 => sig_csm_state(0),
      I4 => sig_csm_state(2),
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => p_32_out,
      R => SR(0)
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => sig_push_input_reg13_out,
      I2 => sig_first_realigner_cmd,
      I3 => SR(0),
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^sig_input_reg_empty_reg_1\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \^sig_realign_calc_err_reg_reg_0\,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(15),
      Q => sig_input_addr_reg(0),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(25),
      Q => sig_input_addr_reg(10),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(26),
      Q => sig_input_addr_reg(11),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(27),
      Q => sig_input_addr_reg(12),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(28),
      Q => sig_input_addr_reg(13),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(29),
      Q => sig_input_addr_reg(14),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(30),
      Q => sig_input_addr_reg(15),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(31),
      Q => sig_input_addr_reg(16),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(32),
      Q => sig_input_addr_reg(17),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(33),
      Q => sig_input_addr_reg(18),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(34),
      Q => sig_input_addr_reg(19),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(16),
      Q => sig_input_addr_reg(1),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(35),
      Q => sig_input_addr_reg(20),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(36),
      Q => sig_input_addr_reg(21),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(37),
      Q => sig_input_addr_reg(22),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(38),
      Q => sig_input_addr_reg(23),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(39),
      Q => sig_input_addr_reg(24),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(40),
      Q => sig_input_addr_reg(25),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(41),
      Q => sig_input_addr_reg(26),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(42),
      Q => sig_input_addr_reg(27),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(43),
      Q => sig_input_addr_reg(28),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(44),
      Q => sig_input_addr_reg(29),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(17),
      Q => sig_input_addr_reg(2),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(45),
      Q => sig_input_addr_reg(30),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(46),
      Q => sig_input_addr_reg(31),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(18),
      Q => sig_input_addr_reg(3),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(19),
      Q => sig_input_addr_reg(4),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(20),
      Q => sig_input_addr_reg(5),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(21),
      Q => sig_input_addr_reg(6),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(22),
      Q => sig_input_addr_reg(7),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(23),
      Q => sig_input_addr_reg(8),
      R => sig_init_reg_reg_0(0)
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(24),
      Q => sig_input_addr_reg(9),
      R => sig_init_reg_reg_0(0)
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(14),
      Q => sig_input_burst_type_reg,
      R => sig_init_reg_reg_0(0)
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty_reg_1\,
      S => sig_init_reg_reg_0(0)
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => sig_init_reg_reg(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_input_reg_empty_reg_0\,
      S => SR(0)
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => SR(0)
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => SR(0)
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => SR(0)
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000800A800080"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_psm_state_ns1,
      I5 => sig_psm_pop_input_cmd_i_2_n_0,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_realign_calc_err_reg_reg_0\,
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => SR(0)
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(9),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(12),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realign_calc_err_reg_reg_0\,
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(18),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_skip_align2mbaa,
      I1 => sig_first_realigner_cmd,
      O => sig_realign_cmd_cmplt_reg_i_1_n_0
    );
sig_realign_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44454444"
    )
        port map (
      I0 => sig_realign_cmd_cmplt_reg_i_3_n_0,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_realign_cmd_cmplt_reg_i_4_n_0,
      I3 => sig_realign_cmd_cmplt_reg_i_5_n_0,
      I4 => sig_realign_cmd_cmplt_reg_i_6_n_0,
      I5 => sig_realign_cmd_cmplt_reg_i_7_n_0,
      O => sig_skip_align2mbaa
    );
sig_realign_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_btt_upper_slice(2),
      I2 => sig_first_realigner_cmd,
      I3 => sig_btt_upper_slice(0),
      O => sig_realign_cmd_cmplt_reg_i_3_n_0
    );
sig_realign_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99F9FF6"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_btt_residue_slice(6),
      O => sig_realign_cmd_cmplt_reg_i_4_n_0
    );
sig_realign_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => \sig_realigner_btt2[4]_i_2_n_0\,
      I2 => sig_btt_residue_slice(5),
      I3 => \sig_realigner_btt2[5]_i_2_n_0\,
      I4 => sig_realign_cmd_cmplt_reg_i_8_n_0,
      I5 => sig_realign_cmd_cmplt_reg_i_9_n_0,
      O => sig_realign_cmd_cmplt_reg_i_5_n_0
    );
sig_realign_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_btt_residue_slice(9),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_btt_lt_b2mbaa2_carry_i_15_n_0,
      I4 => sig_input_addr_reg(8),
      I5 => sig_btt_residue_slice(8),
      O => sig_realign_cmd_cmplt_reg_i_6_n_0
    );
sig_realign_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^sig_realign_calc_err_reg_reg_0\,
      I1 => sig_input_addr_reg(9),
      I2 => sig_input_addr_reg(7),
      I3 => sig_input_addr_reg(6),
      I4 => \sig_realigner_btt2[8]_i_2_n_0\,
      I5 => sig_input_addr_reg(8),
      O => sig_realign_cmd_cmplt_reg_i_7_n_0
    );
sig_realign_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F99F9F9F9FF6"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      I5 => sig_btt_residue_slice(2),
      O => sig_realign_cmd_cmplt_reg_i_8_n_0
    );
sig_realign_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBFBFFE"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_input_addr_reg(0),
      I2 => sig_btt_residue_slice(0),
      I3 => sig_btt_residue_slice(1),
      I4 => sig_input_addr_reg(1),
      O => sig_realign_cmd_cmplt_reg_i_9_n_0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg_i_1_n_0,
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_psm_ld_calc1,
      O => sig_dre_dest_align(0)
    );
\sig_realign_dest_align_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_psm_ld_calc1,
      O => sig_dre_dest_align(1)
    );
\sig_realign_dest_align_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_psm_ld_calc1,
      O => sig_dre_dest_align(2)
    );
\sig_realign_dest_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_dre_dest_align(0),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_dre_dest_align(1),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_dre_dest_align(2),
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(2),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => SR(0),
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^p_9_out\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => FIFO_Full_reg_2,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^p_9_out\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(19),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I1 => sig_btt_upper_slice(2),
      O => \sig_realigner_btt2[13]_i_1_n_0\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8B8B8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(3),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(2),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => \sig_realigner_btt2[4]_i_2_n_0\,
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => \sig_realigner_btt2[5]_i_2_n_0\,
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8BB8"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(7),
      I3 => \sig_realigner_btt2[8]_i_2_n_0\,
      I4 => sig_input_addr_reg(6),
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBB8"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(7),
      I5 => sig_input_addr_reg(8),
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[8]_i_2_n_0\
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_realign_cmd_cmplt_reg_i_1_n_0,
      I2 => sig_input_addr_reg(9),
      I3 => \sig_realigner_btt2[9]_i_2_n_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[8]_i_2_n_0\,
      I3 => sig_input_addr_reg(8),
      O => \sig_realigner_btt2[9]_i_2_n_0\
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => SR(0)
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => SR(0)
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => SR(0)
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => SR(0)
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_realigner_btt2[13]_i_1_n_0\,
      Q => sig_realigner_btt2(13),
      R => SR(0)
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => SR(0)
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => SR(0)
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => SR(0)
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => SR(0)
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => SR(0)
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => SR(0)
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => SR(0)
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => SR(0)
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => SR(0)
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => sig_psm_ld_chcmd_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_realigner_reg,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => SR(0),
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBAAAAABBBABAA"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_csm_ld_xfer\,
      I2 => FIFO_Full_reg_0,
      I3 => \^p_11_out\,
      I4 => sig_wr_fifo,
      I5 => \^p_22_out\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \p_1_in__0\,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_msh_reg__0\(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \^sig_xfer_addr_reg_reg[3]_0\(0),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => \sig_child_addr_cntr_lsh_reg__0\(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_qual_error_reg,
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(12),
      I3 => dout(11),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_next_cmd_cmplt_reg_reg(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_qual_first_of_2_reg_0,
      Q => sig_next_cmd_cmplt_reg_reg(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BBDD442"
    )
        port map (
      I0 => \sig_xfer_len_reg[1]_i_2_n_0\,
      I1 => \^sig_xfer_addr_reg_reg[3]_0\(0),
      I2 => dout(3),
      I3 => \^sig_xfer_len_reg_reg[1]_0\,
      I4 => dout(4),
      O => sig_xfer_len(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBFBFFDC4404002"
    )
        port map (
      I0 => \sig_xfer_len_reg[1]_i_2_n_0\,
      I1 => dout(4),
      I2 => \^sig_xfer_len_reg_reg[1]_0\,
      I3 => dout(3),
      I4 => \^sig_xfer_addr_reg_reg[3]_0\(0),
      I5 => dout(5),
      O => sig_xfer_len(1)
    );
\sig_xfer_len_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001188018800001"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(0),
      I1 => dout(0),
      I2 => \sig_child_addr_cntr_lsh_reg__0\(1),
      I3 => dout(1),
      I4 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I5 => dout(2),
      O => \sig_xfer_len_reg[1]_i_2_n_0\
    );
\sig_xfer_len_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(0),
      I1 => dout(0),
      I2 => \sig_child_addr_cntr_lsh_reg__0\(1),
      I3 => dout(1),
      I4 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I5 => dout(2),
      O => \^sig_xfer_len_reg_reg[1]_0\
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[2]_0\,
      I1 => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\,
      O => sig_xfer_len(2)
    );
\sig_xfer_len_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800000000002"
    )
        port map (
      I0 => \sig_xfer_len_reg[1]_i_2_n_0\,
      I1 => dout(4),
      I2 => \^sig_xfer_len_reg_reg[1]_0\,
      I3 => dout(3),
      I4 => \^sig_xfer_addr_reg_reg[3]_0\(0),
      I5 => dout(5),
      O => \^sig_xfer_len_reg_reg[2]_0\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_len(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_len(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_xfer_len(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(0),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(1),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(2),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => D(3),
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_ld_xfer\,
      D => sig_child_qual_burst_type,
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_base_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_32_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]_0\ : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[0]_1\ : out STD_LOGIC;
    ld_btt_cntr_reg10 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC;
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    \storage_data_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    ld_btt_cntr_reg3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg_0 : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg_1 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[4]_0\ : in STD_LOGIC;
    sig_scatter2dre_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_init_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_flush_db1_reg : in STD_LOGIC;
    \sig_data_reg_out_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\ : STD_LOGIC;
  signal \I_MSSAI_DETECTION/var_ms_strb_index\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_data_reg_out[63]_i_5_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \sig_mssa_index_reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \sig_mssa_index_reg_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \^sig_mssa_index_reg_out_reg[0]_1\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strm_tlast : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of sig_cmd_full_i_1 : label is "soft_lutpair203";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(7 downto 0) <= \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(7 downto 0);
  \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ <= \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\;
  SR(0) <= \^sr\(0);
  \out\ <= sig_s_ready_out;
  sig_last_reg_out_reg_0 <= sig_s_ready_dup4;
  \sig_mssa_index_reg_out_reg[0]_0\ <= sig_m_valid_out;
  \sig_mssa_index_reg_out_reg[0]_1\ <= \^sig_mssa_index_reg_out_reg[0]_1\;
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(0),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(0),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002A002A002A"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(2),
      I2 => \storage_data_reg[13]\(2),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      I4 => \storage_data_reg[13]\(1),
      I5 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(1),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(8)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(3),
      I1 => \storage_data_reg[13]\(3),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\,
      I3 => \storage_data_reg[13]\(4),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(4),
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(1),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(1),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(2),
      I2 => \storage_data_reg[13]\(2),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(2),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(2),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(3),
      I2 => \storage_data_reg[13]\(3),
      I3 => \sig_strb_reg_out_reg[4]_0\,
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(8)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(3),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(3),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(4),
      I2 => \storage_data_reg[13]\(4),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(5),
      I1 => \storage_data_reg[13]\(5),
      I2 => \storage_data_reg[13]\(6),
      I3 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(6),
      I4 => \storage_data_reg[13]\(7),
      I5 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(7),
      O => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(4),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(4),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(8)
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(5),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(5),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => sig_scatter2dre_tstrb(0),
      I2 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(6),
      I3 => \storage_data_reg[13]\(6),
      O => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(8)
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(6),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(6),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \storage_data_reg[13]\(7),
      I2 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(7),
      O => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(8)
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF4F4F4F4F"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db1_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \storage_data_reg[13]\(7),
      I4 => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(7),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      O => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => sig_eop_halt_xfer_reg,
      I1 => sig_m_valid_out,
      I2 => Q(0),
      I3 => \storage_data_reg[13]\(12),
      I4 => \^sig_mssa_index_reg_out_reg[0]_1\,
      O => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_eop_halt_xfer_reg,
      I2 => sig_m_valid_out,
      I3 => Q(0),
      O => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sr\(0),
      I1 => ld_btt_cntr_reg3_reg(0),
      I2 => D(0),
      O => ld_btt_cntr_reg10
    );
\sig_btt_cntr[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[4]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^sr\(0)
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => sig_cmd_full_reg(0),
      I2 => sig_sm_ld_dre_cmd_reg,
      I3 => sig_sm_ld_dre_cmd_reg_0,
      I4 => sig_sm_ld_dre_cmd_reg_1,
      I5 => sig_btt_eq_0,
      O => sig_btt_eq_0_reg
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      I1 => \INFERRED_GEN.cnt_i_reg[4]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_cmd_empty_reg
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => \sig_data_reg_out_reg[63]_0\(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => \sig_data_reg_out_reg[63]_0\(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => \sig_data_reg_out_reg[63]_0\(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => \sig_data_reg_out_reg[63]_0\(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => \sig_data_reg_out_reg[63]_0\(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => \sig_data_reg_out_reg[63]_0\(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => \sig_data_reg_out_reg[63]_0\(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => \sig_data_reg_out_reg[63]_0\(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => \sig_data_reg_out_reg[63]_0\(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => \sig_data_reg_out_reg[63]_0\(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => \sig_data_reg_out_reg[63]_0\(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => \sig_data_reg_out_reg[63]_0\(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => \sig_data_reg_out_reg[63]_0\(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => \sig_data_reg_out_reg[63]_0\(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => \sig_data_reg_out_reg[63]_0\(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => \sig_data_reg_out_reg[63]_0\(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => \sig_data_reg_out_reg[63]_0\(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => \sig_data_reg_out_reg[63]_0\(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => \sig_data_reg_out_reg[63]_0\(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => \sig_data_reg_out_reg[63]_0\(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => \sig_data_reg_out_reg[63]_0\(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => \sig_data_reg_out_reg[63]_0\(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => \sig_data_reg_out_reg[63]_0\(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => \sig_data_reg_out_reg[63]_0\(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => \sig_data_reg_out_reg[63]_0\(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(32),
      I1 => \sig_data_reg_out_reg[63]_0\(32),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(33),
      I1 => \sig_data_reg_out_reg[63]_0\(33),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(34),
      I1 => \sig_data_reg_out_reg[63]_0\(34),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(35),
      I1 => \sig_data_reg_out_reg[63]_0\(35),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(36),
      I1 => \sig_data_reg_out_reg[63]_0\(36),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(37),
      I1 => \sig_data_reg_out_reg[63]_0\(37),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(38),
      I1 => \sig_data_reg_out_reg[63]_0\(38),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(39),
      I1 => \sig_data_reg_out_reg[63]_0\(39),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => \sig_data_reg_out_reg[63]_0\(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(40),
      I1 => \sig_data_reg_out_reg[63]_0\(40),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(41),
      I1 => \sig_data_reg_out_reg[63]_0\(41),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(42),
      I1 => \sig_data_reg_out_reg[63]_0\(42),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(43),
      I1 => \sig_data_reg_out_reg[63]_0\(43),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(44),
      I1 => \sig_data_reg_out_reg[63]_0\(44),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(45),
      I1 => \sig_data_reg_out_reg[63]_0\(45),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(46),
      I1 => \sig_data_reg_out_reg[63]_0\(46),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(47),
      I1 => \sig_data_reg_out_reg[63]_0\(47),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(48),
      I1 => \sig_data_reg_out_reg[63]_0\(48),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(49),
      I1 => \sig_data_reg_out_reg[63]_0\(49),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => \sig_data_reg_out_reg[63]_0\(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(50),
      I1 => \sig_data_reg_out_reg[63]_0\(50),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(51),
      I1 => \sig_data_reg_out_reg[63]_0\(51),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(52),
      I1 => \sig_data_reg_out_reg[63]_0\(52),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(53),
      I1 => \sig_data_reg_out_reg[63]_0\(53),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(54),
      I1 => \sig_data_reg_out_reg[63]_0\(54),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(55),
      I1 => \sig_data_reg_out_reg[63]_0\(55),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(56),
      I1 => \sig_data_reg_out_reg[63]_0\(56),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(57),
      I1 => \sig_data_reg_out_reg[63]_0\(57),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(58),
      I1 => \sig_data_reg_out_reg[63]_0\(58),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(59),
      I1 => \sig_data_reg_out_reg[63]_0\(59),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => \sig_data_reg_out_reg[63]_0\(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(60),
      I1 => \sig_data_reg_out_reg[63]_0\(60),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(61),
      I1 => \sig_data_reg_out_reg[63]_0\(61),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(62),
      I1 => \sig_data_reg_out_reg[63]_0\(62),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FFFF"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[0]_1\,
      I1 => \storage_data_reg[13]\(11),
      I2 => sig_m_valid_out,
      I3 => \INFERRED_GEN.cnt_i_reg[4]\,
      I4 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_m_valid_dup_reg_0,
      O => E(0)
    );
\sig_data_reg_out[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(63),
      I1 => \sig_data_reg_out_reg[63]_0\(63),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBF"
    )
        port map (
      I0 => \sig_data_reg_out[63]_i_5_n_0\,
      I1 => sig_m_valid_out,
      I2 => sig_strm_tlast,
      I3 => p_1_in(2),
      I4 => \storage_data_reg[13]\(10),
      O => \^sig_mssa_index_reg_out_reg[0]_1\
    );
\sig_data_reg_out[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F0200002F02"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \storage_data_reg[13]\(8),
      I2 => \storage_data_reg[13]\(9),
      I3 => p_1_in(1),
      I4 => \storage_data_reg[13]\(10),
      I5 => p_1_in(2),
      O => \sig_data_reg_out[63]_i_5_n_0\
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => \sig_data_reg_out_reg[63]_0\(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => \sig_data_reg_out_reg[63]_0\(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => \sig_data_reg_out_reg[63]_0\(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => \sig_data_reg_out_reg[63]_0\(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(1),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(2),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(3),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(4),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(5),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(1),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_reg_out_reg[63]_0\(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_strm_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => skid2dre_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_out_reg_1,
      I3 => sig_data_reg_out_en,
      O => \sig_m_valid_dup_i_1__0__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0__0_n_0\,
      Q => sig_m_valid_dup,
      R => sig_init_reg_reg
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0__0_n_0\,
      Q => sig_m_valid_out,
      R => sig_init_reg_reg
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[2]_i_4_n_0\,
      I1 => \sig_mssa_index_reg_out[0]_i_2_n_0\,
      I2 => \sig_mssa_index_reg_out[1]_i_2_n_0\,
      I3 => \sig_mssa_index_reg_out[0]_i_3_n_0\,
      I4 => \sig_mssa_index_reg_out[0]_i_4_n_0\,
      O => \I_MSSAI_DETECTION/var_ms_strb_index\(0)
    );
\sig_mssa_index_reg_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(0),
      I1 => sig_strb_skid_reg(0),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(1),
      I4 => sig_strb_skid_reg(1),
      O => \sig_mssa_index_reg_out[0]_i_2_n_0\
    );
\sig_mssa_index_reg_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(6),
      I1 => sig_strb_skid_reg(6),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(7),
      I4 => sig_strb_skid_reg(7),
      O => \sig_mssa_index_reg_out[0]_i_3_n_0\
    );
\sig_mssa_index_reg_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101160101161616"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[0]_i_5_n_0\,
      I1 => \sig_mssa_index_reg_out[2]_i_3_n_0\,
      I2 => \sig_mssa_index_reg_out[1]_i_3_n_0\,
      I3 => sig_s_ready_dup3,
      I4 => \sig_strb_reg_out_reg[7]_0\(7),
      I5 => sig_strb_skid_reg(7),
      O => \sig_mssa_index_reg_out[0]_i_4_n_0\
    );
\sig_mssa_index_reg_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(1),
      I1 => sig_strb_skid_reg(1),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(2),
      I4 => sig_strb_skid_reg(2),
      O => \sig_mssa_index_reg_out[0]_i_5_n_0\
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[2]_i_2_n_0\,
      I1 => \sig_mssa_index_reg_out[1]_i_2_n_0\,
      I2 => \sig_mssa_index_reg_out[1]_i_3_n_0\,
      I3 => \sig_mssa_index_reg_out[1]_i_4_n_0\,
      O => \I_MSSAI_DETECTION/var_ms_strb_index\(1)
    );
\sig_mssa_index_reg_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(4),
      I1 => sig_strb_skid_reg(4),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(5),
      I4 => sig_strb_skid_reg(5),
      O => \sig_mssa_index_reg_out[1]_i_2_n_0\
    );
\sig_mssa_index_reg_out[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(5),
      I1 => sig_strb_skid_reg(5),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(6),
      I4 => sig_strb_skid_reg(6),
      O => \sig_mssa_index_reg_out[1]_i_3_n_0\
    );
\sig_mssa_index_reg_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111661616"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[2]_i_4_n_0\,
      I1 => \sig_mssa_index_reg_out[2]_i_3_n_0\,
      I2 => sig_strb_skid_reg(6),
      I3 => \sig_strb_reg_out_reg[7]_0\(6),
      I4 => sig_s_ready_dup3,
      I5 => sig_strb_skid_mux_out(7),
      O => \sig_mssa_index_reg_out[1]_i_4_n_0\
    );
\sig_mssa_index_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[2]_i_2_n_0\,
      I1 => \sig_mssa_index_reg_out[2]_i_3_n_0\,
      I2 => \sig_mssa_index_reg_out[2]_i_4_n_0\,
      I3 => \sig_mssa_index_reg_out[2]_i_5_n_0\,
      O => \I_MSSAI_DETECTION/var_ms_strb_index\(2)
    );
\sig_mssa_index_reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F30305F505F50"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => \sig_strb_reg_out_reg[7]_0\(2),
      I2 => sig_strb_skid_mux_out(1),
      I3 => sig_strb_skid_reg(0),
      I4 => \sig_strb_reg_out_reg[7]_0\(0),
      I5 => sig_s_ready_dup3,
      O => \sig_mssa_index_reg_out[2]_i_2_n_0\
    );
\sig_mssa_index_reg_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(3),
      I1 => sig_strb_skid_reg(3),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(4),
      I4 => sig_strb_skid_reg(4),
      O => \sig_mssa_index_reg_out[2]_i_3_n_0\
    );
\sig_mssa_index_reg_out[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00CAC"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]_0\(2),
      I1 => sig_strb_skid_reg(2),
      I2 => sig_s_ready_dup3,
      I3 => \sig_strb_reg_out_reg[7]_0\(3),
      I4 => sig_strb_skid_reg(3),
      O => \sig_mssa_index_reg_out[2]_i_4_n_0\
    );
\sig_mssa_index_reg_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111661616"
    )
        port map (
      I0 => \sig_mssa_index_reg_out[1]_i_2_n_0\,
      I1 => \sig_mssa_index_reg_out[1]_i_3_n_0\,
      I2 => sig_strb_skid_reg(6),
      I3 => \sig_strb_reg_out_reg[7]_0\(6),
      I4 => sig_s_ready_dup3,
      I5 => sig_strb_skid_mux_out(7),
      O => \sig_mssa_index_reg_out[2]_i_5_n_0\
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \I_MSSAI_DETECTION/var_ms_strb_index\(0),
      Q => p_1_in(0),
      R => sig_stream_rst
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \I_MSSAI_DETECTION/var_ms_strb_index\(1),
      Q => p_1_in(1),
      R => sig_stream_rst
    );
\sig_mssa_index_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \I_MSSAI_DETECTION/var_ms_strb_index\(2),
      Q => p_1_in(2),
      R => sig_stream_rst
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_out_reg_1,
      I3 => sig_m_valid_dup,
      I4 => sig_init_reg_reg_0(0),
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(0),
      I1 => \sig_strb_reg_out_reg[7]_0\(0),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => \sig_strb_reg_out_reg[7]_0\(1),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => \sig_strb_reg_out_reg[7]_0\(2),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(3),
      I1 => \sig_strb_reg_out_reg[7]_0\(3),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(4),
      I1 => \sig_strb_reg_out_reg[7]_0\(4),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(5),
      I1 => \sig_strb_reg_out_reg[7]_0\(5),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(6),
      I1 => \sig_strb_reg_out_reg[7]_0\(6),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(7),
      I1 => \sig_strb_reg_out_reg[7]_0\(7),
      I2 => sig_s_ready_dup3,
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => \^gen_input_reg[6].sig_input_data_reg_reg[6][9]\(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(4),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(5),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(6),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_reg_out_reg[7]_0\(7),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_cmplt_reg_0\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_halt_cmplt_reg_0 <= \^sig_halt_cmplt_reg_0\;
  sig_stream_rst <= \^sig_stream_rst\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => \^sig_halt_cmplt_reg_0\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => \sig_addr_posted_cntr_reg[0]\,
      I2 => sig_addr2wsc_calc_error,
      I3 => \sig_addr_posted_cntr_reg[1]\,
      I4 => sig_addr_reg_empty,
      I5 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.halt_i_reg\,
      Q => sig_rst2all_stop_request,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_halt_cmplt_reg_0\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre is
  port (
    sig_dre2ibtt_tvalid : out STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : out STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    sig_dre_halted_reg_0 : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_0\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    lsig_pushreg_full : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_dre2ibtt_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmdcntl_sm_state_ns119_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_advance_pipe_data117_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_flush_db2_reg_0 : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    sig_flush_db2_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    lsig_pullreg_empty : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\ : in STD_LOGIC;
    sig_dre_tvalid_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_eop_reg : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    sig_dre_halted_reg_1 : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_ld_byte_cntr : in STD_LOGIC;
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_next_strt_offset_reg[0]_0\ : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]_1\ : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]_2\ : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]_3\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[4]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[6]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db1_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_flush_db2_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db2_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_delay_reg[0].sig_delay_data_reg_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_delay_reg[1].sig_delay_data_reg_reg[1][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_delay_reg[2].sig_delay_data_reg_reg[2][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_delay_reg[3].sig_delay_data_reg_reg[3][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_first_dbeat\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[4].sig_output_data_reg_reg[4][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[5].sig_output_data_reg_reg[5][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[6].sig_output_data_reg_reg[6][8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\ : STD_LOGIC;
  signal \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_55_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_18_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_19_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_20_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_22_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_23_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_24_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_25_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_26_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_27_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_28_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_29_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_30_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_31_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_32_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_33_n_0\ : STD_LOGIC;
  signal sig_cntl_accept : STD_LOGIC;
  signal \sig_delay_mux_bus[3]_19\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[4]_21\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[4]_22\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[5]_23\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[5]_24\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^sig_dre2ibtt_tdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^sig_dre2ibtt_tlast_reg_reg\ : STD_LOGIC;
  signal sig_dre_halted_i_1_n_0 : STD_LOGIC;
  signal \^sig_dre_halted_reg_0\ : STD_LOGIC;
  signal sig_dre_tvalid_i0 : STD_LOGIC;
  signal \sig_final_mux_bus[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_13\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_4\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[3]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[4]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[5]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[6]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_pass_mux_bus[7]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_tlast_out_i_10_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_11_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_12_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_13_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_14_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_15_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_2_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_3_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_4_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_5_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_6_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_7_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_8_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1\ : label is "soft_lutpair141";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : label is "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][32]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][33]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][34]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][35]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][36]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][37]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][38]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][39]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][40]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][41]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][42]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][43]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][44]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][45]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][46]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][47]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][48]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][49]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][50]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][51]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][52]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][53]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][54]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][55]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][56]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][57]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][58]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][59]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][60]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][61]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][62]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][63]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_27\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_28\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_30\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_31\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_33\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sig_dre2ibtt_eop_reg_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of sig_tlast_out_i_13 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of sig_tlast_out_i_9 : label is "soft_lutpair149";
begin
  D(0) <= \^d\(0);
  \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_0\(0) <= \^gen_delay_reg[0].sig_delay_data_reg_reg[0][8]_0\(0);
  \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0\(0) <= \^gen_delay_reg[1].sig_delay_data_reg_reg[1][8]_0\(0);
  \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0\(0) <= \^gen_delay_reg[2].sig_delay_data_reg_reg[2][8]_0\(0);
  \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0\(0) <= \^gen_delay_reg[3].sig_delay_data_reg_reg[3][8]_0\(0);
  \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0\(0) <= \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0);
  \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_0\ <= \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\;
  \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(0) <= \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0);
  \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0\(0) <= \^gen_output_reg[4].sig_output_data_reg_reg[4][8]_0\(0);
  \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0\(0) <= \^gen_output_reg[5].sig_output_data_reg_reg[5][8]_0\(0);
  \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0\(0) <= \^gen_output_reg[6].sig_output_data_reg_reg[6][8]_0\(0);
  \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) <= \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0);
  \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][4]\(0) <= \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0);
  \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(0) <= \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0);
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0) <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0);
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0) <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0);
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\(8 downto 0) <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8 downto 0);
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\(8 downto 0) <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  sig_dre2ibtt_tdata(23 downto 0) <= \^sig_dre2ibtt_tdata\(23 downto 0);
  sig_dre2ibtt_tlast_reg_reg <= \^sig_dre2ibtt_tlast_reg_reg\;
  sig_dre_halted_reg_0 <= \^sig_dre_halted_reg_0\;
  \sig_pass_mux_bus[7]_2\(0) <= \^sig_pass_mux_bus[7]_2\(0);
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^sig_dre_halted_reg_0\,
      I1 => sig_dre_halted_reg_1,
      I2 => \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\,
      I3 => p_9_out_0,
      I4 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => sig_cmdcntl_sm_state_ns119_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEABAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232020230003000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232020230003000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEABAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232020230003000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAAF0FFF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I1 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_delay_reg[0].sig_delay_data_reg_reg[0][8]_0\(0),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(1),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(4),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(5),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(6),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(7),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \^gen_delay_reg[0].sig_delay_data_reg_reg[0][8]_0\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\,
      O => \^gen_delay_reg[0].sig_delay_data_reg_reg[0][8]_0\(0),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_2(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y\(9),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A808"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\,
      O => \^gen_delay_reg[1].sig_delay_data_reg_reg[1][8]_0\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA000A0C0A00"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_delay_reg[1].sig_delay_data_reg_reg[1][8]_0\(0),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(0),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(1),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(2),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(3),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(4),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(5),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(6),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(7),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \^gen_delay_reg[1].sig_delay_data_reg_reg[1][8]_0\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_3(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y\(9),
      S => sig_shift_case_reg(2)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(0)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCAAAA000CAAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(1)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(2)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(3)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(4)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFAAAA00C0AAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(5)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(6)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAEAAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(7)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I5 => sig_shift_case_reg(2),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFAAAA00C0AAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\,
      I1 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      O => \^gen_delay_reg[2].sig_delay_data_reg_reg[2][8]_0\(0)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_delay_reg[2].sig_delay_data_reg_reg[2][8]_0\(0),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(9)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(0),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(1),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(2),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(3),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(4),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(5),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(6),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(7),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \^gen_delay_reg[2].sig_delay_data_reg_reg[2][8]_0\(0),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_4(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y\(9),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      O => \sig_delay_mux_bus[3]_19\(0)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      O => \sig_delay_mux_bus[3]_19\(1)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      O => \sig_delay_mux_bus[3]_19\(2)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      O => \sig_delay_mux_bus[3]_19\(3)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      O => \sig_delay_mux_bus[3]_19\(4)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      O => \sig_delay_mux_bus[3]_19\(5)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      O => \sig_delay_mux_bus[3]_19\(6)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      O => \sig_delay_mux_bus[3]_19\(7)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I3 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \^gen_delay_reg[3].sig_delay_data_reg_reg[3][8]_0\(0)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_delay_reg[3].sig_delay_data_reg_reg[3][8]_0\(0),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      O => \sig_delay_mux_bus[3]_19\(9)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(0),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(0),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(1),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(1),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(2),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(2),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(3),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(3),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(4),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(4),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(5),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(5),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(6),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(6),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(7),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(7),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \^gen_delay_reg[3].sig_delay_data_reg_reg[3][8]_0\(0),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(8),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_5(0),
      D => \sig_delay_mux_bus[3]_19\(9),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(9),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      O => \sig_delay_mux_bus[4]_22\(0)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \sig_delay_mux_bus[4]_22\(1)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      O => \sig_delay_mux_bus[4]_22\(2)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      O => \sig_delay_mux_bus[4]_22\(3)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      O => \sig_delay_mux_bus[4]_22\(4)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \sig_delay_mux_bus[4]_22\(5)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      O => \sig_delay_mux_bus[4]_22\(6)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \sig_delay_mux_bus[4]_22\(7)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC308888"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I3 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \sig_delay_mux_bus[4]_21\(8)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_delay_mux_bus[4]_21\(8),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2880080808800"
    )
        port map (
      I0 => sig_advance_pipe_data117_out,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      O => p_67_out
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      O => \sig_delay_mux_bus[4]_22\(9)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(0),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(0),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(1),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(1),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(2),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(2),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(3),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(3),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(4),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(4),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(5),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(5),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(6),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(6),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(7),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(7),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_21\(8),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(8),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_67_out,
      D => \sig_delay_mux_bus[4]_22\(9),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(9),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      O => \sig_delay_mux_bus[5]_24\(0)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      O => \sig_delay_mux_bus[5]_24\(1)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      O => \sig_delay_mux_bus[5]_24\(2)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      O => \sig_delay_mux_bus[5]_24\(3)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      O => \sig_delay_mux_bus[5]_24\(4)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      O => \sig_delay_mux_bus[5]_24\(5)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      O => \sig_delay_mux_bus[5]_24\(6)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      O => \sig_delay_mux_bus[5]_24\(7)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      O => \sig_delay_mux_bus[5]_23\(8)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I3 => sig_advance_pipe_data117_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data117_out,
      I1 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      O => p_63_out
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      O => \sig_delay_mux_bus[5]_24\(9)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(0),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(0),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(1),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(1),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(2),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(2),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(3),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(3),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(4),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(4),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(5),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(5),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(6),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(6),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(7),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(7),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_23\(8),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(8),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_63_out,
      D => \sig_delay_mux_bus[5]_24\(9),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(9),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I1 => sig_advance_pipe_data117_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(0),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(1),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(2),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(3),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(4),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(5),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(6),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(7),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(8),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(9),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000B800F000"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\,
      I1 => lsig_pullreg_empty,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I4 => \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\,
      I5 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_first_dbeat\,
      O => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\
    );
\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tlast_reg_reg\,
      I1 => sig_dre_tvalid_i_reg_1(0),
      O => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_first_dbeat\
    );
\GEN_INCLUDE_DRE.lsig_pushreg_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => lsig_pullreg_empty,
      I2 => \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\,
      I3 => \^sig_dre2ibtt_tlast_reg_reg\,
      I4 => sig_dre_tvalid_i_reg_1(0),
      O => lsig_pushreg_full
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => '1',
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[2]\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      R => sig_flush_db1_reg_1(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => '1',
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[2]_0\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      R => sig_flush_db1_reg_2(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => '1',
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[2]_1\(0),
      D => \sig_strb_reg_out_reg[3]\(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      R => sig_flush_db1_reg_3(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => '1',
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]_0\(0),
      D => \sig_strb_reg_out_reg[4]\(8),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      R => sig_flush_db1_reg_4(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(0),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(1),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(2),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(3),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(4),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(5),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(6),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(7),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => '1',
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[4]_0\(0),
      D => sig_eop_halt_xfer_reg_0(8),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      R => sig_flush_db1_reg_5(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(0),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(1),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(2),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(3),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(4),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(5),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(6),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(7),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => '1',
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[5]\(0),
      D => \sig_strb_reg_out_reg[6]\(8),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      R => sig_flush_db1_reg_6(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(0),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(1),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(2),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(3),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(4),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(5),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(6),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(7),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => '1',
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[6]_0\(0),
      D => \sig_strb_reg_out_reg[7]\(8),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      R => sig_flush_db1_reg_7(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(0),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(1),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(2),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(3),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(4),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(5),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(6),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(7),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => '1',
      Q => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      R => SR(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_eop_halt_xfer_reg(8),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      R => SR(0)
    );
\GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => \^sig_dre_halted_reg_0\,
      I2 => sig_dre_halted_reg_1,
      I3 => \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\,
      O => sig_cntl_accept
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]\(0),
      Q => sig_shift_case_reg(0),
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]_2\,
      Q => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]_3\,
      Q => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]\(1),
      Q => sig_shift_case_reg(1),
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]_0\,
      Q => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]_1\,
      Q => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      R => sig_stream_rst
    );
\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => \sig_next_strt_offset_reg[0]\(2),
      Q => sig_shift_case_reg(2),
      R => sig_stream_rst
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(0),
      O => \sig_final_mux_bus[0]_12\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(1),
      O => \sig_final_mux_bus[0]_12\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(2),
      O => \sig_final_mux_bus[0]_12\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(3),
      O => \sig_final_mux_bus[0]_12\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(4),
      O => \sig_final_mux_bus[0]_12\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(5),
      O => \sig_final_mux_bus[0]_12\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(6),
      O => \sig_final_mux_bus[0]_12\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(7),
      O => \sig_final_mux_bus[0]_12\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(8),
      I3 => sig_dre_tvalid_i_reg_1(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888880"
    )
        port map (
      I0 => sig_advance_pipe_data117_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(8),
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      O => p_55_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(8),
      O => \sig_final_mux_bus[0]_13\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(0),
      Q => \^sig_dre2ibtt_tdata\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(1),
      Q => \^sig_dre2ibtt_tdata\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(2),
      Q => \^sig_dre2ibtt_tdata\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(3),
      Q => \^sig_dre2ibtt_tdata\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(4),
      Q => \^sig_dre2ibtt_tdata\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(5),
      Q => \^sig_dre2ibtt_tdata\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(6),
      Q => \^sig_dre2ibtt_tdata\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_12\(7),
      Q => \^sig_dre2ibtt_tdata\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_55_out,
      D => \sig_final_mux_bus[0]_13\(8),
      Q => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFAC000000A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(0),
      O => \sig_final_mux_bus[1]_17\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(1),
      O => \sig_final_mux_bus[1]_17\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(2),
      O => \sig_final_mux_bus[1]_17\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(3),
      O => \sig_final_mux_bus[1]_17\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(4),
      O => \sig_final_mux_bus[1]_17\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(5),
      O => \sig_final_mux_bus[1]_17\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(6),
      O => \sig_final_mux_bus[1]_17\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(7),
      O => \sig_final_mux_bus[1]_17\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_4\(8),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => sig_advance_pipe_data117_out,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(8),
      I2 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFFFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(8),
      O => \sig_final_mux_bus[1]_4\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(0),
      Q => \^q\(0),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(1),
      Q => \^q\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(2),
      Q => \^q\(2),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(3),
      Q => \^q\(3),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(4),
      Q => \^q\(4),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(5),
      Q => \^q\(5),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(6),
      Q => \^q\(6),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_17\(7),
      Q => \^q\(7),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0\,
      D => \sig_final_mux_bus[1]_4\(8),
      Q => \^q\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEB2A2BEAE82A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(0),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      O => \sig_final_mux_bus[2]_7\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEBEAEB2A2B2A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(1),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_7\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEB2A2BEAE82A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(2),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      O => \sig_final_mux_bus[2]_7\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEB2A2BEAE82A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(3),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      O => \sig_final_mux_bus[2]_7\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEBEAE82A2B2A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(4),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_7\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEBEAEB2A2B2A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(5),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_7\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEBEAE82A2B2A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(6),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_7\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEB2A2BEAE82A28"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(7),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      O => \sig_final_mux_bus[2]_7\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCF0F0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(8),
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(0),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(1),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(1),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(2),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(3),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(3),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(4),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(4),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(5),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(5),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(6),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(6),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \sig_final_mux_bus[2]_7\(7),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(7),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_6(0),
      D => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(5),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(7),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\,
      O => \sig_final_mux_bus[3]_14\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^d\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEABFEAB02AB02A8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I5 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      O => \^d\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(0),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(1),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(1),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(2),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(2),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(3),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(4),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(4),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(5),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(5),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(6),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(6),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \sig_final_mux_bus[3]_14\(7),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(7),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_7(0),
      D => \^d\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F7E6"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(0)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555303F5050"
    )
        port map (
      I0 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C0E0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(1)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACA0AC8C80808"
    )
        port map (
      I0 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB380B080"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(2)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC000F00AC0000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F7E6"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(3)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555303F5050"
    )
        port map (
      I0 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAEAAAAAAAE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(4),
      O => \sig_final_mux_bus[4]_10\(4)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AAAA00000000"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808380"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(5)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAACFC0A0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAEAAAAAAAE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(6),
      O => \sig_final_mux_bus[4]_10\(6)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F7E6"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_10\(7)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555303F5050"
    )
        port map (
      I0 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_output_reg[4].sig_output_data_reg_reg[4][8]_0\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA080AA8AA282"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(8),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \^gen_output_reg[4].sig_output_data_reg_reg[4][8]_0\(0)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0FFFFFFFFFAFA"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(0),
      Q => \^sig_dre2ibtt_tdata\(8),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(1),
      Q => \^sig_dre2ibtt_tdata\(9),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(2),
      Q => \^sig_dre2ibtt_tdata\(10),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(3),
      Q => \^sig_dre2ibtt_tdata\(11),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(4),
      Q => \^sig_dre2ibtt_tdata\(12),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(5),
      Q => \^sig_dre2ibtt_tdata\(13),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(6),
      Q => \^sig_dre2ibtt_tdata\(14),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \sig_final_mux_bus[4]_10\(7),
      Q => \^sig_dre2ibtt_tdata\(15),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_8(0),
      D => \^gen_output_reg[4].sig_output_data_reg_reg[4][8]_0\(0),
      Q => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(0),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(0)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA000000CA0000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(1),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(1)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(2),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(2)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(3),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(3)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(4),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(4)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(5),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(5)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(6),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(6)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1400"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(7),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_16\(7)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40114000"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_output_reg[5].sig_output_data_reg_reg[5][8]_0\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCCFCFCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\,
      I2 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(8),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => sig_shift_case_reg(2),
      O => \^gen_output_reg[5].sig_output_data_reg_reg[5][8]_0\(0)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888FF003030"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(8),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(0),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(1),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(1),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(2),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(2),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(3),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(3),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(4),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(4),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(5),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(5),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(6),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(6),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \sig_final_mux_bus[5]_16\(7),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(7),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_9(0),
      D => \^gen_output_reg[5].sig_output_data_reg_reg[5][8]_0\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\,
      I4 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\,
      O => \sig_final_mux_bus[6]_6\(0)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA00CF00C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(0),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF200000FF20"
    )
        port map (
      I0 => sig_shift_case_reg(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(1),
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0\,
      O => \sig_final_mux_bus[6]_6\(1)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\,
      I4 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\,
      O => \sig_final_mux_bus[6]_6\(2)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA00CF00C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(2),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\,
      I4 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\,
      O => \sig_final_mux_bus[6]_6\(3)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA00CF00C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(3),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF100000"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\,
      O => \sig_final_mux_bus[6]_6\(4)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA00CF00C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(4),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF200000FF20"
    )
        port map (
      I0 => sig_shift_case_reg(0),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(5),
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0\,
      O => \sig_final_mux_bus[6]_6\(5)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF100000"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\,
      O => \sig_final_mux_bus[6]_6\(6)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA00CF00C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(6),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF200000FF20"
    )
        port map (
      I0 => sig_shift_case_reg(0),
      I1 => sig_shift_case_reg(1),
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(7),
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0\,
      O => \sig_final_mux_bus[6]_6\(7)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I4 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_output_reg[6].sig_output_data_reg_reg[6][8]_0\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF100000"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(8),
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\,
      O => \^gen_output_reg[6].sig_output_data_reg_reg[6][8]_0\(0)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AF00AC00A0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(0),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(1),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(1),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(2),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(2),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(3),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(3),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(4),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(4),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(5),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(5),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(6),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(6),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \sig_final_mux_bus[6]_6\(7),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(7),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_10(0),
      D => \^gen_output_reg[6].sig_output_data_reg_reg[6][8]_0\(0),
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(0),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(0),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(0),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(0),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(1),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(1),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(1),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(2),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(2),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(2),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(2),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(3),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(3),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(3),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(3),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(4),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(4),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(4),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(4),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(4),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(4),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(5),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(5),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(5),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(5),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(6),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(6),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(6),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(6),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7]\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(7),
      I5 => sig_shift_case_reg(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(7),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(7),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(7),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_pass_mux_bus[7]_2\(0),
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEF0CCF0CCF0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(8),
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => \^gen_delay_reg[6].sig_delay_data_reg_reg[6][8]_0\(0),
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\,
      O => \^sig_pass_mux_bus[7]_2\(0)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(8),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(8),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(8),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(0),
      Q => \^sig_dre2ibtt_tdata\(16),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(0),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(1),
      Q => \^sig_dre2ibtt_tdata\(17),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(1),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(2),
      Q => \^sig_dre2ibtt_tdata\(18),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(2),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(3),
      Q => \^sig_dre2ibtt_tdata\(19),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(3),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(4),
      Q => \^sig_dre2ibtt_tdata\(20),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(4),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(5),
      Q => \^sig_dre2ibtt_tdata\(21),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(5),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(6),
      Q => \^sig_dre2ibtt_tdata\(22),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(6),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(7),
      Q => \^sig_dre2ibtt_tdata\(23),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\,
      O => \GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y\(7),
      S => sig_shift_case_reg(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => sig_flush_db2_reg_11(0),
      D => \^sig_pass_mux_bus[7]_2\(0),
      Q => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008080800080"
    )
        port map (
      I0 => \^sig_dre2ibtt_tlast_reg_reg\,
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => lsig_eop_reg,
      I3 => lsig_0ffset_cntr,
      I4 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I5 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(32)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(9),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(33)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(10),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(34)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(11),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(35)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(12),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(36)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(13),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(37)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(14),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(38)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(15),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(39)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(40)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(41)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(42)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(43)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(44)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(45)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(46)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(47)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(48)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(49)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(2),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(50)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(3),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(51)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(4),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(52)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(53)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(54)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(55)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(16),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(56)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(17),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(57)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(18),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(58)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(19),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(59)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(5),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(20),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(60)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(21),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(61)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(22),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(62)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(23),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(63)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(6),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tdata\(7),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I2 => \^sig_dre2ibtt_tlast_reg_reg\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tlast_reg_reg\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(4)
    );
\sig_byte_cntr[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D222222222222222"
    )
        port map (
      I0 => \sig_byte_cntr_reg[3]\(1),
      I1 => sig_ld_byte_cntr,
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I3 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I4 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I5 => \sig_byte_cntr[7]_i_15_n_0\,
      O => \sig_byte_cntr_reg[7]_0\(1)
    );
\sig_byte_cntr[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE01FE"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_18_n_0\,
      I1 => \sig_byte_cntr[7]_i_19_n_0\,
      I2 => \sig_byte_cntr[7]_i_20_n_0\,
      I3 => \sig_byte_cntr_reg[3]\(0),
      I4 => sig_ld_byte_cntr,
      O => \sig_byte_cntr_reg[7]_0\(0)
    );
\sig_byte_cntr[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I1 => \^q\(8),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      O => \sig_byte_cntr[7]_i_15_n_0\
    );
\sig_byte_cntr[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_22_n_0\,
      I1 => \^q\(8),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I3 => \sig_byte_cntr[7]_i_23_n_0\,
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I5 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      O => p_0_out(1)
    );
\sig_byte_cntr[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000092014116"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I4 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I5 => \sig_byte_cntr[7]_i_27_n_0\,
      O => \sig_byte_cntr[7]_i_18_n_0\
    );
\sig_byte_cntr[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000008008"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_28_n_0\,
      I1 => \^q\(8),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I4 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I5 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      O => \sig_byte_cntr[7]_i_19_n_0\
    );
\sig_byte_cntr[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A22A00000000"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_29_n_0\,
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I2 => \^q\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I5 => \sig_byte_cntr[7]_i_30_n_0\,
      O => \sig_byte_cntr[7]_i_20_n_0\
    );
\sig_byte_cntr[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFFFFFFDDFFFFFF"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I5 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      O => \sig_byte_cntr[7]_i_22_n_0\
    );
\sig_byte_cntr[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFFF77F723F7"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I4 => \^q\(8),
      I5 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      O => \sig_byte_cntr[7]_i_23_n_0\
    );
\sig_byte_cntr[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      O => \sig_byte_cntr[7]_i_24_n_0\
    );
\sig_byte_cntr[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000008000000A"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_31_n_0\,
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I5 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      O => \sig_byte_cntr[7]_i_25_n_0\
    );
\sig_byte_cntr[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABBBBBAA"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_32_n_0\,
      I1 => \sig_byte_cntr[7]_i_33_n_0\,
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I5 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      O => \sig_byte_cntr[7]_i_26_n_0\
    );
\sig_byte_cntr[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I2 => \^q\(8),
      O => \sig_byte_cntr[7]_i_27_n_0\
    );
\sig_byte_cntr[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8401"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      O => \sig_byte_cntr[7]_i_28_n_0\
    );
\sig_byte_cntr[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200000000F2"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I1 => \^q\(8),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I3 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      I5 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      O => \sig_byte_cntr[7]_i_29_n_0\
    );
\sig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I3 => \sig_byte_cntr[7]_i_15_n_0\,
      I4 => sig_dre_tvalid_i_reg_1(0),
      I5 => sig_clr_dbc_reg,
      O => \sig_byte_cntr_reg[7]\(1)
    );
\sig_byte_cntr[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I1 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I2 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      O => \sig_byte_cntr[7]_i_30_n_0\
    );
\sig_byte_cntr[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      O => \sig_byte_cntr[7]_i_31_n_0\
    );
\sig_byte_cntr[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000022"
    )
        port map (
      I0 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][2]\(8),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I2 => \^q\(8),
      I3 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      I5 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][5]\(8),
      O => \sig_byte_cntr[7]_i_32_n_0\
    );
\sig_byte_cntr[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEFEF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][7]\(0),
      I2 => \^include_packing.do_reg_slices[0].lsig_strb_slice_reg_reg[0][4]\(0),
      I3 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][3]\(8),
      I4 => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][6]_0\(8),
      O => \sig_byte_cntr[7]_i_33_n_0\
    );
\sig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \sig_byte_cntr[7]_i_18_n_0\,
      I1 => \sig_byte_cntr[7]_i_19_n_0\,
      I2 => \sig_byte_cntr[7]_i_20_n_0\,
      I3 => sig_ld_byte_cntr,
      O => \sig_byte_cntr_reg[7]\(0)
    );
\sig_byte_cntr_reg[7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_byte_cntr[7]_i_25_n_0\,
      I1 => \sig_byte_cntr[7]_i_26_n_0\,
      O => p_0_out(0),
      S => \sig_byte_cntr[7]_i_24_n_0\
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => sig_dre_tvalid_i_reg_1(0),
      I2 => \^sig_dre2ibtt_tlast_reg_reg\,
      O => sig_dre2ibtt_eop
    );
sig_dre_halted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555DFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\,
      I2 => sig_dre_halted_reg_1,
      I3 => \^sig_dre_halted_reg_0\,
      I4 => sig_sm_ld_dre_cmd_reg,
      O => sig_dre_halted_i_1_n_0
    );
sig_dre_halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre_halted_i_1_n_0,
      Q => \^gen_muxfarm_64.sig_shift_case_reg_reg[0]_rep__0_0\,
      R => '0'
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_final_mux_has_tlast,
      I1 => \^sig_pass_mux_bus[7]_2\(0),
      O => sig_dre_tvalid_i0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_advance_pipe_data117_out,
      D => sig_dre_tvalid_i0,
      Q => sig_dre2ibtt_tvalid,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db1_reg_0,
      Q => sig_dre_tvalid_i_reg_0,
      R => sig_flush_db2_reg_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db2_reg_1,
      Q => \^sig_dre_halted_reg_0\,
      R => sig_flush_db2_reg_0
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD0"
    )
        port map (
      I0 => sig_tlast_out_i_2_n_0,
      I1 => sig_tlast_out_i_3_n_0,
      I2 => sig_tlast_out_i_4_n_0,
      I3 => sig_tlast_out_i_5_n_0,
      I4 => sig_tlast_out_i_6_n_0,
      I5 => sig_tlast_out_i_7_n_0,
      O => sig_final_mux_has_tlast
    );
sig_tlast_out_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CECF0000CEC0"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_39\(9),
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_37\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      O => sig_tlast_out_i_10_n_0
    );
sig_tlast_out_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA04A0040A040004"
    )
        port map (
      I0 => sig_shift_case_reg(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      O => sig_tlast_out_i_11_n_0
    );
sig_tlast_out_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      O => sig_tlast_out_i_12_n_0
    );
sig_tlast_out_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => sig_shift_case_reg(2),
      O => sig_tlast_out_i_13_n_0
    );
sig_tlast_out_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFF0FFCA000000C"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_35\(9),
      O => sig_tlast_out_i_14_n_0
    );
sig_tlast_out_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAFAAEAAAA0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_33\(9),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      O => sig_tlast_out_i_15_n_0
    );
sig_tlast_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200222A2A002A2A"
    )
        port map (
      I0 => sig_tlast_out_i_8_n_0,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      O => sig_tlast_out_i_2_n_0
    );
sig_tlast_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F030E02FFFFFFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      I5 => sig_shift_case_reg(2),
      O => sig_tlast_out_i_3_n_0
    );
sig_tlast_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFF0FFF0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9]\,
      I2 => sig_shift_case_reg(2),
      I3 => sig_tlast_out_i_9_n_0,
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\,
      O => sig_tlast_out_i_4_n_0
    );
sig_tlast_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFF00FC00EE00"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_27\(9),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_28\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_38\(9),
      O => sig_tlast_out_i_5_n_0
    );
sig_tlast_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFA"
    )
        port map (
      I0 => sig_tlast_out_i_10_n_0,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_36\(9),
      I2 => sig_tlast_out_i_11_n_0,
      I3 => sig_tlast_out_i_12_n_0,
      I4 => sig_tlast_out_i_13_n_0,
      O => sig_tlast_out_i_6_n_0
    );
sig_tlast_out_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => sig_tlast_out_i_14_n_0,
      I1 => sig_tlast_out_i_15_n_0,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_34\(9),
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => sig_tlast_out_i_7_n_0
    );
sig_tlast_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001F031F001FF31F"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_29\(9),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_30\(9),
      I2 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_31\(9),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_32\(9),
      O => sig_tlast_out_i_8_n_0
    );
sig_tlast_out_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_26\(9),
      O => sig_tlast_out_i_9_n_0
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_advance_pipe_data117_out,
      D => sig_final_mux_has_tlast,
      Q => \^sig_dre2ibtt_tlast_reg_reg\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 127 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_next_strt_strb_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_next_strt_strb_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_2__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_last_dbeat_reg <= sig_s_ready_out;
\INFERRED_GEN.cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_m_valid_out_reg_0,
      O => sig_last_dbeat_reg_0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[127]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axi_s2mm_wdata(100),
      R => '0'
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axi_s2mm_wdata(101),
      R => '0'
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axi_s2mm_wdata(102),
      R => '0'
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axi_s2mm_wdata(103),
      R => '0'
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axi_s2mm_wdata(104),
      R => '0'
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axi_s2mm_wdata(105),
      R => '0'
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axi_s2mm_wdata(106),
      R => '0'
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axi_s2mm_wdata(107),
      R => '0'
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axi_s2mm_wdata(108),
      R => '0'
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axi_s2mm_wdata(109),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axi_s2mm_wdata(110),
      R => '0'
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axi_s2mm_wdata(111),
      R => '0'
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axi_s2mm_wdata(112),
      R => '0'
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axi_s2mm_wdata(113),
      R => '0'
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axi_s2mm_wdata(114),
      R => '0'
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axi_s2mm_wdata(115),
      R => '0'
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axi_s2mm_wdata(116),
      R => '0'
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axi_s2mm_wdata(117),
      R => '0'
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axi_s2mm_wdata(118),
      R => '0'
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axi_s2mm_wdata(119),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axi_s2mm_wdata(120),
      R => '0'
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axi_s2mm_wdata(121),
      R => '0'
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axi_s2mm_wdata(122),
      R => '0'
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axi_s2mm_wdata(123),
      R => '0'
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axi_s2mm_wdata(124),
      R => '0'
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axi_s2mm_wdata(125),
      R => '0'
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axi_s2mm_wdata(126),
      R => '0'
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axi_s2mm_wdata(127),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axi_s2mm_wdata(64),
      R => '0'
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axi_s2mm_wdata(65),
      R => '0'
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axi_s2mm_wdata(66),
      R => '0'
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axi_s2mm_wdata(67),
      R => '0'
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axi_s2mm_wdata(68),
      R => '0'
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axi_s2mm_wdata(69),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axi_s2mm_wdata(70),
      R => '0'
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axi_s2mm_wdata(71),
      R => '0'
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axi_s2mm_wdata(72),
      R => '0'
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axi_s2mm_wdata(73),
      R => '0'
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axi_s2mm_wdata(74),
      R => '0'
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axi_s2mm_wdata(75),
      R => '0'
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axi_s2mm_wdata(76),
      R => '0'
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axi_s2mm_wdata(77),
      R => '0'
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axi_s2mm_wdata(78),
      R => '0'
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axi_s2mm_wdata(79),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axi_s2mm_wdata(80),
      R => '0'
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axi_s2mm_wdata(81),
      R => '0'
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axi_s2mm_wdata(82),
      R => '0'
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axi_s2mm_wdata(83),
      R => '0'
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axi_s2mm_wdata(84),
      R => '0'
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axi_s2mm_wdata(85),
      R => '0'
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axi_s2mm_wdata(86),
      R => '0'
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axi_s2mm_wdata(87),
      R => '0'
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axi_s2mm_wdata(88),
      R => '0'
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axi_s2mm_wdata(89),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axi_s2mm_wdata(90),
      R => '0'
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axi_s2mm_wdata(91),
      R => '0'
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axi_s2mm_wdata(92),
      R => '0'
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axi_s2mm_wdata(93),
      R => '0'
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axi_s2mm_wdata(94),
      R => '0'
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axi_s2mm_wdata(95),
      R => '0'
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axi_s2mm_wdata(96),
      R => '0'
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axi_s2mm_wdata(97),
      R => '0'
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axi_s2mm_wdata(98),
      R => '0'
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axi_s2mm_wdata(99),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(100),
      Q => sig_data_skid_reg(100),
      R => '0'
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(101),
      Q => sig_data_skid_reg(101),
      R => '0'
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(102),
      Q => sig_data_skid_reg(102),
      R => '0'
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(103),
      Q => sig_data_skid_reg(103),
      R => '0'
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(104),
      Q => sig_data_skid_reg(104),
      R => '0'
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(105),
      Q => sig_data_skid_reg(105),
      R => '0'
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(106),
      Q => sig_data_skid_reg(106),
      R => '0'
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(107),
      Q => sig_data_skid_reg(107),
      R => '0'
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(108),
      Q => sig_data_skid_reg(108),
      R => '0'
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(109),
      Q => sig_data_skid_reg(109),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(110),
      Q => sig_data_skid_reg(110),
      R => '0'
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(111),
      Q => sig_data_skid_reg(111),
      R => '0'
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(112),
      Q => sig_data_skid_reg(112),
      R => '0'
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(113),
      Q => sig_data_skid_reg(113),
      R => '0'
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(114),
      Q => sig_data_skid_reg(114),
      R => '0'
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(115),
      Q => sig_data_skid_reg(115),
      R => '0'
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(116),
      Q => sig_data_skid_reg(116),
      R => '0'
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(117),
      Q => sig_data_skid_reg(117),
      R => '0'
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(118),
      Q => sig_data_skid_reg(118),
      R => '0'
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(119),
      Q => sig_data_skid_reg(119),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(120),
      Q => sig_data_skid_reg(120),
      R => '0'
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(121),
      Q => sig_data_skid_reg(121),
      R => '0'
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(122),
      Q => sig_data_skid_reg(122),
      R => '0'
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(123),
      Q => sig_data_skid_reg(123),
      R => '0'
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(124),
      Q => sig_data_skid_reg(124),
      R => '0'
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(125),
      Q => sig_data_skid_reg(125),
      R => '0'
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(126),
      Q => sig_data_skid_reg(126),
      R => '0'
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(127),
      Q => sig_data_skid_reg(127),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(64),
      Q => sig_data_skid_reg(64),
      R => '0'
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(65),
      Q => sig_data_skid_reg(65),
      R => '0'
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(66),
      Q => sig_data_skid_reg(66),
      R => '0'
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(67),
      Q => sig_data_skid_reg(67),
      R => '0'
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(68),
      Q => sig_data_skid_reg(68),
      R => '0'
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(69),
      Q => sig_data_skid_reg(69),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(70),
      Q => sig_data_skid_reg(70),
      R => '0'
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(71),
      Q => sig_data_skid_reg(71),
      R => '0'
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(72),
      Q => sig_data_skid_reg(72),
      R => '0'
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(73),
      Q => sig_data_skid_reg(73),
      R => '0'
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(74),
      Q => sig_data_skid_reg(74),
      R => '0'
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(75),
      Q => sig_data_skid_reg(75),
      R => '0'
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(76),
      Q => sig_data_skid_reg(76),
      R => '0'
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(77),
      Q => sig_data_skid_reg(77),
      R => '0'
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(78),
      Q => sig_data_skid_reg(78),
      R => '0'
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(79),
      Q => sig_data_skid_reg(79),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(80),
      Q => sig_data_skid_reg(80),
      R => '0'
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(81),
      Q => sig_data_skid_reg(81),
      R => '0'
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(82),
      Q => sig_data_skid_reg(82),
      R => '0'
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(83),
      Q => sig_data_skid_reg(83),
      R => '0'
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(84),
      Q => sig_data_skid_reg(84),
      R => '0'
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(85),
      Q => sig_data_skid_reg(85),
      R => '0'
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(86),
      Q => sig_data_skid_reg(86),
      R => '0'
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(87),
      Q => sig_data_skid_reg(87),
      R => '0'
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(88),
      Q => sig_data_skid_reg(88),
      R => '0'
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(89),
      Q => sig_data_skid_reg(89),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(90),
      Q => sig_data_skid_reg(90),
      R => '0'
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(91),
      Q => sig_data_skid_reg(91),
      R => '0'
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(92),
      Q => sig_data_skid_reg(92),
      R => '0'
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(93),
      Q => sig_data_skid_reg(93),
      R => '0'
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(94),
      Q => sig_data_skid_reg(94),
      R => '0'
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(95),
      Q => sig_data_skid_reg(95),
      R => '0'
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(96),
      Q => sig_data_skid_reg(96),
      R => '0'
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(97),
      Q => sig_data_skid_reg(97),
      R => '0'
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(98),
      Q => sig_data_skid_reg(98),
      R => '0'
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(99),
      Q => sig_data_skid_reg(99),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_m_valid_out_reg_0,
      O => \sig_m_valid_dup_i_2__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__0_n_0\,
      Q => sig_m_valid_dup,
      R => sig_init_reg_reg
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__0_n_0\,
      Q => sig_m_valid_out,
      R => sig_init_reg_reg
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => SR(0),
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_out_reg_0,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(10),
      Q => m_axi_s2mm_wstrb(10),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(11),
      Q => m_axi_s2mm_wstrb(11),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(12),
      Q => m_axi_s2mm_wstrb(12),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(13),
      Q => m_axi_s2mm_wstrb(13),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(14),
      Q => m_axi_s2mm_wstrb(14),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(15),
      Q => m_axi_s2mm_wstrb(15),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(4),
      Q => m_axi_s2mm_wstrb(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(5),
      Q => m_axi_s2mm_wstrb(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(6),
      Q => m_axi_s2mm_wstrb(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(7),
      Q => m_axi_s2mm_wstrb(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(8),
      Q => m_axi_s2mm_wstrb(8),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[15]_0\(9),
      Q => m_axi_s2mm_wstrb(9),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(10),
      Q => Q(10),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(11),
      Q => Q(11),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(12),
      Q => Q(12),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(13),
      Q => Q(13),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(14),
      Q => Q(14),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(15),
      Q => Q(15),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(7),
      Q => Q(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(8),
      Q => Q(8),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[15]\(9),
      Q => Q(9),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    sig_s_ready_dup_reg_0 : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    \sig_strb_skid_reg_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \sig_strb_skid_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly3_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly2_reg : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal \sig_s_ready_dup_i_2__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_strb_skid_reg_reg[0]_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[1]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[2]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[3]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[4]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[5]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[6]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[7]_i_1__0\ : label is "soft_lutpair61";
begin
  \out\ <= sig_m_valid_dup;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_s_ready_dup_reg_0 <= sig_m_valid_out;
  \sig_strb_skid_reg_reg[0]_0\ <= \^sig_strb_skid_reg_reg[0]_0\;
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[63]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => Q(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => Q(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => Q(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => Q(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => Q(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => Q(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => Q(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => Q(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => Q(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => Q(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => Q(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => Q(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => Q(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => Q(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => Q(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => Q(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => Q(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => Q(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => Q(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => Q(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => Q(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => Q(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(32),
      Q => Q(32),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(33),
      Q => Q(33),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(34),
      Q => Q(34),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(35),
      Q => Q(35),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(36),
      Q => Q(36),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(37),
      Q => Q(37),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(38),
      Q => Q(38),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(39),
      Q => Q(39),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(40),
      Q => Q(40),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(41),
      Q => Q(41),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(42),
      Q => Q(42),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(43),
      Q => Q(43),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(44),
      Q => Q(44),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(45),
      Q => Q(45),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(46),
      Q => Q(46),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(47),
      Q => Q(47),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(48),
      Q => Q(48),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(49),
      Q => Q(49),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(50),
      Q => Q(50),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(51),
      Q => Q(51),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(52),
      Q => Q(52),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(53),
      Q => Q(53),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(54),
      Q => Q(54),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(55),
      Q => Q(55),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(56),
      Q => Q(56),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(57),
      Q => Q(57),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(58),
      Q => Q(58),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(59),
      Q => Q(59),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(60),
      Q => Q(60),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(61),
      Q => Q(61),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(62),
      Q => Q(62),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(63),
      Q => Q(63),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => Q(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => Q(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => \^sig_strb_skid_reg_reg[0]_0\,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => skid2dre_wlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => \^sig_strb_skid_reg_reg[0]_0\,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sig_m_valid_dup_i_2_n_0,
      I1 => sig_mvalid_stop,
      I2 => SR(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_mvalid_stop_set,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B3"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => s_axis_s2mm_tvalid,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CAC8C8C"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => \^sig_strb_skid_reg_reg[0]_0\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3_reg_0,
      I4 => sig_halt_reg_dly2_reg,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF200F00"
    )
        port map (
      I0 => sig_halt_reg_dly2_reg,
      I1 => sig_halt_reg_dly3_reg_0,
      I2 => sig_m_valid_dup,
      I3 => \^sig_strb_skid_reg_reg[0]_0\,
      I4 => sig_s_ready_out_reg_0,
      I5 => sig_mvalid_stop,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => sig_mvalid_stop,
      R => sig_stream_rst
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \sig_s_ready_dup_i_2__1_n_0\,
      I1 => \^sig_strb_skid_reg_reg[0]_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2_reg,
      I4 => sig_halt_reg_dly3_reg_0,
      O => sig_s_ready_dup_i_1_n_0
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => sig_s_ready_out_reg_0,
      I4 => SR(0),
      O => \sig_s_ready_dup_i_2__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly3_reg,
      Q => \^sig_strb_skid_reg_reg[0]_0\,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(4),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(5),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(6),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(7),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_skid_reg_reg[7]_0\(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_skid_reg_reg[7]_0\(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_skid_reg_reg[7]_0\(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_skid_reg_reg[7]_0\(3),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(4),
      Q => \sig_strb_skid_reg_reg[7]_0\(4),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(5),
      Q => \sig_strb_skid_reg_reg[7]_0\(5),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(6),
      Q => \sig_strb_skid_reg_reg[7]_0\(6),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(7),
      Q => \sig_strb_skid_reg_reg[7]_0\(7),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(4),
      O => sig_sstrb_with_stop(4)
    );
\sig_strb_skid_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(5),
      O => sig_sstrb_with_stop(5)
    );
\sig_strb_skid_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(6),
      O => sig_sstrb_with_stop(6)
    );
\sig_strb_skid_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_strb_skid_reg_reg[0]_0\,
      I1 => s_axis_s2mm_tkeep(7),
      O => sig_sstrb_with_stop(7)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(4),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(5),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(6),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(7),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_m_valid_dup_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_skid_reg_reg[127]_0\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 145 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_end_of_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ is
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 130 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 130 downto 0 );
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_m_valid_dup_reg_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_m_valid_dup_reg_0 <= \^sig_m_valid_dup_reg_0\;
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => lsig_end_of_cmd_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(4),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(4),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(3),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(3),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(2),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(2),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(1),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(1),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(0),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(0),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(4),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(3),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(2),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(1),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(0),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\,
      DI(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\,
      O(7 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1\(7 downto 0),
      S(7 downto 5) => S(2 downto 0),
      S(4) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_14_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_15_n_0\
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      O => E(0)
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(130),
      O => sig_data_skid_mux_out(130)
    );
\sig_data_reg_out[132]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_halt_reg_reg,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_skid_reg_reg[127]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => \sig_data_skid_reg_reg[127]_0\(100),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => \sig_data_skid_reg_reg[127]_0\(101),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => \sig_data_skid_reg_reg[127]_0\(102),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => \sig_data_skid_reg_reg[127]_0\(103),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => \sig_data_skid_reg_reg[127]_0\(104),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => \sig_data_skid_reg_reg[127]_0\(105),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => \sig_data_skid_reg_reg[127]_0\(106),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => \sig_data_skid_reg_reg[127]_0\(107),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => \sig_data_skid_reg_reg[127]_0\(108),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => \sig_data_skid_reg_reg[127]_0\(109),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_skid_reg_reg[127]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => \sig_data_skid_reg_reg[127]_0\(110),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => \sig_data_skid_reg_reg[127]_0\(111),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => \sig_data_skid_reg_reg[127]_0\(112),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => \sig_data_skid_reg_reg[127]_0\(113),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => \sig_data_skid_reg_reg[127]_0\(114),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => \sig_data_skid_reg_reg[127]_0\(115),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => \sig_data_skid_reg_reg[127]_0\(116),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => \sig_data_skid_reg_reg[127]_0\(117),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => \sig_data_skid_reg_reg[127]_0\(118),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => \sig_data_skid_reg_reg[127]_0\(119),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_skid_reg_reg[127]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => \sig_data_skid_reg_reg[127]_0\(120),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => \sig_data_skid_reg_reg[127]_0\(121),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => \sig_data_skid_reg_reg[127]_0\(122),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => \sig_data_skid_reg_reg[127]_0\(123),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => \sig_data_skid_reg_reg[127]_0\(124),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => \sig_data_skid_reg_reg[127]_0\(125),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => \sig_data_skid_reg_reg[127]_0\(126),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => \sig_data_skid_reg_reg[127]_0\(127),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(0),
      Q => sig_ibtt2wdc_stbs_asserted(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(1),
      Q => sig_ibtt2wdc_stbs_asserted(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_skid_reg_reg[127]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(130),
      Q => sig_ibtt2wdc_stbs_asserted(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(2),
      Q => sig_ibtt2wdc_stbs_asserted(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => D(3),
      Q => sig_ibtt2wdc_stbs_asserted(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_skid_reg_reg[127]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_skid_reg_reg[127]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_skid_reg_reg[127]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_skid_reg_reg[127]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_skid_reg_reg[127]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_skid_reg_reg[127]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_skid_reg_reg[127]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_skid_reg_reg[127]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_skid_reg_reg[127]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_skid_reg_reg[127]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_skid_reg_reg[127]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_skid_reg_reg[127]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_skid_reg_reg[127]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_skid_reg_reg[127]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_skid_reg_reg[127]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_skid_reg_reg[127]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_skid_reg_reg[127]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_skid_reg_reg[127]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_skid_reg_reg[127]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_skid_reg_reg[127]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_skid_reg_reg[127]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \sig_data_skid_reg_reg[127]_0\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \sig_data_skid_reg_reg[127]_0\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \sig_data_skid_reg_reg[127]_0\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \sig_data_skid_reg_reg[127]_0\(35),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \sig_data_skid_reg_reg[127]_0\(36),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \sig_data_skid_reg_reg[127]_0\(37),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \sig_data_skid_reg_reg[127]_0\(38),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \sig_data_skid_reg_reg[127]_0\(39),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_skid_reg_reg[127]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \sig_data_skid_reg_reg[127]_0\(40),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \sig_data_skid_reg_reg[127]_0\(41),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \sig_data_skid_reg_reg[127]_0\(42),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \sig_data_skid_reg_reg[127]_0\(43),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \sig_data_skid_reg_reg[127]_0\(44),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \sig_data_skid_reg_reg[127]_0\(45),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \sig_data_skid_reg_reg[127]_0\(46),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \sig_data_skid_reg_reg[127]_0\(47),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \sig_data_skid_reg_reg[127]_0\(48),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \sig_data_skid_reg_reg[127]_0\(49),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_skid_reg_reg[127]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \sig_data_skid_reg_reg[127]_0\(50),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \sig_data_skid_reg_reg[127]_0\(51),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \sig_data_skid_reg_reg[127]_0\(52),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \sig_data_skid_reg_reg[127]_0\(53),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \sig_data_skid_reg_reg[127]_0\(54),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \sig_data_skid_reg_reg[127]_0\(55),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \sig_data_skid_reg_reg[127]_0\(56),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \sig_data_skid_reg_reg[127]_0\(57),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \sig_data_skid_reg_reg[127]_0\(58),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \sig_data_skid_reg_reg[127]_0\(59),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_skid_reg_reg[127]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \sig_data_skid_reg_reg[127]_0\(60),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \sig_data_skid_reg_reg[127]_0\(61),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \sig_data_skid_reg_reg[127]_0\(62),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \sig_data_skid_reg_reg[127]_0\(63),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => \sig_data_skid_reg_reg[127]_0\(64),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => \sig_data_skid_reg_reg[127]_0\(65),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => \sig_data_skid_reg_reg[127]_0\(66),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => \sig_data_skid_reg_reg[127]_0\(67),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => \sig_data_skid_reg_reg[127]_0\(68),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => \sig_data_skid_reg_reg[127]_0\(69),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_skid_reg_reg[127]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => \sig_data_skid_reg_reg[127]_0\(70),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => \sig_data_skid_reg_reg[127]_0\(71),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => \sig_data_skid_reg_reg[127]_0\(72),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => \sig_data_skid_reg_reg[127]_0\(73),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => \sig_data_skid_reg_reg[127]_0\(74),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => \sig_data_skid_reg_reg[127]_0\(75),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => \sig_data_skid_reg_reg[127]_0\(76),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => \sig_data_skid_reg_reg[127]_0\(77),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => \sig_data_skid_reg_reg[127]_0\(78),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => \sig_data_skid_reg_reg[127]_0\(79),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_skid_reg_reg[127]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => \sig_data_skid_reg_reg[127]_0\(80),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => \sig_data_skid_reg_reg[127]_0\(81),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => \sig_data_skid_reg_reg[127]_0\(82),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => \sig_data_skid_reg_reg[127]_0\(83),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => \sig_data_skid_reg_reg[127]_0\(84),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => \sig_data_skid_reg_reg[127]_0\(85),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => \sig_data_skid_reg_reg[127]_0\(86),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => \sig_data_skid_reg_reg[127]_0\(87),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => \sig_data_skid_reg_reg[127]_0\(88),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => \sig_data_skid_reg_reg[127]_0\(89),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_skid_reg_reg[127]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => \sig_data_skid_reg_reg[127]_0\(90),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => \sig_data_skid_reg_reg[127]_0\(91),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => \sig_data_skid_reg_reg[127]_0\(92),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => \sig_data_skid_reg_reg[127]_0\(93),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => \sig_data_skid_reg_reg[127]_0\(94),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => \sig_data_skid_reg_reg[127]_0\(95),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => \sig_data_skid_reg_reg[127]_0\(96),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => \sig_data_skid_reg_reg[127]_0\(97),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => \sig_data_skid_reg_reg[127]_0\(98),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => \sig_data_skid_reg_reg[127]_0\(99),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_skid_reg_reg[127]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(100),
      Q => sig_data_skid_reg(100),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(101),
      Q => sig_data_skid_reg(101),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(102),
      Q => sig_data_skid_reg(102),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(103),
      Q => sig_data_skid_reg(103),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(104),
      Q => sig_data_skid_reg(104),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(105),
      Q => sig_data_skid_reg(105),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(106),
      Q => sig_data_skid_reg(106),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(107),
      Q => sig_data_skid_reg(107),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(108),
      Q => sig_data_skid_reg(108),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(109),
      Q => sig_data_skid_reg(109),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(110),
      Q => sig_data_skid_reg(110),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(111),
      Q => sig_data_skid_reg(111),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(112),
      Q => sig_data_skid_reg(112),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(113),
      Q => sig_data_skid_reg(113),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(114),
      Q => sig_data_skid_reg(114),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(115),
      Q => sig_data_skid_reg(115),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(116),
      Q => sig_data_skid_reg(116),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(117),
      Q => sig_data_skid_reg(117),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(118),
      Q => sig_data_skid_reg(118),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(119),
      Q => sig_data_skid_reg(119),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(120),
      Q => sig_data_skid_reg(120),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(121),
      Q => sig_data_skid_reg(121),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(122),
      Q => sig_data_skid_reg(122),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(123),
      Q => sig_data_skid_reg(123),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(124),
      Q => sig_data_skid_reg(124),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(125),
      Q => sig_data_skid_reg(125),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(126),
      Q => sig_data_skid_reg(126),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(127),
      Q => sig_data_skid_reg(127),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \gen_wr_a.gen_word_narrow.mem_reg_1\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \gen_wr_a.gen_word_narrow.mem_reg_1\(2),
      Q => sig_data_skid_reg(130),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \gen_wr_a.gen_word_narrow.mem_reg_1\(3),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \gen_wr_a.gen_word_narrow.mem_reg_1\(4),
      Q => Q(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_data_skid_reg(64),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_data_skid_reg(65),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(66),
      Q => sig_data_skid_reg(66),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(67),
      Q => sig_data_skid_reg(67),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(68),
      Q => sig_data_skid_reg(68),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(69),
      Q => sig_data_skid_reg(69),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(70),
      Q => sig_data_skid_reg(70),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(71),
      Q => sig_data_skid_reg(71),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(72),
      Q => sig_data_skid_reg(72),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(73),
      Q => sig_data_skid_reg(73),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(74),
      Q => sig_data_skid_reg(74),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(75),
      Q => sig_data_skid_reg(75),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(76),
      Q => sig_data_skid_reg(76),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(77),
      Q => sig_data_skid_reg(77),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(78),
      Q => sig_data_skid_reg(78),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(79),
      Q => sig_data_skid_reg(79),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(80),
      Q => sig_data_skid_reg(80),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(81),
      Q => sig_data_skid_reg(81),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(82),
      Q => sig_data_skid_reg(82),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(83),
      Q => sig_data_skid_reg(83),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(84),
      Q => sig_data_skid_reg(84),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(85),
      Q => sig_data_skid_reg(85),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(86),
      Q => sig_data_skid_reg(86),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(87),
      Q => sig_data_skid_reg(87),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(88),
      Q => sig_data_skid_reg(88),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(89),
      Q => sig_data_skid_reg(89),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(90),
      Q => sig_data_skid_reg(90),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(91),
      Q => sig_data_skid_reg(91),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(92),
      Q => sig_data_skid_reg(92),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(93),
      Q => sig_data_skid_reg(93),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(94),
      Q => sig_data_skid_reg(94),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(95),
      Q => sig_data_skid_reg(95),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(96),
      Q => sig_data_skid_reg(96),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(97),
      Q => sig_data_skid_reg(97),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(98),
      Q => sig_data_skid_reg(98),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(99),
      Q => sig_data_skid_reg(99),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_m_valid_dup_reg_0\,
      I1 => sig_s_ready_out_reg_0,
      I2 => \sig_dbeat_cntr_reg[7]\,
      O => sig_first_dbeat_reg
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(144),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(144),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_halt_reg_reg,
      I2 => sig_s_ready_dup,
      I3 => empty,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => sig_init_reg_reg
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => sig_init_reg_reg
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8AFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => empty,
      I2 => sig_m_valid_dup,
      I3 => SR(0),
      I4 => sig_halt_reg_reg,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg_0,
      I2 => sig_dqual_reg_full_reg,
      O => \^sig_m_valid_dup_reg_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(128),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(138),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(10),
      O => sig_strb_skid_mux_out(10)
    );
\sig_strb_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(139),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(11),
      O => sig_strb_skid_mux_out(11)
    );
\sig_strb_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(140),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(12),
      O => sig_strb_skid_mux_out(12)
    );
\sig_strb_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(141),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(13),
      O => sig_strb_skid_mux_out(13)
    );
\sig_strb_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(142),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(14),
      O => sig_strb_skid_mux_out(14)
    );
\sig_strb_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(143),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(15),
      O => sig_strb_skid_mux_out(15)
    );
\sig_strb_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(145),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(16),
      O => sig_strb_skid_mux_out(16)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(129),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(130),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(131),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(132),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(133),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(134),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(135),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(136),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(137),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(9),
      O => sig_strb_skid_mux_out(9)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(10),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(10),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(11),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(11),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(12),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(12),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(13),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(13),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(14),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(14),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(15),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(15),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(16),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(16),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(8),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(9),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg\(9),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(128),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(138),
      Q => sig_strb_skid_reg(10),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(139),
      Q => sig_strb_skid_reg(11),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(140),
      Q => sig_strb_skid_reg(12),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(141),
      Q => sig_strb_skid_reg(13),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(142),
      Q => sig_strb_skid_reg(14),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(143),
      Q => sig_strb_skid_reg(15),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(145),
      Q => sig_strb_skid_reg(16),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(129),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(130),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(131),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(132),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(133),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(134),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(135),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(136),
      Q => sig_strb_skid_reg(8),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(137),
      Q => sig_strb_skid_reg(9),
      R => sig_stream_rst
    );
xpm_fifo_base_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_max_first_increment_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_cmd_full_reg : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    \sig_max_first_increment_reg[3]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_curr_strt_offset_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_btt_cntr_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_fifo_mssai_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  signal \I_SCATTER_STROBE_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_SCATTER_STROBE_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_stbgen_tstrb : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \storage_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \storage_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \storage_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \^storage_data_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[13]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_max_first_increment[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \storage_data[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \storage_data[10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \storage_data[11]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \storage_data[11]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \storage_data[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \storage_data[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \storage_data[9]_i_1\ : label is "soft_lutpair221";
begin
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  slice_insert_valid <= \^slice_insert_valid\;
  \storage_data_reg[13]_0\(0) <= \^storage_data_reg[13]_0\(0);
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg,
      I2 => \^slice_insert_valid\,
      I3 => p_1_in,
      I4 => \areset_d_reg_n_0_[0]\,
      O => \^sig_tstrb_fifo_rdy\
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EECE"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_tstrb_fifo_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_cmd_full_reg,
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => sig_btt_eq_0,
      I3 => \^storage_data_reg[13]_0\(0),
      O => E(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \out\(3),
      I1 => \sig_max_first_increment_reg[3]\,
      I2 => Q(2),
      I3 => \out\(2),
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \out\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \out\(0),
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      O => S(6)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      O => S(5)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(9),
      O => S(4)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_max_first_increment_reg[3]\,
      I1 => \out\(3),
      I2 => Q(2),
      I3 => \out\(2),
      O => S(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \out\(1),
      I2 => Q(0),
      I3 => \out\(0),
      O => S(0)
    );
\sig_curr_strt_offset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^storage_data_reg[13]_0\(0),
      I1 => sig_eop_sent_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => sig_cmd_full_reg,
      I2 => \^storage_data_reg[13]_0\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_max_first_increment_reg[1]\(0)
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_curr_strt_offset_reg[2]\(1),
      I1 => \sig_curr_strt_offset_reg[2]\(0),
      I2 => \sig_curr_strt_offset_reg[2]\(2),
      O => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0)
    );
\storage_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_fifo_mssai_reg[2]\(2),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(10)
    );
\storage_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111711171717771"
    )
        port map (
      I0 => \storage_data[11]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_3_n_0\,
      I3 => \storage_data[11]_i_4_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(0),
      I5 => \sig_curr_strt_offset_reg[2]\(1),
      O => sig_tstrb_fifo_data_in(11)
    );
\storage_data[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \storage_data[11]_i_5_n_0\,
      I1 => \sig_btt_cntr_reg[13]\(2),
      I2 => \sig_btt_cntr_reg[13]\(0),
      I3 => \sig_btt_cntr_reg[13]\(1),
      O => \storage_data[11]_i_2_n_0\
    );
\storage_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050B"
    )
        port map (
      I0 => \sig_btt_cntr_reg[13]\(0),
      I1 => \sig_btt_cntr_reg[13]\(2),
      I2 => \storage_data[11]_i_5_n_0\,
      I3 => \sig_btt_cntr_reg[13]\(1),
      O => \storage_data[11]_i_3_n_0\
    );
\storage_data[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \sig_btt_cntr_reg[13]\(2),
      I1 => \sig_btt_cntr_reg[13]\(1),
      I2 => \sig_btt_cntr_reg[13]\(0),
      I3 => \storage_data[11]_i_5_n_0\,
      O => \storage_data[11]_i_4_n_0\
    );
\storage_data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_reg[13]\(13),
      I1 => \sig_btt_cntr_reg[13]\(11),
      I2 => \sig_btt_cntr_reg[13]\(12),
      I3 => \storage_data[11]_i_6_n_0\,
      I4 => \storage_data[11]_i_7_n_0\,
      O => \storage_data[11]_i_5_n_0\
    );
\storage_data[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_reg[13]\(9),
      I1 => \sig_btt_cntr_reg[13]\(3),
      I2 => \sig_btt_cntr_reg[13]\(10),
      I3 => \sig_btt_cntr_reg[13]\(4),
      O => \storage_data[11]_i_6_n_0\
    );
\storage_data[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_reg[13]\(7),
      I1 => \sig_btt_cntr_reg[13]\(6),
      I2 => \sig_btt_cntr_reg[13]\(5),
      I3 => \sig_btt_cntr_reg[13]\(8),
      O => \storage_data[11]_i_7_n_0\
    );
\storage_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^storage_data_reg[13]_0\(0)
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003332"
    )
        port map (
      I0 => \storage_data[5]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_2_n_0\,
      I3 => \storage_data[5]_i_3_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(1),
      O => sig_stbgen_tstrb(1)
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000333233323332"
    )
        port map (
      I0 => \storage_data[5]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_2_n_0\,
      I3 => \storage_data[2]_i_2_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(0),
      I5 => \sig_curr_strt_offset_reg[2]\(1),
      O => sig_stbgen_tstrb(2)
    );
\storage_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5A5A55555AA6"
    )
        port map (
      I0 => \sig_curr_strt_offset_reg[2]\(1),
      I1 => \sig_btt_cntr_reg[13]\(2),
      I2 => \sig_btt_cntr_reg[13]\(1),
      I3 => \sig_btt_cntr_reg[13]\(0),
      I4 => \storage_data[11]_i_5_n_0\,
      I5 => \sig_curr_strt_offset_reg[2]\(0),
      O => \storage_data[2]_i_2_n_0\
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => \storage_data[5]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_2_n_0\,
      I3 => \storage_data[3]_i_2_n_0\,
      O => \storage_data[3]_i_1_n_0\
    );
\storage_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120012264456444"
    )
        port map (
      I0 => \sig_curr_strt_offset_reg[2]\(0),
      I1 => \storage_data[11]_i_5_n_0\,
      I2 => \sig_btt_cntr_reg[13]\(0),
      I3 => \sig_btt_cntr_reg[13]\(1),
      I4 => \sig_btt_cntr_reg[13]\(2),
      I5 => \sig_curr_strt_offset_reg[2]\(1),
      O => \storage_data[3]_i_2_n_0\
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"323232FE"
    )
        port map (
      I0 => \storage_data[5]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_2_n_0\,
      I3 => \sig_curr_strt_offset_reg[2]\(0),
      I4 => \sig_curr_strt_offset_reg[2]\(1),
      O => sig_stbgen_tstrb(4)
    );
\storage_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3200FE00"
    )
        port map (
      I0 => \storage_data[5]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_2_n_0\,
      I3 => \storage_data[5]_i_3_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(1),
      O => sig_stbgen_tstrb(5)
    );
\storage_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAE8E0EEEAE8E0E0"
    )
        port map (
      I0 => \sig_curr_strt_offset_reg[2]\(1),
      I1 => \sig_curr_strt_offset_reg[2]\(0),
      I2 => \storage_data[11]_i_5_n_0\,
      I3 => \sig_btt_cntr_reg[13]\(0),
      I4 => \sig_btt_cntr_reg[13]\(1),
      I5 => \sig_btt_cntr_reg[13]\(2),
      O => \storage_data[5]_i_2_n_0\
    );
\storage_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFEFFFFFE8FFF"
    )
        port map (
      I0 => \storage_data[11]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_3_n_0\,
      I3 => \storage_data[11]_i_4_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(0),
      I5 => \sig_curr_strt_offset_reg[2]\(1),
      O => \storage_data[5]_i_3_n_0\
    );
\storage_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C7E7F7F40484C6C"
    )
        port map (
      I0 => \sig_curr_strt_offset_reg[2]\(0),
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \sig_curr_strt_offset_reg[2]\(1),
      I3 => \storage_data[11]_i_4_n_0\,
      I4 => \storage_data[11]_i_3_n_0\,
      I5 => \storage_data[11]_i_2_n_0\,
      O => sig_stbgen_tstrb(6)
    );
\storage_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE8EEE8E8E888E"
    )
        port map (
      I0 => \storage_data[11]_i_2_n_0\,
      I1 => \sig_curr_strt_offset_reg[2]\(2),
      I2 => \storage_data[11]_i_3_n_0\,
      I3 => \storage_data[11]_i_4_n_0\,
      I4 => \sig_curr_strt_offset_reg[2]\(0),
      I5 => \sig_curr_strt_offset_reg[2]\(1),
      O => \I_SCATTER_STROBE_GEN/lsig_end_vect\(7)
    );
\storage_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_fifo_mssai_reg[2]\(0),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(8)
    );
\storage_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_fifo_mssai_reg[2]\(1),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(9)
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0),
      R => '0'
    );
\storage_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_tstrb_fifo_data_in(10),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(10),
      R => '0'
    );
\storage_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_tstrb_fifo_data_in(11),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(11),
      R => '0'
    );
\storage_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => D(0),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(12),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_stbgen_tstrb(1),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_stbgen_tstrb(2),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => \storage_data[3]_i_1_n_0\,
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_stbgen_tstrb(4),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(4),
      R => '0'
    );
\storage_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_stbgen_tstrb(5),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(5),
      R => '0'
    );
\storage_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_stbgen_tstrb(6),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(6),
      R => '0'
    );
\storage_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_end_vect\(7),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(7),
      R => '0'
    );
\storage_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_tstrb_fifo_data_in(8),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(8),
      R => '0'
    );
\storage_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^storage_data_reg[13]_0\(0),
      D => sig_tstrb_fifo_data_in(9),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0\ : entity is "axi_datamover_strb_gen2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair240";
begin
\sig_next_strt_strb_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      O => D(6)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(3),
      O => D(0)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(2),
      O => D(1)
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      O => D(2)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      O => D(3)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      O => D(4)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm is
  port (
    s2mm_halted_clr_reg : out STD_LOGIC;
    soft_reset_d1_reg : out STD_LOGIC;
    sg_updt_error_reg_0 : out STD_LOGIC;
    sg_updt_error_reg_1 : out STD_LOGIC;
    sg_updt_error_reg_2 : out STD_LOGIC;
    error_d1_reg_0 : out STD_LOGIC;
    error_d1_reg_1 : out STD_LOGIC;
    error_d1_reg_2 : out STD_LOGIC;
    error_d1_reg_3 : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    introut_reg_0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ : out STD_LOGIC;
    \ch2_delay_zero__6\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : out STD_LOGIC;
    \GEN_S2MM.reg2_reg[64]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_6_out__2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmacr_i_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    dmacr_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    all_is_idle_d1_reg : in STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_24_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\ : in STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\ : in STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_out : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset_d1 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm is
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_desc_reg_for_sg.error_pointer_set_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^use_single_reg.sig_regfifo_dout_reg_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ch2_delay_zero__6\ : STD_LOGIC;
  signal curdesc_lsb_i : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[14]\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal \^error_d1_reg_0\ : STD_LOGIC;
  signal \^error_d1_reg_1\ : STD_LOGIC;
  signal \^error_d1_reg_2\ : STD_LOGIC;
  signal \^error_d1_reg_3\ : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^introut_reg_0\ : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqdelay_wren_i_2_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_3_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_4_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_5_n_0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal irqthresh_wren_i_2_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_3_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_4_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_5_n_0 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^s2mm_halted_clr_reg\ : STD_LOGIC;
  signal s2mm_irqdelay_wren : STD_LOGIC;
  signal s2mm_irqthresh_wren : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal \^sg_updt_error_reg_0\ : STD_LOGIC;
  signal \^sg_updt_error_reg_1\ : STD_LOGIC;
  signal \^sg_updt_error_reg_2\ : STD_LOGIC;
  signal \^soft_reset_d1_reg\ : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\ : label is "soft_lutpair60";
begin
  \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0\ <= \^gen_desc_reg_for_sg.error_pointer_set_reg_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(16 downto 0) <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(16 downto 0);
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(25 downto 0);
  Q(22 downto 0) <= \^q\(22 downto 0);
  \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0) <= \^use_single_reg.sig_regfifo_dout_reg_reg[23]_0\(0);
  \ch2_delay_zero__6\ <= \^ch2_delay_zero__6\;
  error_d1_reg_0 <= \^error_d1_reg_0\;
  error_d1_reg_1 <= \^error_d1_reg_1\;
  error_d1_reg_2 <= \^error_d1_reg_2\;
  error_d1_reg_3 <= \^error_d1_reg_3\;
  introut_reg_0 <= \^introut_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  s2mm_halted_clr_reg <= \^s2mm_halted_clr_reg\;
  sg_updt_error_reg_0 <= \^sg_updt_error_reg_0\;
  sg_updt_error_reg_1 <= \^sg_updt_error_reg_1\;
  sg_updt_error_reg_2 <= \^sg_updt_error_reg_2\;
  soft_reset_d1_reg <= \^soft_reset_d1_reg\;
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s2mm_taildesc(12),
      I1 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\,
      O => D(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg_n_0_[12]\,
      I1 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(6),
      I2 => \^ioc_irq_reg_0\,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(1),
      I4 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(2),
      I5 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s2mm_taildesc(13),
      I1 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\,
      O => D(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg_n_0_[13]\,
      I1 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(7),
      I2 => \^introut_reg_0\,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(1),
      I4 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(2),
      I5 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s2mm_taildesc(14),
      I1 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\,
      O => D(2)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg_n_0_[14]\,
      I1 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(8),
      I2 => err_irq_reg_n_0,
      I3 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(1),
      I4 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(2),
      I5 => \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\,
      Q => tailpntr_updated_d1,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(6),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(4),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(4),
      O => p_1_in(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(7),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(5),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(5),
      O => p_1_in(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(8),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(6),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(6),
      O => p_1_in(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(9),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(7),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(7),
      O => p_1_in(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(10),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(8),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(8),
      O => p_1_in(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(11),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(9),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(9),
      O => p_1_in(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(12),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(10),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(10),
      O => p_1_in(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(13),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(11),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(11),
      O => p_1_in(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(14),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(12),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(12),
      O => p_1_in(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(15),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(13),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(13),
      O => p_1_in(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(16),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(14),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(14),
      O => p_1_in(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(17),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(15),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(15),
      O => p_1_in(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(18),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(16),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(16),
      O => p_1_in(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(19),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(17),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(17),
      O => p_1_in(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(20),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(18),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(18),
      O => p_1_in(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(21),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(19),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(19),
      O => p_1_in(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(22),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(20),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(20),
      O => p_1_in(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(23),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(21),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(21),
      O => p_1_in(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(24),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(22),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(22),
      O => p_1_in(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(25),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(23),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(23),
      O => p_1_in(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(26),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(24),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(24),
      O => p_1_in(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F080808"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.error_pointer_set_reg_0\,
      I1 => p_2_out(2),
      I2 => error_pointer_set,
      I3 => p_8_out,
      I4 => \^s2mm_halted_clr_reg\,
      I5 => p_10_out,
      O => curdesc_lsb_i
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(27),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(25),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(25),
      O => p_1_in(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(2),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(0),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(0),
      O => p_1_in(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(3),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(1),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(1),
      O => p_1_in(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(4),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(2),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(2),
      O => p_1_in(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2A0000EA2A"
    )
        port map (
      I0 => scndry_vect_out(5),
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[90]\(3),
      I4 => p_10_out,
      I5 => \ftch_error_addr_reg[31]\(3),
      O => p_1_in(3)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(4),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(5),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(6),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(7),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(8),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(9),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(10),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(11),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(12),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(13),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(14),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(15),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(16),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(17),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(18),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(19),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(20),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(21),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(22),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(23),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(23),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(24),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(24),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(25),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(25),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(0),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(1),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(2),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(3),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(3),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sg_ftch_error,
      I1 => sg_updt_error,
      O => p_10_out
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_10_out,
      Q => error_pointer_set,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(6),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(7),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(8),
      Q => s2mm_taildesc(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(9),
      Q => s2mm_taildesc(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(10),
      Q => s2mm_taildesc(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(11),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(12),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(13),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(14),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(15),
      Q => \^q\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(16),
      Q => \^q\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(17),
      Q => \^q\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(18),
      Q => \^q\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(19),
      Q => \^q\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(20),
      Q => \^q\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(21),
      Q => \^q\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(22),
      Q => \^q\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(23),
      Q => \^q\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(24),
      Q => \^q\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(25),
      Q => \^q\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(26),
      Q => \^q\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(27),
      Q => \^q\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(2),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(3),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(4),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(3),
      D => scndry_vect_out(5),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => s2mm_irqdelay_wren,
      I1 => \^ch2_delay_zero__6\,
      I2 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I3 => p_17_out,
      I4 => \^s2mm_halted_clr_reg\,
      I5 => \^introut_reg_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^introut_reg_0\,
      I1 => \^s2mm_halted_clr_reg\,
      I2 => p_17_out,
      I3 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I4 => \^ch2_delay_zero__6\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(13),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(14),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(15),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(16),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\,
      O => \^ch2_delay_zero__6\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(10),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(9),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(12),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \dmacr_i_reg_n_0_[13]\,
      I1 => p_17_out,
      I2 => s2mm_irqthresh_wren,
      O => \p_6_out__2\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => s2mm_irqthresh_wren,
      I1 => p_17_out,
      I2 => \dmacr_i_reg_n_0_[13]\,
      I3 => axi_dma_tstvec(0),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDDFDDDFDDDFD"
    )
        port map (
      I0 => \^s2mm_halted_clr_reg\,
      I1 => queue_sinit2,
      I2 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\,
      I3 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0\,
      I4 => ch2_nxtdesc_wren,
      I5 => CO(0),
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tailpntr_updated_d1,
      I1 => tailpntr_updated_d2,
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2_n_0\
    );
\GEN_S2MM.reg2[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_sg_rdata(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(0),
      O => \GEN_S2MM.reg2_reg[64]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_dout_reg_reg[23]_0\(0),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\,
      Q => \^introut_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      Q => \^sg_updt_error_reg_2\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      Q => \^sg_updt_error_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      Q => \^sg_updt_error_reg_1\,
      R => SR(0)
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dmacr_i_reg0,
      Q => \^s2mm_halted_clr_reg\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(8),
      Q => \dmacr_i_reg_n_0_[12]\,
      R => SR(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(9),
      Q => \dmacr_i_reg_n_0_[13]\,
      R => SR(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(10),
      Q => \dmacr_i_reg_n_0_[14]\,
      R => SR(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(12),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(1),
      S => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(13),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(2),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(14),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(3),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(15),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(4),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(16),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(5),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(17),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(6),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(18),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(7),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(19),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(8),
      R => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(20),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(9),
      R => SR(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(21),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(10),
      R => SR(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(22),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(11),
      R => SR(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(23),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(12),
      R => SR(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(24),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(13),
      R => SR(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(25),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(14),
      R => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dmacr_i(0),
      Q => \^soft_reset_d1_reg\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(26),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(15),
      R => SR(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(27),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(16),
      R => SR(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(0),
      Q => \^use_single_reg.sig_regfifo_dout_reg_reg[23]_0\(0),
      R => SR(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(1),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(0),
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => scndry_vect_out(10),
      I1 => \^error_d1_reg_3\,
      I2 => error_d1,
      I3 => p_2_out(1),
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => SR(0)
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_updt_error_reg_2\,
      I1 => \^error_d1_reg_2\,
      I2 => \^sg_updt_error_reg_1\,
      I3 => \^sg_updt_error_reg_0\,
      I4 => \^error_d1_reg_1\,
      I5 => \^error_d1_reg_0\,
      O => \^error_d1_reg_3\
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^error_d1_reg_3\,
      Q => error_d1,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      Q => \^gen_desc_reg_for_sg.error_pointer_set_reg_0\,
      R => '0'
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => all_is_idle_d1_reg,
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => introut_i_2_n_0,
      I1 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I2 => \^soft_reset_d1_reg\,
      I3 => \dmacr_i_reg_n_0_[13]\,
      I4 => \^introut_reg_0\,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
        port map (
      I0 => \dmacr_i_reg_n_0_[14]\,
      I1 => err_irq_reg_n_0,
      I2 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I3 => \^soft_reset_d1_reg\,
      I4 => \dmacr_i_reg_n_0_[12]\,
      I5 => \^ioc_irq_reg_0\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => prmry_in,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_2_out(0),
      I1 => irqdelay_wren_i_2_n_0,
      I2 => irqdelay_wren_i_3_n_0,
      I3 => irqdelay_wren_i_4_n_0,
      I4 => irqdelay_wren_i_5_n_0,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(10),
      I1 => scndry_vect_out(21),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(9),
      I3 => scndry_vect_out(20),
      O => irqdelay_wren_i_2_n_0
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(16),
      I1 => scndry_vect_out(27),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(15),
      I3 => scndry_vect_out(26),
      O => irqdelay_wren_i_3_n_0
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(14),
      I1 => scndry_vect_out(25),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(13),
      I3 => scndry_vect_out(24),
      O => irqdelay_wren_i_4_n_0
    );
irqdelay_wren_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(12),
      I1 => scndry_vect_out(23),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(11),
      I3 => scndry_vect_out(22),
      O => irqdelay_wren_i_5_n_0
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => s2mm_irqdelay_wren,
      R => SR(0)
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_2_out(0),
      I1 => irqthresh_wren_i_2_n_0,
      I2 => irqthresh_wren_i_3_n_0,
      I3 => irqthresh_wren_i_4_n_0,
      I4 => irqthresh_wren_i_5_n_0,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(2),
      I1 => scndry_vect_out(13),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(1),
      I3 => scndry_vect_out(12),
      O => irqthresh_wren_i_2_n_0
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(8),
      I1 => scndry_vect_out(19),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(7),
      I3 => scndry_vect_out(18),
      O => irqthresh_wren_i_3_n_0
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(6),
      I1 => scndry_vect_out(17),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(5),
      I3 => scndry_vect_out(16),
      O => irqthresh_wren_i_4_n_0
    );
irqthresh_wren_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(4),
      I1 => scndry_vect_out(15),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(3),
      I3 => scndry_vect_out(14),
      O => irqthresh_wren_i_5_n_0
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => s2mm_irqthresh_wren,
      R => SR(0)
    );
\p_9_in_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(21),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(24),
      I2 => \^q\(22),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25),
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(2)
    );
\p_9_in_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(18),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(21),
      I2 => \^q\(19),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(22),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(23),
      I5 => \^q\(20),
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(1)
    );
\p_9_in_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(18),
      I2 => \^q\(16),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(19),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(20),
      I5 => \^q\(17),
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(0)
    );
p_9_in_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(15),
      I2 => \^q\(13),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(16),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(17),
      I5 => \^q\(14),
      O => S(5)
    );
p_9_in_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(12),
      I2 => \^q\(10),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(13),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(14),
      I5 => \^q\(11),
      O => S(4)
    );
p_9_in_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(9),
      I2 => \^q\(7),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(10),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(11),
      I5 => \^q\(8),
      O => S(3)
    );
p_9_in_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(12),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(6),
      I2 => s2mm_taildesc(13),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(7),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(8),
      I5 => s2mm_taildesc(14),
      O => S(2)
    );
p_9_in_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(3),
      I2 => \^q\(4),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(4),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(5),
      I5 => \^q\(5),
      O => S(1)
    );
p_9_in_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(0),
      I2 => \^q\(1),
      I3 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(1),
      I4 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(2),
      I5 => \^q\(2),
      O => S(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\,
      Q => \^error_d1_reg_2\,
      R => SR(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => SR(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\,
      Q => \^error_d1_reg_0\,
      R => SR(0)
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\,
      Q => \^error_d1_reg_1\,
      R => SR(0)
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_updt_error_reg_2\,
      I1 => p_24_out,
      I2 => \^sg_updt_error_reg_1\,
      I3 => \^sg_updt_error_reg_0\,
      I4 => p_23_out,
      I5 => p_22_out,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => SR(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if is
  port (
    p_5_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : out STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\ : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SOF_QUEUE_MODE.sof_count_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg\ : out STD_LOGIC;
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[64]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmd_wr_mask : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[64]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if is
  signal \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[26]\ : STD_LOGIC;
  signal \^gen_desc_updt_queue.sts_received_d1_reg\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \^dma_s2mm_error\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \^p_3_out_0\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal s2mm_error_i_1_n_0 : STD_LOGIC;
  signal sts_tready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.updt_sts_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\ : label is "soft_lutpair50";
begin
  \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\ <= \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[26]\;
  \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\ <= \^gen_desc_updt_queue.sts_received_d1_reg\;
  \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ <= \^use_single_reg.sig_regfifo_dout_reg_reg[0]\;
  dma_s2mm_error <= \^dma_s2mm_error\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  p_3_out_0 <= \^p_3_out_0\;
  p_4_out <= \^p_4_out\;
  p_5_out <= \^p_5_out\;
\GEN_DESC_UPDT_QUEUE.updt_sts_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^gen_desc_updt_queue.sts_received_d1_reg\,
      I1 => sts_received_d1,
      I2 => s2mm_halt,
      O => \GEN_DESC_UPDT_QUEUE.updt_sts_reg\
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM.queue_dout2_new_reg[64]\,
      Q => \^use_single_reg.sig_regfifo_dout_reg_reg[0]\,
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[26]\,
      I1 => s2mm_halt,
      I2 => sts_received_d1,
      I3 => \^gen_desc_updt_queue.sts_received_d1_reg\,
      I4 => cmd_wr_mask,
      O => \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => p_8_out,
      I1 => \^gen_desc_updt_queue.sts_received_d1_reg\,
      I2 => sts_received_d1,
      I3 => s2mm_halt,
      O => \GEN_SOF_QUEUE_MODE.sof_count_reg[2]\(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_decerr_i,
      Q => \^p_3_out_0\,
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_interr_i,
      Q => \^p_5_out\,
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      Q => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[26]\,
      R => '0'
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_slverr_i,
      Q => \^p_4_out\,
      R => sinit
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_dout_reg_reg[0]\,
      I1 => s_axis_s2mm_cmd_tready,
      O => E(0)
    );
s2mm_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => \^p_3_out_0\,
      I2 => p_8_out,
      I3 => \GEN_S2MM.queue_dout2_new_reg[64]_0\(0),
      I4 => \^p_5_out\,
      I5 => \^dma_s2mm_error\,
      O => s2mm_error_i_1_n_0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_error_i_1_n_0,
      Q => \^dma_s2mm_error\,
      R => sinit
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      Q => \^gen_desc_updt_queue.sts_received_d1_reg\,
      R => '0'
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A22"
    )
        port map (
      I0 => \out\,
      I1 => \^gen_desc_updt_queue.sts_received_d1_reg\,
      I2 => m_axis_s2mm_sts_tvalid_int,
      I3 => \^m_axis_s2mm_sts_tready\,
      O => sts_tready_i_1_n_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_tready_i_1_n_0,
      Q => \^m_axis_s2mm_sts_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if is
  port (
    sts_received_d1 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ : out STD_LOGIC;
    cmd_wr_mask : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sinit : in STD_LOGIC;
    sts_received_i_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    p_3_out_1 : in STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    sts_received_i_reg_1 : in STD_LOGIC;
    sts2_queue_full : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_3_out_0 : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if is
  signal \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.ptr2_queue_dout_reg[31]\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\ : STD_LOGIC;
  signal \^cmd_wr_mask\ : STD_LOGIC;
  signal \incr_sof_count__1\ : STD_LOGIC;
  signal \^p_19_out\ : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tvalid : STD_LOGIC;
  signal sof_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sof_received : STD_LOGIC;
  signal \^sts_received_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.updt_sts_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_received_i_2\ : label is "soft_lutpair46";
begin
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ <= \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\;
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ <= \^gen_q_for_sync.s2mm_channel.ptr2_queue_dout_reg[31]\;
  cmd_wr_mask <= \^cmd_wr_mask\;
  p_19_out <= \^p_19_out\;
  sts_received_d1 <= \^sts_received_d1\;
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s2mm_halt,
      I1 => \^sts_received_d1\,
      I2 => sts_received_i_reg_0,
      O => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => \^sts_received_d1\,
      I2 => sts_received_i_reg_0,
      I3 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I4 => \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\,
      O => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(0),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(0),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(10),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(10),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(11),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(11),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(12),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(12),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(13),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(1),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(1),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\,
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(14),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => sof_received,
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(15),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => p_5_out,
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(16),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => p_4_out,
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(17),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(2),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(2),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => p_3_out_0,
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(18),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\,
      Q => \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\,
      R => '0'
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(3),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(3),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(4),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(4),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(5),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(5),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(6),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(6),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(7),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(7),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(8),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(8),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0\,
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(9),
      Q => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(9),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\,
      I1 => sts2_queue_full,
      I2 => s_axis_s2mm_updtsts_tvalid,
      O => p_20_out
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_20_out,
      Q => \^p_19_out\,
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_received_i_reg_0,
      Q => \^sts_received_d1\,
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0A2222"
    )
        port map (
      I0 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I1 => sts_received_i_reg_1,
      I2 => \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\,
      I3 => sts2_queue_full,
      I4 => s_axis_s2mm_updtsts_tvalid,
      O => \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\,
      Q => s_axis_s2mm_updtsts_tvalid,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tvalid,
      I1 => sts2_queue_full,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_dout_reg[31]\,
      I1 => ptr2_queue_full,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0)
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      Q => \^cmd_wr_mask\,
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sof_count(0),
      O => \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969699969"
    )
        port map (
      I0 => sof_count(1),
      I1 => sof_count(0),
      I2 => p_8_out,
      I3 => sts_received_i_reg_0,
      I4 => \^sts_received_d1\,
      I5 => s2mm_halt,
      O => \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => sof_count(2),
      I1 => sof_count(0),
      I2 => sof_count(1),
      I3 => \incr_sof_count__1\,
      O => \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => s2mm_halt,
      I1 => \^sts_received_d1\,
      I2 => sts_received_i_reg_0,
      I3 => p_8_out,
      O => \incr_sof_count__1\
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\,
      Q => sof_count(0),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\,
      Q => sof_count(1),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0\,
      Q => sof_count(2),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFCCCECCCC"
    )
        port map (
      I0 => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\,
      I1 => \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\,
      I2 => s2mm_halt,
      I3 => \^sts_received_d1\,
      I4 => sts_received_i_reg_0,
      I5 => sof_received,
      O => \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^cmd_wr_mask\,
      I1 => p_8_out,
      I2 => sof_count(2),
      I3 => sof_count(1),
      I4 => sof_count(0),
      O => \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_received_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\,
      Q => sof_received,
      R => sinit
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^p_19_out\,
      I1 => p_3_out_1,
      I2 => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      I3 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_dout_reg[31]\,
      I4 => \out\(0),
      I5 => \out\(1),
      O => \QUEUE_COUNT.cmnds_queued_shift_reg[1]\
    );
sts_received_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I1 => m_axis_s2mm_sts_tvalid_int,
      I2 => sts_received_i_reg_0,
      I3 => \^gen_q_for_sync.s2mm_channel.no_app_update.sts2_queue_dout_reg[31]\,
      I4 => sts2_queue_full,
      I5 => s_axis_s2mm_updtsts_tvalid,
      O => sts_received_i_reg
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      Q => \^gen_q_for_sync.s2mm_channel.ptr2_queue_dout_reg[31]\,
      R => '0'
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(4),
      Q => Q(4),
      R => sinit
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(5),
      Q => Q(5),
      R => sinit
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(6),
      Q => Q(6),
      R => sinit
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(7),
      Q => Q(7),
      R => sinit
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(8),
      Q => Q(8),
      R => sinit
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(9),
      Q => Q(9),
      R => sinit
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(10),
      Q => Q(10),
      R => sinit
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(11),
      Q => Q(11),
      R => sinit
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(12),
      Q => Q(12),
      R => sinit
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(13),
      Q => Q(13),
      R => sinit
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(14),
      Q => Q(14),
      R => sinit
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(15),
      Q => Q(15),
      R => sinit
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(16),
      Q => Q(16),
      R => sinit
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(17),
      Q => Q(17),
      R => sinit
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(18),
      Q => Q(18),
      R => sinit
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(19),
      Q => Q(19),
      R => sinit
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(20),
      Q => Q(20),
      R => sinit
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(21),
      Q => Q(21),
      R => sinit
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(22),
      Q => Q(22),
      R => sinit
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(23),
      Q => Q(23),
      R => sinit
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(24),
      Q => Q(24),
      R => sinit
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(25),
      Q => Q(25),
      R => sinit
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(0),
      Q => Q(0),
      R => sinit
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(1),
      Q => Q(1),
      R => sinit
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(2),
      Q => Q(2),
      R => sinit
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => \GEN_S2MM.queue_dout2_new_reg[90]\(3),
      Q => Q(3),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm is
  port (
    p_3_out : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_valid_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    queue_sinit2 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop_i2_out : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    updt_data_reg : in STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\ : in STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : in STD_LOGIC;
    p_3_out_1 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sinit : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm is
  signal \/i___0/i__n_0\ : STD_LOGIC;
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_s2mm.queue_dout2_new_reg[90]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0\ : STD_LOGIC;
  signal \^queue_count.cmnds_queued_shift_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : label is "idle:00,fetch_descriptor:01,wait_status:10,iSTATE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : label is "idle:00,fetch_descriptor:01,wait_status:10,iSTATE:10";
  attribute KEEP of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM.queue_dout2_valid_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_S2MM.queue_empty2_new_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : label is "soft_lutpair49";
begin
  \GEN_S2MM.queue_dout2_new_reg[90]\(0) <= \^gen_s2mm.queue_dout2_new_reg[90]\(0);
  \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\(0) <= \^queue_count.cmnds_queued_shift_reg[0]_0\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^out\(0),
      I1 => updt_data_reg,
      I2 => p_3_out_1,
      I3 => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      I4 => \^out\(1),
      O => \/i__n_0\
    );
\/i___0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => updt_data_reg,
      I1 => p_3_out_1,
      I2 => \^out\(0),
      I3 => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      I4 => \^out\(1),
      O => \/i___0/i__n_0\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001D11"
    )
        port map (
      I0 => \dmacr_i_reg[0]\,
      I1 => \^out\(0),
      I2 => p_3_out_1,
      I3 => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      I4 => \^out\(1),
      O => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \/i__n_0\,
      D => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1_n_0\,
      Q => \^out\(0),
      R => sinit
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \/i__n_0\,
      D => \/i___0/i__n_0\,
      Q => \^out\(1),
      R => sinit
    );
\GEN_S2MM.queue_dout2_new[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => s2mm_stop_i2_out,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => ch2_ftch_queue_empty,
      I5 => updt_data_reg,
      O => \^gen_s2mm.queue_dout2_new_reg[90]\(0)
    );
\GEN_S2MM.queue_dout2_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_8_out,
      I1 => \^gen_s2mm.queue_dout2_new_reg[90]\(0),
      I2 => queue_sinit2,
      O => \GEN_S2MM.queue_dout2_valid_reg\
    );
\GEN_S2MM.queue_empty2_new_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_s2mm.queue_dout2_new_reg[90]\(0),
      I1 => queue_sinit2,
      O => p_3_out
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444000404440"
    )
        port map (
      I0 => s2mm_stop_i2_out,
      I1 => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      I2 => \^queue_count.cmnds_queued_shift_reg[0]_0\(0),
      I3 => \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\,
      I4 => \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\,
      I5 => cmnds_queued_shift(1),
      O => \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmnds_queued_shift(2),
      I1 => \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\,
      I2 => \^queue_count.cmnds_queued_shift_reg[0]_0\(0),
      O => \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmnds_queued_shift(3),
      I1 => \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\,
      I2 => cmnds_queued_shift(1),
      O => \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000004"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => updt_data_reg,
      I3 => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      I4 => p_3_out_1,
      I5 => p_19_out,
      O => \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmnds_queued_shift(2),
      I1 => \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\,
      O => \QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\,
      Q => \^queue_count.cmnds_queued_shift_reg[0]_0\(0),
      R => '0'
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\,
      D => \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\,
      Q => cmnds_queued_shift(1),
      R => SR(0)
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\,
      D => \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\,
      Q => cmnds_queued_shift(2),
      R => SR(0)
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0\,
      D => \QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0\,
      Q => cmnds_queued_shift(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr is
  port (
    halted_reg : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr is
  signal all_is_idle_d1 : STD_LOGIC;
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_all_idle,
      Q => all_is_idle_d1,
      R => sinit
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \out\,
      I1 => s2mm_halted_set,
      I2 => s2mm_halted_clr,
      I3 => halted_reg_0,
      O => halted_reg
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077100000"
    )
        port map (
      I0 => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      I1 => all_is_idle_d1,
      I2 => s2mm_dmacr(0),
      I3 => idle_reg_0,
      I4 => \out\,
      I5 => s2mm_halted_set,
      O => idle_reg
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => sinit
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_halted_set0,
      Q => s2mm_halted_set,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen is
  port (
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    irqdelay_wren_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair51";
begin
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tready,
      Q => s_ready,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA20000"
    )
        port map (
      I0 => p_5_in,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => s_sof_generated,
      I4 => \out\,
      I5 => \^axi_dma_tstvec\(1),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555F755"
    )
        port map (
      I0 => ch2_delay_cnt_en,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_5_in,
      I4 => s_sof_generated,
      I5 => irqdelay_wren_reg,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => dly_irq_reg,
      I1 => \^axi_dma_tstvec\(1),
      I2 => ch2_delay_cnt_en,
      I3 => \^axi_dma_tstvec\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_valid,
      I3 => s_ready,
      I4 => s_sof_generated,
      O => \^axi_dma_tstvec\(0)
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000F0000000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_ready,
      I3 => s_valid,
      I4 => s_last,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  port (
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_set_error_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal \sig_posted_to_axi_2_i_1__0_n_0\ : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(0);
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error_reg,
      Q => m_axi_sg_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => \^m_axi_sg_arlen\(0),
      I2 => m_axi_sg_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      O => sig_push_addr_reg1_out
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_arlen\(0),
      R => sig_next_addr_reg0
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_posted_to_axi_2_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_posted_to_axi_2_i_1__0_n_0\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_posted_to_axi_2_i_1__0_n_0\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sm_set_error_reg : in STD_LOGIC;
    sig_cmd2addr_valid1_reg : in STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]\ : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error_reg,
      Q => m_axi_sg_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => sig_next_addr_reg0
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_sg_awready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => \sig_cmd_addr_reg_reg[3]\,
      Q => m_axi_sg_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd2addr_valid1_reg,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd2addr_valid1_reg,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  port (
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_address_reg[31]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal \sig_init_done_i_1__9_n_0\ : STD_LOGIC;
  signal \^sig_init_done_reg_0\ : STD_LOGIC;
  signal \^sig_init_reg2_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__12\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair23";
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done_reg_0 <= \^sig_init_done_reg_0\;
  sig_init_reg2_reg_0 <= \^sig_init_reg2_reg_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => '1',
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(0),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(1),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(2),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(3),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(4),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(5),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(6),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(7),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(8),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(9),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(10),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(11),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(12),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(13),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(14),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(15),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(16),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(17),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(18),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(19),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(20),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(21),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(22),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(23),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(24),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(25),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_updt_cmd_tvalid_reg(0),
      D => \update_address_reg[31]\(26),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABABABABA"
    )
        port map (
      I0 => sig_init_done_2,
      I1 => p_20_out_1,
      I2 => \^s_axis_updt_cmd_tready\,
      I3 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^s_axis_updt_cmd_tready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => sig_init_done_1,
      I2 => \^sig_init_reg2_reg_0\,
      I3 => \^sig_init_done_reg_0\,
      O => sig_init_done_reg_1
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => sig_init_done,
      I2 => \^sig_init_reg2_reg_0\,
      I3 => \^sig_init_done_reg_0\,
      O => sig_init_done_reg_2
    );
\sig_init_done_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => sig_init_done_0,
      I2 => \^sig_init_reg2_reg_0\,
      I3 => \^sig_init_done_reg_0\,
      O => sig_init_done_reg_3
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => sig_init_done_2,
      I2 => \^sig_init_reg2_reg_0\,
      I3 => \^sig_init_done_reg_0\,
      O => \sig_init_done_i_1__9_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_init_done_i_1__9_n_0\,
      Q => sig_init_done_2,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^sig_init_reg2_reg_0\,
      Q => \^sig_init_done_reg_0\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg2_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_23 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_23 : entity is "axi_sg_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  Q(26 downto 0) <= \^q\(26 downto 0);
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => '1',
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(4),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(5),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(6),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(7),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(8),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(9),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(10),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(11),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(12),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(13),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(14),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(15),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(16),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(17),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(18),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(19),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(20),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(21),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(22),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(24),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s_axis_ftch_cmd_tvalid_reg(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABABABABABA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => s_axis_ftch_cmd_tvalid,
      I2 => \^s_axis_ftch_cmd_tready\,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA8080AAAA8080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    updt_done_reg : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  signal \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair22";
begin
  \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ <= \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\;
  sig_init_done <= \^sig_init_done\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\,
      I1 => sig_wsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => p_5_out
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => p_18_out_0,
      I2 => \^sig_init_done\,
      I3 => \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => \^gen_omit_indet_btt.sig_coelsc_interr_reg_reg\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_18_out_0,
      I4 => m_axis_updt_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(7),
      I1 => m_axis_updt_sts_tdata(4),
      I2 => \out\,
      I3 => m_axis_updt_sts_tvalid,
      I4 => m_axis_updt_sts_tdata(6),
      I5 => m_axis_updt_sts_tdata(5),
      O => updt_done_reg
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_22\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    ftch_done_reg : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_22\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_22\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_1 : label is "soft_lutpair14";
begin
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_ftch_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_ftch_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_ftch_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => p_18_out_0,
      I1 => m_axis_ftch_sts_tvalid,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_18_out_0,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(7),
      O => ftch_done_reg
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  port (
    p_18_out_0 : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    \ftch_cs_reg[1]\ : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    ftch_error_early : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sinit : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    \ftch_cs_reg[0]\ : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  signal \^ftch_cs_reg[1]\ : STD_LOGIC;
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal \^ftch_error_early\ : STD_LOGIC;
  signal ftch_error_early_i_1_n_0 : STD_LOGIC;
  signal ftch_error_i_1_n_0 : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_idle_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ftch_cs[1]_i_1\ : label is "soft_lutpair39";
begin
  \ftch_cs_reg[1]\ <= \^ftch_cs_reg[1]\;
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_error_early <= \^ftch_error_early\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\GEN_CH2_FETCH.ch2_ftch_idle_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_cs_reg[1]\,
      I1 => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\,
      O => \GEN_CH2_FETCH.ch2_ftch_idle_reg\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_ftch_cmd_tvalid\,
      I1 => s_axis_ftch_cmd_tready,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0)
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^ftch_cs_reg[1]\,
      I1 => Q(0),
      I2 => \^ftch_done\,
      I3 => Q(1),
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => sinit
    );
ftch_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      Q => \^ftch_done\,
      R => sinit
    );
ftch_error_early_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sg_rresp(1),
      I1 => sg_rvalid,
      I2 => \^ftch_error_early\,
      O => ftch_error_early_i_1_n_0
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_early_i_1_n_0,
      Q => \^ftch_error_early\,
      R => sinit
    );
ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_slverr\,
      I1 => \^ftch_decerr\,
      I2 => \^ftch_cs_reg[1]\,
      O => ftch_error_i_1_n_0
    );
ftch_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_i_1_n_0,
      Q => \^ftch_cs_reg[1]\,
      R => sinit
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => sinit
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \out\,
      Q => p_18_out_0,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \ftch_cs_reg[0]\,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => sinit
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => sinit
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_use_crntdesc : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  signal \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal ch2_run_stop_d1 : STD_LOGIC;
  signal \^ch2_use_crntdesc\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_6\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_7\ : STD_LOGIC;
  signal p_9_in_carry_n_0 : STD_LOGIC;
  signal p_9_in_carry_n_1 : STD_LOGIC;
  signal p_9_in_carry_n_2 : STD_LOGIC;
  signal p_9_in_carry_n_3 : STD_LOGIC;
  signal p_9_in_carry_n_5 : STD_LOGIC;
  signal p_9_in_carry_n_6 : STD_LOGIC;
  signal p_9_in_carry_n_7 : STD_LOGIC;
  signal NLW_p_9_in_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_9_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_9_in_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_9_in_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_9_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_9_in_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
  ch2_use_crntdesc <= \^ch2_use_crntdesc\;
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ch2_use_crntdesc\,
      I1 => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(4),
      Q => \ftch_error_addr_reg[31]\(4),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5),
      Q => \ftch_error_addr_reg[31]\(5),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(6),
      Q => \ftch_error_addr_reg[31]\(6),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(7),
      Q => \ftch_error_addr_reg[31]\(7),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(8),
      Q => \ftch_error_addr_reg[31]\(8),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(9),
      Q => \ftch_error_addr_reg[31]\(9),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(10),
      Q => \ftch_error_addr_reg[31]\(10),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(11),
      Q => \ftch_error_addr_reg[31]\(11),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(12),
      Q => \ftch_error_addr_reg[31]\(12),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(13),
      Q => \ftch_error_addr_reg[31]\(13),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(14),
      Q => \ftch_error_addr_reg[31]\(14),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(15),
      Q => \ftch_error_addr_reg[31]\(15),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(16),
      Q => \ftch_error_addr_reg[31]\(16),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(17),
      Q => \ftch_error_addr_reg[31]\(17),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(18),
      Q => \ftch_error_addr_reg[31]\(18),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(19),
      Q => \ftch_error_addr_reg[31]\(19),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(20),
      Q => \ftch_error_addr_reg[31]\(20),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(21),
      Q => \ftch_error_addr_reg[31]\(21),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22),
      Q => \ftch_error_addr_reg[31]\(22),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(23),
      Q => \ftch_error_addr_reg[31]\(23),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(24),
      Q => \ftch_error_addr_reg[31]\(24),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25),
      Q => \ftch_error_addr_reg[31]\(25),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(0),
      Q => \ftch_error_addr_reg[31]\(0),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(1),
      Q => \ftch_error_addr_reg[31]\(1),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(2),
      Q => \ftch_error_addr_reg[31]\(2),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(3),
      Q => \ftch_error_addr_reg[31]\(3),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => ch2_run_stop_d1,
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\,
      I1 => \out\,
      I2 => \^ch2_use_crntdesc\,
      I3 => s2mm_dmacr(0),
      I4 => ch2_run_stop_d1,
      O => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\,
      Q => \^ch2_use_crntdesc\,
      R => '0'
    );
p_9_in_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => p_9_in_carry_n_0,
      CO(6) => p_9_in_carry_n_1,
      CO(5) => p_9_in_carry_n_2,
      CO(4) => p_9_in_carry_n_3,
      CO(3) => NLW_p_9_in_carry_CO_UNCONNECTED(3),
      CO(2) => p_9_in_carry_n_5,
      CO(1) => p_9_in_carry_n_6,
      CO(0) => p_9_in_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_9_in_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => S(5 downto 0),
      S(1 downto 0) => B"11"
    );
\p_9_in_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => p_9_in_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_p_9_in_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => CO(0),
      CO(1) => \p_9_in_carry__0_n_6\,
      CO(0) => \p_9_in_carry__0_n_7\,
      DI(7 downto 3) => \NLW_p_9_in_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 0) => \NLW_p_9_in_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => \NLW_p_9_in_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2 downto 0) => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue is
  port (
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_pause : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : out STD_LOGIC;
    updt_data_reg : out STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : out STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    p_3_out_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg_0\ : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_ftch_active : in STD_LOGIC;
    ftch_error_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sinit : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    queue_sinit2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue is
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\ : STD_LOGIC;
  signal \^ch2_ftch_pause\ : STD_LOGIC;
  signal current_bd : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^p_8_out\ : STD_LOGIC;
  signal queue_wren2_new : STD_LOGIC;
  signal reg2 : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal \^updt_desc_reg0_reg[31]\ : STD_LOGIC_VECTOR ( 72 downto 0 );
begin
  ch2_ftch_pause <= \^ch2_ftch_pause\;
  p_8_out <= \^p_8_out\;
  \updt_desc_reg0_reg[31]\(72 downto 0) <= \^updt_desc_reg0_reg[31]\(72 downto 0);
\CURRENT_BD_32.current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(4),
      Q => current_bd(10),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(5),
      Q => current_bd(11),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(6),
      Q => current_bd(12),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(7),
      Q => current_bd(13),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(8),
      Q => current_bd(14),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(9),
      Q => current_bd(15),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(10),
      Q => current_bd(16),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(11),
      Q => current_bd(17),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(12),
      Q => current_bd(18),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(13),
      Q => current_bd(19),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(14),
      Q => current_bd(20),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(15),
      Q => current_bd(21),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(16),
      Q => current_bd(22),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(17),
      Q => current_bd(23),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(18),
      Q => current_bd(24),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(19),
      Q => current_bd(25),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(20),
      Q => current_bd(26),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(21),
      Q => current_bd(27),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(22),
      Q => current_bd(28),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23),
      Q => current_bd(29),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(24),
      Q => current_bd(30),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25),
      Q => current_bd(31),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(0),
      Q => current_bd(6),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1),
      Q => current_bd(7),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(2),
      Q => current_bd(8),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(3),
      Q => current_bd(9),
      R => sinit
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^updt_desc_reg0_reg[31]\(46),
      I1 => \^p_8_out\,
      I2 => s_axis_s2mm_cmd_tready,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      O => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\
    );
\GEN_S2MM.queue_dout2_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(0),
      Q => \^updt_desc_reg0_reg[31]\(0),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(10),
      Q => \^updt_desc_reg0_reg[31]\(10),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(11),
      Q => \^updt_desc_reg0_reg[31]\(11),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(12),
      Q => \^updt_desc_reg0_reg[31]\(12),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(13),
      Q => \^updt_desc_reg0_reg[31]\(13),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(14),
      Q => \^updt_desc_reg0_reg[31]\(14),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(15),
      Q => \^updt_desc_reg0_reg[31]\(15),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(16),
      Q => \^updt_desc_reg0_reg[31]\(16),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(17),
      Q => \^updt_desc_reg0_reg[31]\(17),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(18),
      Q => \^updt_desc_reg0_reg[31]\(18),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(19),
      Q => \^updt_desc_reg0_reg[31]\(19),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(1),
      Q => \^updt_desc_reg0_reg[31]\(1),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(20),
      Q => \^updt_desc_reg0_reg[31]\(20),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(21),
      Q => \^updt_desc_reg0_reg[31]\(21),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(22),
      Q => \^updt_desc_reg0_reg[31]\(22),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(23),
      Q => \^updt_desc_reg0_reg[31]\(23),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(24),
      Q => \^updt_desc_reg0_reg[31]\(24),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(25),
      Q => \^updt_desc_reg0_reg[31]\(25),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(26),
      Q => \^updt_desc_reg0_reg[31]\(26),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(27),
      Q => \^updt_desc_reg0_reg[31]\(27),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(28),
      Q => \^updt_desc_reg0_reg[31]\(28),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(29),
      Q => \^updt_desc_reg0_reg[31]\(29),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(2),
      Q => \^updt_desc_reg0_reg[31]\(2),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(30),
      Q => \^updt_desc_reg0_reg[31]\(30),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(31),
      Q => \^updt_desc_reg0_reg[31]\(31),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(32),
      Q => \^updt_desc_reg0_reg[31]\(32),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(33),
      Q => \^updt_desc_reg0_reg[31]\(33),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(34),
      Q => \^updt_desc_reg0_reg[31]\(34),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(35),
      Q => \^updt_desc_reg0_reg[31]\(35),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(36),
      Q => \^updt_desc_reg0_reg[31]\(36),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(37),
      Q => \^updt_desc_reg0_reg[31]\(37),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(38),
      Q => \^updt_desc_reg0_reg[31]\(38),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(39),
      Q => \^updt_desc_reg0_reg[31]\(39),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(3),
      Q => \^updt_desc_reg0_reg[31]\(3),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(40),
      Q => \^updt_desc_reg0_reg[31]\(40),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(41),
      Q => \^updt_desc_reg0_reg[31]\(41),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(42),
      Q => \^updt_desc_reg0_reg[31]\(42),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(43),
      Q => \^updt_desc_reg0_reg[31]\(43),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(44),
      Q => \^updt_desc_reg0_reg[31]\(44),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(45),
      Q => \^updt_desc_reg0_reg[31]\(45),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(4),
      Q => \^updt_desc_reg0_reg[31]\(4),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(5),
      Q => \^updt_desc_reg0_reg[31]\(5),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(64),
      Q => \^updt_desc_reg0_reg[31]\(46),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(65),
      Q => \^updt_desc_reg0_reg[31]\(47),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(66),
      Q => \^updt_desc_reg0_reg[31]\(48),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(67),
      Q => \^updt_desc_reg0_reg[31]\(49),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(68),
      Q => \^updt_desc_reg0_reg[31]\(50),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(69),
      Q => \^updt_desc_reg0_reg[31]\(51),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(6),
      Q => \^updt_desc_reg0_reg[31]\(6),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(70),
      Q => \^updt_desc_reg0_reg[31]\(52),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(71),
      Q => \^updt_desc_reg0_reg[31]\(53),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(72),
      Q => \^updt_desc_reg0_reg[31]\(54),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(73),
      Q => \^updt_desc_reg0_reg[31]\(55),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(74),
      Q => \^updt_desc_reg0_reg[31]\(56),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(75),
      Q => \^updt_desc_reg0_reg[31]\(57),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(76),
      Q => \^updt_desc_reg0_reg[31]\(58),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(77),
      Q => \^updt_desc_reg0_reg[31]\(59),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(78),
      Q => \^updt_desc_reg0_reg[31]\(60),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(79),
      Q => \^updt_desc_reg0_reg[31]\(61),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(7),
      Q => \^updt_desc_reg0_reg[31]\(7),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(80),
      Q => \^updt_desc_reg0_reg[31]\(62),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(81),
      Q => \^updt_desc_reg0_reg[31]\(63),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(82),
      Q => \^updt_desc_reg0_reg[31]\(64),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(83),
      Q => \^updt_desc_reg0_reg[31]\(65),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(84),
      Q => \^updt_desc_reg0_reg[31]\(66),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(85),
      Q => \^updt_desc_reg0_reg[31]\(67),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(86),
      Q => \^updt_desc_reg0_reg[31]\(68),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(87),
      Q => \^updt_desc_reg0_reg[31]\(69),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(88),
      Q => \^updt_desc_reg0_reg[31]\(70),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(89),
      Q => \^updt_desc_reg0_reg[31]\(71),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(8),
      Q => \^updt_desc_reg0_reg[31]\(8),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(90),
      Q => \^updt_desc_reg0_reg[31]\(72),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]\(0),
      D => reg2(9),
      Q => \^updt_desc_reg0_reg[31]\(9),
      R => queue_sinit2
    );
\GEN_S2MM.queue_dout2_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM.queue_dout2_valid_reg_0\,
      Q => \^p_8_out\,
      R => '0'
    );
\GEN_S2MM.queue_empty2_new_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ch2_ftch_pause\,
      I1 => m_axi_sg_rvalid,
      I2 => ch2_ftch_active,
      I3 => Q(2),
      O => queue_wren2_new
    );
\GEN_S2MM.queue_empty2_new_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => '0',
      Q => ch2_ftch_queue_empty,
      S => p_3_out_0
    );
\GEN_S2MM.queue_full2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => queue_wren2_new,
      Q => \^ch2_ftch_pause\,
      R => p_3_out_0
    );
\GEN_S2MM.reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(0),
      Q => reg2(0),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(10),
      Q => reg2(10),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(11),
      Q => reg2(11),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(12),
      Q => reg2(12),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(13),
      Q => reg2(13),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(14),
      Q => reg2(14),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(15),
      Q => reg2(15),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(16),
      Q => reg2(16),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(17),
      Q => reg2(17),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(18),
      Q => reg2(18),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(19),
      Q => reg2(19),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(1),
      Q => reg2(1),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(20),
      Q => reg2(20),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(21),
      Q => reg2(21),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(22),
      Q => reg2(22),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(23),
      Q => reg2(23),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(24),
      Q => reg2(24),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(25),
      Q => reg2(25),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(26),
      Q => reg2(26),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(27),
      Q => reg2(27),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(28),
      Q => reg2(28),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(29),
      Q => reg2(29),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(2),
      Q => reg2(2),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(30),
      Q => reg2(30),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(31),
      Q => reg2(31),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(32),
      Q => reg2(32),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(33),
      Q => reg2(33),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(34),
      Q => reg2(34),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(35),
      Q => reg2(35),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(36),
      Q => reg2(36),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(37),
      Q => reg2(37),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(38),
      Q => reg2(38),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(39),
      Q => reg2(39),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(3),
      Q => reg2(3),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(40),
      Q => reg2(40),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(41),
      Q => reg2(41),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(42),
      Q => reg2(42),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(43),
      Q => reg2(43),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(44),
      Q => reg2(44),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(45),
      Q => reg2(45),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(4),
      Q => reg2(4),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(5),
      Q => reg2(5),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(46),
      Q => reg2(64),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(6),
      Q => reg2(65),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(7),
      Q => reg2(66),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(8),
      Q => reg2(67),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(9),
      Q => reg2(68),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(10),
      Q => reg2(69),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(6),
      Q => reg2(6),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(11),
      Q => reg2(70),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(12),
      Q => reg2(71),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(13),
      Q => reg2(72),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(14),
      Q => reg2(73),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(15),
      Q => reg2(74),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(16),
      Q => reg2(75),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(17),
      Q => reg2(76),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(18),
      Q => reg2(77),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(19),
      Q => reg2(78),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(20),
      Q => reg2(79),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(7),
      Q => reg2(7),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(21),
      Q => reg2(80),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(22),
      Q => reg2(81),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(23),
      Q => reg2(82),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(24),
      Q => reg2(83),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(25),
      Q => reg2(84),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(26),
      Q => reg2(85),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(27),
      Q => reg2(86),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(28),
      Q => reg2(87),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(29),
      Q => reg2(88),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(30),
      Q => reg2(89),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(8),
      Q => reg2(8),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(31),
      Q => reg2(90),
      R => queue_sinit2
    );
\GEN_S2MM.reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => D(9),
      Q => reg2(9),
      R => queue_sinit2
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => Q(2),
      I2 => m_axi_sg_rdata(0),
      I3 => \out\,
      I4 => s2mm_dmacr(0),
      I5 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FEFE0000EEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ch2_ftch_active,
      I3 => \^ch2_ftch_pause\,
      I4 => ftch_error_reg(0),
      I5 => p_0_in,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\
    );
updt_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out\,
      I1 => \^p_8_out\,
      I2 => s_axis_s2mm_updtptr_tlast,
      I3 => ptr2_queue_full,
      O => updt_data_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  port (
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_1\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_2\ : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_halted_set_reg : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ftch_error_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ftch_error_addr_reg[31]_3\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[31]_4\ : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg : out STD_LOGIC;
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt_cmplt : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_out : in STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : in STD_LOGIC;
    ftch_error_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done : in STD_LOGIC;
    ftch_error_reg_0 : in STD_LOGIC;
    \p_3_out__0\ : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    \counter_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    ftch_error_early : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    \updt_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_23_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  signal \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\ : STD_LOGIC;
  signal \^gen_s2mm_dma_control.s2mm_stop_reg\ : STD_LOGIC;
  signal \^gen_s2mm_dma_control.s2mm_stop_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^ftch_error_addr_reg[31]_0\ : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_1\ : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_2\ : STD_LOGIC;
  signal \^ftch_error_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ftch_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_27_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal \^s2mm_halted_set_reg\ : STD_LOGIC;
  signal service_ch24_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_active_i_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_idle_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i__i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of s2mm_halted_set_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair40";
begin
  \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ <= \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]\;
  \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ <= \^gen_s2mm_dma_control.s2mm_stop_reg\;
  \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ <= \^gen_s2mm_dma_control.s2mm_stop_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ftch_error_addr_reg[31]_0\ <= \^ftch_error_addr_reg[31]_0\;
  \ftch_error_addr_reg[31]_1\ <= \^ftch_error_addr_reg[31]_1\;
  \ftch_error_addr_reg[31]_2\ <= \^ftch_error_addr_reg[31]_2\;
  \ftch_error_addr_reg[6]_0\(0) <= \^ftch_error_addr_reg[6]_0\(0);
  s2mm_halted_set_reg <= \^s2mm_halted_set_reg\;
\CURRENT_BD_32.current_bd[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ftch_error_reg_0,
      I3 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      O => E(0)
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \^gen_s2mm_dma_control.s2mm_stop_reg_0\,
      I2 => ch2_ftch_queue_empty,
      I3 => s_axis_s2mm_updtptr_tlast,
      O => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s2mm_halted_set_reg\,
      O => s2mm_all_idle
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I1 => ftch_stale_desc,
      I2 => p_27_out,
      O => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\,
      Q => p_27_out,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => service_ch24_out,
      I1 => ftch_error_reg_0,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      O => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\,
      Q => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I2 => \^ftch_error_addr_reg[31]_2\,
      O => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\,
      Q => \^ftch_error_addr_reg[31]_2\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF55D555"
    )
        port map (
      I0 => \out\,
      I1 => ch2_ftch_queue_empty,
      I2 => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\,
      I3 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      I4 => p_32_out,
      I5 => ftch_error_reg,
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD11CD15"
    )
        port map (
      I0 => service_ch24_out,
      I1 => \^q\(0),
      I2 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I3 => \^q\(1),
      I4 => ftch_error_reg_0,
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\,
      Q => p_32_out,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => p_27_out,
      I1 => ftch_error_reg_0,
      I2 => ftch_done,
      I3 => \^ftch_error_addr_reg[31]_0\,
      O => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\,
      Q => \^ftch_error_addr_reg[31]_0\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I2 => \^ftch_error_addr_reg[31]_1\,
      O => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\,
      Q => \^ftch_error_addr_reg[31]_1\,
      R => sinit
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I1 => \counter_reg[1]\(0),
      I2 => m_axi_sg_rvalid,
      O => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_s2mm_dma_control.s2mm_stop_reg_0\,
      I1 => s2mm_dmacr(0),
      O => \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\,
      I1 => soft_reset,
      I2 => ftch_error_early,
      I3 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      O => \^gen_s2mm_dma_control.s2mm_stop_reg_0\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_27_out,
      I1 => ftch_error_reg_0,
      I2 => \p_3_out__0\,
      I3 => dma_s2mm_error,
      O => \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_s2mm_dma_control.s2mm_stop_reg_0\,
      I1 => \out\,
      O => \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0)
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF00FFAA"
    )
        port map (
      I0 => service_ch24_out,
      I1 => ftch_done,
      I2 => \^gen_s2mm_dma_control.s2mm_stop_reg\,
      I3 => ftch_error_reg_0,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \p_3_out__0\,
      I2 => p_27_out,
      I3 => ch2_ftch_pause,
      I4 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      I5 => p_0_in,
      O => service_ch24_out
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_ns(0),
      Q => \^q\(0),
      R => sinit
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => sinit
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(10),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(4),
      O => \ftch_error_addr_reg[31]_3\(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(11),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(5),
      O => \ftch_error_addr_reg[31]_3\(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(12),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(6),
      O => \ftch_error_addr_reg[31]_3\(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(13),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(7),
      O => \ftch_error_addr_reg[31]_3\(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(14),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(8),
      O => \ftch_error_addr_reg[31]_3\(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(15),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(9),
      O => \ftch_error_addr_reg[31]_3\(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(16),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(10),
      O => \ftch_error_addr_reg[31]_3\(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(17),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(11),
      O => \ftch_error_addr_reg[31]_3\(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(18),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(12),
      O => \ftch_error_addr_reg[31]_3\(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(19),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(13),
      O => \ftch_error_addr_reg[31]_3\(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(20),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(14),
      O => \ftch_error_addr_reg[31]_3\(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(21),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(15),
      O => \ftch_error_addr_reg[31]_3\(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(22),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(16),
      O => \ftch_error_addr_reg[31]_3\(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(23),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(17),
      O => \ftch_error_addr_reg[31]_3\(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(24),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(18),
      O => \ftch_error_addr_reg[31]_3\(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(25),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(19),
      O => \ftch_error_addr_reg[31]_3\(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(26),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(20),
      O => \ftch_error_addr_reg[31]_3\(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(27),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(21),
      O => \ftch_error_addr_reg[31]_3\(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(28),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(22),
      O => \ftch_error_addr_reg[31]_3\(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(29),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(23),
      O => \ftch_error_addr_reg[31]_3\(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(30),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(24),
      O => \ftch_error_addr_reg[31]_3\(24)
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ftch_error_reg_0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^ftch_error_addr_reg[6]_0\(0)
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(31),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(25),
      O => \ftch_error_addr_reg[31]_3\(25)
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_23_out,
      I1 => p_24_out,
      I2 => \^ftch_error_addr_reg[31]_2\,
      I3 => \^ftch_error_addr_reg[31]_0\,
      I4 => \^ftch_error_addr_reg[31]_1\,
      O => \ftch_error_addr_reg[31]_4\
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(6),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(0),
      O => \ftch_error_addr_reg[31]_3\(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(7),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(1),
      O => \ftch_error_addr_reg[31]_3\(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(8),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(2),
      O => \ftch_error_addr_reg[31]_3\(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(9),
      I1 => \^ftch_error_addr_reg[31]_1\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_2\,
      I4 => \updt_error_addr_reg[31]\(3),
      O => \ftch_error_addr_reg[31]_3\(3)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(4),
      Q => ftch_error_addr_1(10),
      R => sinit
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(5),
      Q => ftch_error_addr_1(11),
      R => sinit
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(6),
      Q => ftch_error_addr_1(12),
      R => sinit
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(7),
      Q => ftch_error_addr_1(13),
      R => sinit
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(8),
      Q => ftch_error_addr_1(14),
      R => sinit
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(9),
      Q => ftch_error_addr_1(15),
      R => sinit
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(10),
      Q => ftch_error_addr_1(16),
      R => sinit
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(11),
      Q => ftch_error_addr_1(17),
      R => sinit
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(12),
      Q => ftch_error_addr_1(18),
      R => sinit
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(13),
      Q => ftch_error_addr_1(19),
      R => sinit
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(14),
      Q => ftch_error_addr_1(20),
      R => sinit
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(15),
      Q => ftch_error_addr_1(21),
      R => sinit
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(16),
      Q => ftch_error_addr_1(22),
      R => sinit
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(17),
      Q => ftch_error_addr_1(23),
      R => sinit
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(18),
      Q => ftch_error_addr_1(24),
      R => sinit
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(19),
      Q => ftch_error_addr_1(25),
      R => sinit
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(20),
      Q => ftch_error_addr_1(26),
      R => sinit
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(21),
      Q => ftch_error_addr_1(27),
      R => sinit
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(22),
      Q => ftch_error_addr_1(28),
      R => sinit
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23),
      Q => ftch_error_addr_1(29),
      R => sinit
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(24),
      Q => ftch_error_addr_1(30),
      R => sinit
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25),
      Q => ftch_error_addr_1(31),
      R => sinit
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(0),
      Q => ftch_error_addr_1(6),
      R => sinit
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1),
      Q => ftch_error_addr_1(7),
      R => sinit
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(2),
      Q => ftch_error_addr_1(8),
      R => sinit
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \^ftch_error_addr_reg[6]_0\(0),
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(3),
      Q => ftch_error_addr_1(9),
      R => sinit
    );
\i__i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_s2mm_dma_control.s2mm_stop_reg_0\,
      I1 => p_0_in,
      O => p_3_out
    );
idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => p_32_out,
      I1 => cmnds_queued_shift(0),
      I2 => p_26_out,
      I3 => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]\,
      I4 => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(0),
      I5 => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1),
      O => \^s2mm_halted_set_reg\
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \^s2mm_halted_set_reg\,
      I2 => \^gen_s2mm_dma_control.s2mm_stop_reg_0\,
      I3 => s2mm_halt_cmplt,
      O => s2mm_halted_set0
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ftch_error_reg_0,
      I3 => s_axis_ftch_cmd_tready,
      I4 => s_axis_ftch_cmd_tvalid,
      O => s_axis_ftch_cmd_tvalid_reg
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_error_addr_reg[31]_0\,
      I1 => \^ftch_error_addr_reg[31]_2\,
      I2 => \^ftch_error_addr_reg[31]_1\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  port (
    p_17_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    irqdelay_wren_reg : in STD_LOGIC;
    \GEN_FOR_SYNC.s_valid_d1_reg\ : in STD_LOGIC;
    \ch2_delay_zero__6\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_6_out__2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : in STD_LOGIC;
    sinit : in STD_LOGIC;
    irqthresh_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch2_delay_cnt_en\ : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2\ : label is "soft_lutpair9";
begin
  \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch2_delay_cnt_en <= \^ch2_delay_cnt_en\;
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => \^ch2_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF2FF"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      I2 => irqdelay_wren_reg,
      I3 => \^ch2_delay_cnt_en\,
      I4 => \GEN_FOR_SYNC.s_valid_d1_reg\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_FOR_SYNC.s_valid_d1_reg\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I2 => \ch2_delay_zero__6\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => p_7_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I1 => s2mm_dmacr(14),
      I2 => \^q\(6),
      I3 => s2mm_dmacr(15),
      I4 => \^q\(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => s2mm_dmacr(9),
      I3 => \^q\(0),
      I4 => s2mm_dmacr(8),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => s2mm_dmacr(12),
      I2 => \^q\(3),
      I3 => s2mm_dmacr(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => s2mm_dmacr(13),
      I2 => \^q\(2),
      I3 => s2mm_dmacr(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_7_out,
      Q => p_17_out,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \p_6_out__2\,
      I1 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\,
      I2 => \out\,
      I3 => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\,
      I4 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => p_18_out,
      R => '0'
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => s2mm_dmacr(1),
      I3 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I3 => s2mm_dmacr(2),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I4 => s2mm_dmacr(3),
      I5 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I2 => s2mm_dmacr(4),
      I3 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I3 => s2mm_dmacr(5),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I4 => s2mm_dmacr(6),
      I5 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\,
      I3 => s2mm_dmacr(7),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\,
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I5 => \p_6_out__2\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      S => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => irqthresh_wren_reg(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      O => E(0)
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^d\(2),
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_valid,
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(1),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_tag_reg1 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  signal mm2s_rlast_del_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_okay_reg_i_2_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of sig_rd_sts_okay_reg_i_1 : label is "soft_lutpair17";
begin
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      O => mm2s_rlast_del_i_1_n_0
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_rlast_del_i_1_n_0,
      Q => \^sig_data2rsc_valid\,
      R => SR(0)
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      I1 => m_axi_sg_rresp(0),
      I2 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => sig_coelsc_tag_reg1
    );
sig_coelsc_okay_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_sg_rresp(1),
      O => sig_coelsc_okay_reg_i_2_n_0
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_okay_reg_i_2_n_0,
      Q => sig_data2rsc_okay,
      S => sig_coelsc_tag_reg1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => m_axi_sg_rresp(0),
      I1 => m_axi_sg_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_tag_reg1
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => D(0),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => D(0),
      I1 => sig_data2rsc_decerr,
      I2 => sig_data2rsc_okay,
      I3 => D(1),
      I4 => \^sig_data2rsc_slverr\,
      O => sig_rd_sts_okay_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  port (
    \m_axi_sg_wstrb[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[6]\ : out STD_LOGIC;
    sig_coelsc_tag_reg1 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  signal \^m_axi_sg_wstrb[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_cmd_reg_empty_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of sig_coelsc_okay_reg_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair19";
begin
  \m_axi_sg_wstrb[0]\ <= \^m_axi_sg_wstrb[0]\;
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_sg_wstrb[0]\,
      O => SR(0)
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_sg_wstrb[0]\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      O => \sig_cmd_addr_reg_reg[6]\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q => \^m_axi_sg_wstrb[0]\,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_sg_wstrb[0]\,
      I1 => sig_rsc2data_ready,
      O => sig_coelsc_tag_reg1
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^m_axi_sg_wstrb[0]\,
      I1 => sig_init_done,
      I2 => sig_init_reg,
      I3 => sig_init_reg2,
      O => sig_init_done_reg
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^m_axi_sg_wstrb[0]\,
      I1 => sig_init_done_0,
      I2 => sig_init_reg,
      I3 => sig_init_reg2,
      O => sig_init_done_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_set_error : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \sig_next_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  signal \sm_set_error_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sm_set_error_i_1__0\ : label is "soft_lutpair16";
begin
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_set_error\,
      O => sig_addr_valid_reg_reg
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => sig_mstr2addr_cmd_valid,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_next_addr_reg_reg[31]\(4),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_next_addr_reg_reg[31]\(5),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_next_addr_reg_reg[31]\(6),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_next_addr_reg_reg[31]\(7),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_next_addr_reg_reg[31]\(8),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_next_addr_reg_reg[31]\(9),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_next_addr_reg_reg[31]\(10),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_next_addr_reg_reg[31]\(11),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_next_addr_reg_reg[31]\(12),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_next_addr_reg_reg[31]\(13),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_next_addr_reg_reg[31]\(14),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_next_addr_reg_reg[31]\(15),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_next_addr_reg_reg[31]\(16),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_next_addr_reg_reg[31]\(17),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_next_addr_reg_reg[31]\(18),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_next_addr_reg_reg[31]\(19),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_next_addr_reg_reg[31]\(20),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_next_addr_reg_reg[31]\(21),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_next_addr_reg_reg[31]\(22),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_next_addr_reg_reg[31]\(23),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_next_addr_reg_reg[31]\(24),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_next_addr_reg_reg[31]\(25),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_next_addr_reg_reg[31]\(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_next_addr_reg_reg[31]\(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_next_addr_reg_reg[31]\(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_next_addr_reg_reg[31]\(3),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_cmd_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sm_set_error_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg,
      I1 => \^sm_set_error\,
      O => \sm_set_error_i_1__0_n_0\
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sm_set_error_i_1__0_n_0\,
      Q => \^sm_set_error\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    \sig_next_addr_reg_reg[3]\ : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \sig_next_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  signal sig_btt_is_zero_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair26";
begin
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => sig_addr_valid_reg_reg
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg_reg_n_0,
      R => SR(0)
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => \^sig_mstr2data_cmd_valid\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_next_addr_reg_reg[31]\(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_next_addr_reg_reg[31]\(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_next_addr_reg_reg[31]\(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_next_addr_reg_reg[31]\(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_next_addr_reg_reg[31]\(9),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_next_addr_reg_reg[31]\(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_next_addr_reg_reg[31]\(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_next_addr_reg_reg[31]\(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_next_addr_reg_reg[31]\(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_next_addr_reg_reg[31]\(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_next_addr_reg_reg[31]\(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_next_addr_reg_reg[31]\(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_next_addr_reg_reg[31]\(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_next_addr_reg_reg[31]\(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_next_addr_reg_reg[31]\(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_next_addr_reg_reg[31]\(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_next_addr_reg_reg[31]\(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_next_addr_reg_reg[31]\(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_next_addr_reg_reg[31]\(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_next_addr_reg_reg[31]\(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_next_addr_reg_reg[31]\(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \sig_next_addr_reg_reg[31]\(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => \sig_next_addr_reg_reg[3]\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_next_addr_reg_reg[31]\(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_next_addr_reg_reg[31]\(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_next_addr_reg_reg[31]\(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_next_addr_reg_reg[31]\(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_next_addr_reg_reg[31]\(4),
      R => SR(0)
    );
\sig_cmd_reg_empty_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_data2all_tlast_error,
      O => sig_posted_to_axi_2_reg
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg_reg_n_0,
      I1 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sig_calc2dm_calc_err\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    updt_error_reg_0 : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : out STD_LOGIC;
    sinit : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    \updt_cs_reg[0]\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ : in STD_LOGIC;
    p_5_out_2 : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  signal \^p_20_out_1\ : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal updt_error_i_1_n_0 : STD_LOGIC;
  signal \^updt_error_reg_0\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\ : label is "soft_lutpair1";
begin
  p_20_out_1 <= \^p_20_out_1\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_error_reg_0 <= \^updt_error_reg_0\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_4_out,
      I1 => \^updt_done\,
      I2 => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_6_out,
      I1 => \^updt_done\,
      I2 => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_5_out_2,
      I1 => \^updt_done\,
      I2 => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done\,
      I1 => p_7_out,
      O => p_10_out
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_20_out_1\,
      I1 => s_axis_updt_cmd_tready,
      O => E(0)
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \updt_cs_reg[0]\,
      Q => \^p_20_out_1\,
      R => sinit
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => sinit
    );
updt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^updt_interr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_slverr\,
      I3 => \^updt_error_reg_0\,
      O => updt_error_i_1_n_0
    );
updt_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_error_i_1_n_0,
      Q => \^updt_error_reg_0\,
      R => sinit
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => sinit
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue is
  port (
    \update_address_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sts2_queue_full : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    service_ch212_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    updt_data_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue is
  signal dma2_decerr_i_1_n_0 : STD_LOGIC;
  signal dma2_interr_i_1_n_0 : STD_LOGIC;
  signal dma2_slverr_i_1_n_0 : STD_LOGIC;
  signal follower_empty_s2mm : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_5_out_2\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ptr2_queue_empty : STD_LOGIC;
  signal sts2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sts2_queue_empty : STD_LOGIC;
  signal sts2_rden : STD_LOGIC;
  signal updt2_ioc_i_1_n_0 : STD_LOGIC;
  signal updt_active_d2 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pntr_cs[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair6";
begin
  m_axi_sg_wdata(19 downto 0) <= \^m_axi_sg_wdata\(19 downto 0);
  p_4_out <= \^p_4_out\;
  p_5_out_2 <= \^p_5_out_2\;
  p_6_out <= \^p_6_out\;
  p_7_out <= \^p_7_out\;
\GEN_CH2_UPDATE.ch2_active_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_5_out,
      I1 => follower_empty_s2mm,
      I2 => ptr2_queue_empty,
      O => service_ch212_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(0),
      Q => sts2_queue_dout(0),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(10),
      Q => sts2_queue_dout(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(11),
      Q => sts2_queue_dout(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(12),
      Q => sts2_queue_dout(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(13),
      Q => sts2_queue_dout(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(1),
      Q => sts2_queue_dout(1),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(14),
      Q => sts2_queue_dout(26),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(15),
      Q => sts2_queue_dout(27),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(16),
      Q => sts2_queue_dout(28),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(17),
      Q => sts2_queue_dout(29),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(2),
      Q => sts2_queue_dout(2),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(18),
      Q => sts2_queue_dout(30),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19),
      Q => sts2_queue_dout(31),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(3),
      Q => sts2_queue_dout(3),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(4),
      Q => sts2_queue_dout(4),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(5),
      Q => sts2_queue_dout(5),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(6),
      Q => sts2_queue_dout(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(7),
      Q => sts2_queue_dout(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(8),
      Q => sts2_queue_dout(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(9),
      Q => sts2_queue_dout(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => '0',
      Q => sts2_queue_empty,
      S => p_0_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sts2_queue_empty,
      I1 => follower_empty_s2mm,
      I2 => \out\,
      O => p_0_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => '1',
      Q => sts2_queue_full,
      R => p_0_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => '0',
      Q => follower_empty_s2mm,
      S => p_2_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => '1',
      Q => follower_full_s2mm,
      R => p_2_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => follower_empty_s2mm,
      I1 => sts2_queue_empty,
      O => sts2_rden
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(0),
      Q => \^m_axi_sg_wdata\(0),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(10),
      Q => \^m_axi_sg_wdata\(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(11),
      Q => \^m_axi_sg_wdata\(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(12),
      Q => \^m_axi_sg_wdata\(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(13),
      Q => \^m_axi_sg_wdata\(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(1),
      Q => \^m_axi_sg_wdata\(1),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(26),
      Q => \^m_axi_sg_wdata\(14),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(27),
      Q => \^m_axi_sg_wdata\(15),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(28),
      Q => \^m_axi_sg_wdata\(16),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(29),
      Q => \^m_axi_sg_wdata\(17),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(2),
      Q => \^m_axi_sg_wdata\(2),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(30),
      Q => \^m_axi_sg_wdata\(18),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(31),
      Q => \^m_axi_sg_wdata\(19),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(3),
      Q => \^m_axi_sg_wdata\(3),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(4),
      Q => \^m_axi_sg_wdata\(4),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(5),
      Q => \^m_axi_sg_wdata\(5),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(6),
      Q => \^m_axi_sg_wdata\(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(7),
      Q => \^m_axi_sg_wdata\(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(8),
      Q => \^m_axi_sg_wdata\(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(9),
      Q => \^m_axi_sg_wdata\(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(4),
      Q => ptr2_queue_dout(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(5),
      Q => ptr2_queue_dout(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(6),
      Q => ptr2_queue_dout(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(7),
      Q => ptr2_queue_dout(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(8),
      Q => ptr2_queue_dout(14),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(9),
      Q => ptr2_queue_dout(15),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(10),
      Q => ptr2_queue_dout(16),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(11),
      Q => ptr2_queue_dout(17),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(12),
      Q => ptr2_queue_dout(18),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(13),
      Q => ptr2_queue_dout(19),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(14),
      Q => ptr2_queue_dout(20),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(15),
      Q => ptr2_queue_dout(21),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(16),
      Q => ptr2_queue_dout(22),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(17),
      Q => ptr2_queue_dout(23),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(18),
      Q => ptr2_queue_dout(24),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(19),
      Q => ptr2_queue_dout(25),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(20),
      Q => ptr2_queue_dout(26),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(21),
      Q => ptr2_queue_dout(27),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(22),
      Q => ptr2_queue_dout(28),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(23),
      Q => ptr2_queue_dout(29),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(24),
      Q => ptr2_queue_dout(30),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(25),
      Q => ptr2_queue_dout(31),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(0),
      Q => ptr2_queue_dout(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(1),
      Q => ptr2_queue_dout(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(2),
      Q => ptr2_queue_dout(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => \updt_desc_reg0_reg[31]\(3),
      Q => ptr2_queue_dout(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => '0',
      Q => ptr2_queue_empty,
      S => p_1_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I1 => pntr_cs(1),
      I2 => pntr_cs(0),
      I3 => ptr2_queue_empty,
      I4 => \out\,
      O => p_1_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_data_reg(0),
      D => '1',
      Q => ptr2_queue_full,
      R => p_1_out
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      Q => updt_active_d2,
      R => sinit
    );
dma2_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => p_19_out,
      I1 => \out\,
      I2 => \^p_4_out\,
      I3 => writing_status_re_ch2,
      I4 => \^m_axi_sg_wdata\(18),
      O => dma2_decerr_i_1_n_0
    );
dma2_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_decerr_i_1_n_0,
      Q => \^p_4_out\,
      R => '0'
    );
dma2_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => p_21_out,
      I1 => \out\,
      I2 => \^p_6_out\,
      I3 => writing_status_re_ch2,
      I4 => \^m_axi_sg_wdata\(16),
      O => dma2_interr_i_1_n_0
    );
dma2_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_interr_i_1_n_0,
      Q => \^p_6_out\,
      R => '0'
    );
dma2_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => p_20_out,
      I1 => \out\,
      I2 => \^p_5_out_2\,
      I3 => writing_status_re_ch2,
      I4 => \^m_axi_sg_wdata\(17),
      O => dma2_slverr_i_1_n_0
    );
dma2_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_slverr_i_1_n_0,
      Q => \^p_5_out_2\,
      R => '0'
    );
\pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F2F2"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I1 => updt_active_d2,
      I2 => pntr_cs(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I4 => pntr_cs(1),
      O => pntr_ns(0)
    );
\pntr_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000AC00"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      I1 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I2 => pntr_cs(1),
      I3 => pntr_cs(0),
      I4 => ptr2_queue_empty,
      O => pntr_ns(1)
    );
\pntr_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => sinit
    );
\pntr_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => sinit
    );
updt2_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\,
      I1 => \out\,
      I2 => \^p_7_out\,
      I3 => writing_status_re_ch2,
      I4 => \^m_axi_sg_wdata\(14),
      O => updt2_ioc_i_1_n_0
    );
updt2_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => writing_status_d1,
      I1 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I2 => pntr_cs(1),
      I3 => pntr_cs(0),
      O => writing_status_re_ch2
    );
updt2_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt2_ioc_i_1_n_0,
      Q => \^p_7_out\,
      R => '0'
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(10),
      Q => Q(4),
      R => sinit
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(11),
      Q => Q(5),
      R => sinit
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(12),
      Q => Q(6),
      R => sinit
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(13),
      Q => Q(7),
      R => sinit
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(14),
      Q => Q(8),
      R => sinit
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(15),
      Q => Q(9),
      R => sinit
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(16),
      Q => Q(10),
      R => sinit
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(17),
      Q => Q(11),
      R => sinit
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(18),
      Q => Q(12),
      R => sinit
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(19),
      Q => Q(13),
      R => sinit
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(20),
      Q => Q(14),
      R => sinit
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(21),
      Q => Q(15),
      R => sinit
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(22),
      Q => Q(16),
      R => sinit
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(23),
      Q => Q(17),
      R => sinit
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(24),
      Q => Q(18),
      R => sinit
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(25),
      Q => Q(19),
      R => sinit
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(26),
      Q => Q(20),
      R => sinit
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(27),
      Q => Q(21),
      R => sinit
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(28),
      Q => Q(22),
      R => sinit
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(29),
      Q => Q(23),
      R => sinit
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(30),
      Q => Q(24),
      R => sinit
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(31),
      Q => Q(25),
      R => sinit
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(6),
      Q => Q(0),
      R => sinit
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(7),
      Q => Q(1),
      R => sinit
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(8),
      Q => Q(2),
      R => sinit
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(9),
      Q => Q(3),
      R => sinit
    );
updt_curdesc_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ptr2_queue_empty,
      I1 => pntr_cs(0),
      I2 => pntr_cs(1),
      I3 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      O => updt_curdesc0
    );
updt_curdesc_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_curdesc0,
      Q => \update_address_reg[4]\(0),
      R => sinit
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  port (
    \axi_dma_tstvec[5]\ : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    \ftch_error_addr_reg[31]\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_1\ : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    \ftch_error_addr_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_updt_cmd_tvalid_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \ftch_error_addr_reg[31]_3\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    dma2_interr_reg : in STD_LOGIC;
    dma2_slverr_reg : in STD_LOGIC;
    dma2_decerr_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    service_ch212_out : in STD_LOGIC;
    updt_error_reg : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    updt_curdesc_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    \updt_curdesc_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  signal \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^ftch_error_addr_reg[31]\ : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_0\ : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_1\ : STD_LOGIC;
  signal \^p_26_out\ : STD_LOGIC;
  signal \^sg_decerr_reg\ : STD_LOGIC;
  signal \^sg_interr_reg\ : STD_LOGIC;
  signal \^sg_slverr_reg\ : STD_LOGIC;
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \updt_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_idle_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sg_decerr_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of sg_interr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sg_slverr_i_1 : label is "soft_lutpair4";
begin
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ <= \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\;
  Q(26 downto 0) <= \^q\(26 downto 0);
  \ftch_error_addr_reg[31]\ <= \^ftch_error_addr_reg[31]\;
  \ftch_error_addr_reg[31]_0\ <= \^ftch_error_addr_reg[31]_0\;
  \ftch_error_addr_reg[31]_1\ <= \^ftch_error_addr_reg[31]_1\;
  p_26_out <= \^p_26_out\;
  sg_decerr_reg <= \^sg_decerr_reg\;
  sg_interr_reg <= \^sg_interr_reg\;
  sg_slverr_reg <= \^sg_slverr_reg\;
\GEN_CH2_UPDATE.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \out\,
      I1 => service_ch212_out,
      I2 => \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\,
      I3 => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      I4 => updt_done,
      O => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => updt_cs(2),
      I1 => updt_cs(1),
      I2 => updt_error_reg,
      I3 => updt_cs(0),
      O => \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\,
      Q => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_decerr_reg,
      Q => \^ftch_error_addr_reg[31]_1\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_interr_reg,
      Q => \^ftch_error_addr_reg[31]\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_slverr_reg,
      Q => \^ftch_error_addr_reg[31]_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_decerr,
      I1 => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      I2 => \^sg_decerr_reg\,
      O => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\,
      Q => \^sg_decerr_reg\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5F5D"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\,
      I2 => service_ch212_out,
      I3 => \^p_26_out\,
      I4 => updt_error_reg,
      I5 => p_5_out,
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030001FF"
    )
        port map (
      I0 => updt_error_reg,
      I1 => updt_cs(2),
      I2 => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\,
      Q => \^p_26_out\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_interr,
      I1 => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      I2 => \^sg_interr_reg\,
      O => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\,
      Q => \^sg_interr_reg\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_10_out,
      Q => \axi_dma_tstvec[5]\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_slverr,
      I1 => \^gen_q_for_sync.s2mm_channel.updt_active_d2_reg\,
      I2 => \^sg_slverr_reg\,
      O => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\,
      Q => \^sg_slverr_reg\,
      R => sinit
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_addr_reg[31]_1\,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_addr_reg[31]\,
      I1 => dma_interr_reg_0,
      O => dma_interr_reg
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_addr_reg[31]_0\,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sg_decerr_reg\,
      I1 => \^ftch_error_addr_reg[31]\,
      I2 => \^ftch_error_addr_reg[31]_0\,
      I3 => \^ftch_error_addr_reg[31]_1\,
      I4 => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\,
      O => \ftch_error_addr_reg[31]_2\(0)
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => updt_cs(0),
      I1 => updt_error_reg,
      I2 => updt_cs(1),
      I3 => updt_cs(2),
      I4 => s_axis_updt_cmd_tready,
      I5 => p_20_out_1,
      O => s_axis_updt_cmd_tvalid_reg
    );
sg_decerr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sg_decerr_reg\,
      I1 => p_29_out,
      I2 => sg_decerr_reg_1,
      O => sg_decerr_reg_0
    );
sg_interr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sg_interr_reg\,
      I1 => p_31_out,
      I2 => sg_interr_reg_1,
      O => sg_interr_reg_0
    );
sg_slverr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sg_slverr_reg\,
      I1 => p_30_out,
      I2 => sg_slverr_reg_1,
      O => sg_slverr_reg_0
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(4),
      Q => \^q\(5),
      R => sinit
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(5),
      Q => \^q\(6),
      R => sinit
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(6),
      Q => \^q\(7),
      R => sinit
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(7),
      Q => \^q\(8),
      R => sinit
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(8),
      Q => \^q\(9),
      R => sinit
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(9),
      Q => \^q\(10),
      R => sinit
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(10),
      Q => \^q\(11),
      R => sinit
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(11),
      Q => \^q\(12),
      R => sinit
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(12),
      Q => \^q\(13),
      R => sinit
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(13),
      Q => \^q\(14),
      R => sinit
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(14),
      Q => \^q\(15),
      R => sinit
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(15),
      Q => \^q\(16),
      R => sinit
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(16),
      Q => \^q\(17),
      R => sinit
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(17),
      Q => \^q\(18),
      R => sinit
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(18),
      Q => \^q\(19),
      R => sinit
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(19),
      Q => \^q\(20),
      R => sinit
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(20),
      Q => \^q\(21),
      R => sinit
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(21),
      Q => \^q\(22),
      R => sinit
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(22),
      Q => \^q\(23),
      R => sinit
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(23),
      Q => \^q\(24),
      R => sinit
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(24),
      Q => \^q\(25),
      R => sinit
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(25),
      Q => \^q\(26),
      R => sinit
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => '1',
      Q => \^q\(0),
      R => sinit
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(0),
      Q => \^q\(1),
      R => sinit
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(1),
      Q => \^q\(2),
      R => sinit
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(2),
      Q => \^q\(3),
      R => sinit
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc_wren_reg(0),
      D => \updt_curdesc_reg[31]\(3),
      Q => \^q\(4),
      R => sinit
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAABABA"
    )
        port map (
      I0 => \updt_cs[0]_i_2_n_0\,
      I1 => updt_cs(2),
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      I4 => updt_error_reg,
      I5 => updt_done,
      O => updt_ns(0)
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001330100"
    )
        port map (
      I0 => updt_curdesc_wren_reg(0),
      I1 => updt_cs(2),
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      I4 => service_ch212_out,
      I5 => updt_error_reg,
      O => \updt_cs[0]_i_2_n_0\
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F050001000500"
    )
        port map (
      I0 => updt_error_reg,
      I1 => updt_done,
      I2 => updt_cs(2),
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      I5 => updt_curdesc_wren_reg(0),
      O => updt_ns(1)
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03A2"
    )
        port map (
      I0 => updt_error_reg,
      I1 => updt_cs(0),
      I2 => updt_cs(1),
      I3 => updt_cs(2),
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(0),
      Q => updt_cs(0),
      R => sinit
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(1),
      Q => updt_cs(1),
      R => sinit
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => updt_cs(2),
      R => sinit
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => updt_cs(2),
      I1 => updt_cs(1),
      I2 => updt_error_reg,
      I3 => updt_cs(0),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(5),
      Q => \ftch_error_addr_reg[31]_3\(4),
      R => sinit
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(6),
      Q => \ftch_error_addr_reg[31]_3\(5),
      R => sinit
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(7),
      Q => \ftch_error_addr_reg[31]_3\(6),
      R => sinit
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(8),
      Q => \ftch_error_addr_reg[31]_3\(7),
      R => sinit
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(9),
      Q => \ftch_error_addr_reg[31]_3\(8),
      R => sinit
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(10),
      Q => \ftch_error_addr_reg[31]_3\(9),
      R => sinit
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(11),
      Q => \ftch_error_addr_reg[31]_3\(10),
      R => sinit
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(12),
      Q => \ftch_error_addr_reg[31]_3\(11),
      R => sinit
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(13),
      Q => \ftch_error_addr_reg[31]_3\(12),
      R => sinit
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(14),
      Q => \ftch_error_addr_reg[31]_3\(13),
      R => sinit
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(15),
      Q => \ftch_error_addr_reg[31]_3\(14),
      R => sinit
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(16),
      Q => \ftch_error_addr_reg[31]_3\(15),
      R => sinit
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(17),
      Q => \ftch_error_addr_reg[31]_3\(16),
      R => sinit
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(18),
      Q => \ftch_error_addr_reg[31]_3\(17),
      R => sinit
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(19),
      Q => \ftch_error_addr_reg[31]_3\(18),
      R => sinit
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(20),
      Q => \ftch_error_addr_reg[31]_3\(19),
      R => sinit
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(21),
      Q => \ftch_error_addr_reg[31]_3\(20),
      R => sinit
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(22),
      Q => \ftch_error_addr_reg[31]_3\(21),
      R => sinit
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(23),
      Q => \ftch_error_addr_reg[31]_3\(22),
      R => sinit
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(24),
      Q => \ftch_error_addr_reg[31]_3\(23),
      R => sinit
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(25),
      Q => \ftch_error_addr_reg[31]_3\(24),
      R => sinit
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(26),
      Q => \ftch_error_addr_reg[31]_3\(25),
      R => sinit
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(1),
      Q => \ftch_error_addr_reg[31]_3\(0),
      R => sinit
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(2),
      Q => \ftch_error_addr_reg[31]_3\(1),
      R => sinit
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(3),
      Q => \ftch_error_addr_reg[31]_3\(2),
      R => sinit
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^q\(4),
      Q => \ftch_error_addr_reg[31]_3\(3),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  port (
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    \pntr_cs_reg[1]\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_eq_0__6\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \sig_ld_new_cmd_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \sig_next_calc_error_reg_i_3__0_n_0\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \sig_push_err2wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal \sig_push_to_wsc_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_3__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_push_err2wsc_i_1__0\ : label is "soft_lutpair32";
begin
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => \^sig_data2all_tlast_error\,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6AC00000"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_sg_wdata(0),
      I2 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I3 => \sig_dbeat_cntr_eq_0__6\,
      I4 => \sig_good_mmap_dbeat10_out__0\,
      I5 => \^sig_data2all_tlast_error\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^sig_data2all_tlast_error\,
      R => sig_stream_rst
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFFFFFFF"
    )
        port map (
      I0 => m_axi_sg_wready,
      I1 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I2 => follower_full_s2mm,
      I3 => \^sig_data2all_tlast_error\,
      I4 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I5 => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      O => p_2_out
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA8888AAAA8888"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => E(0),
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(5),
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => m_axi_sg_wlast_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => follower_full_s2mm,
      I1 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I2 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I3 => \^sig_data2all_tlast_error\,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01030101"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => m_axi_sg_wvalid_INST_0_i_2_n_0,
      O => m_axi_sg_wvalid_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      O => m_axi_sg_wvalid_INST_0_i_2_n_0
    );
\pntr_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => follower_full_s2mm,
      I2 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I3 => m_axi_sg_wready,
      I4 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I5 => m_axi_sg_wdata(0),
      O => \pntr_cs_reg[1]\
    );
\sig_addr_posted_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3BCC3"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1F8E1"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__0_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_next_calc_error_reg,
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I2 => m_axi_sg_wdata(0),
      I3 => \^sig_data2all_tlast_error\,
      I4 => sig_next_cmd_cmplt_reg,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_sg_wdata(0),
      I3 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I4 => \sig_dbeat_cntr_eq_0__6\,
      I5 => \sig_good_mmap_dbeat10_out__0\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      O => \sig_dbeat_cntr_eq_0__6\
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[0]_i_1__0_n_0\
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[1]_i_1__0_n_0\
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[2]_i_1__0_n_0\
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[3]_i_1__0_n_0\
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1__0_n_0\
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[5]_i_1__0_n_0\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(5),
      I2 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I3 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I4 => \sig_good_mmap_dbeat10_out__0\,
      I5 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[7]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(6),
      I3 => sig_data2mstr_cmd_ready,
      I4 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080000"
    )
        port map (
      I0 => follower_full_s2mm,
      I1 => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      I2 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I3 => \^sig_data2all_tlast_error\,
      I4 => m_axi_sg_wready,
      O => \sig_good_mmap_dbeat10_out__0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[0]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[1]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[2]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[3]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[4]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[5]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[6]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[7]_i_2__0_n_0\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_data2mstr_cmd_ready,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_next_calc_error_reg_i_3__0_n_0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_data2mstr_cmd_ready,
      O => \sig_ld_new_cmd_reg_i_1__0_n_0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_ld_new_cmd_reg_i_1__0_n_0\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \sig_next_calc_error_reg_i_3__0_n_0\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_data2mstr_cmd_ready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_clr_dqual_reg
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_4_n_0,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => sig_data2mstr_cmd_ready
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \sig_good_mmap_dbeat10_out__0\,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(5),
      O => \sig_next_calc_error_reg_i_3__0_n_0\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_empty,
      I3 => sig_wdc_status_going_full,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
\sig_push_err2wsc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => \sig_push_err2wsc_i_1__0_n_0\
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_push_err2wsc_i_1__0_n_0\,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \sig_next_calc_error_reg_i_3__0_n_0\,
      I2 => \^sig_push_to_wsc\,
      I3 => sig_inhibit_rdy_n,
      I4 => FIFO_Full_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_push_to_wsc0
    );
\sig_push_to_wsc_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sig_next_calc_error_reg_i_3__0_n_0\,
      I1 => sig_push_err2wsc,
      I2 => \^sig_tlast_err_stop\,
      O => \sig_push_to_wsc_i_2__0_n_0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_push_to_wsc_i_2__0_n_0\,
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 is
  port (
    s2mm_introut : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_introut,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 is
  port (
    \GEN_ASYNC_WRITE.ip_addr_cap_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    awvalid_to2 : in STD_LOGIC;
    ip_addr_cap : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_to2,
      I1 => \^scndry_out\,
      I2 => ip_addr_cap,
      O => \GEN_ASYNC_WRITE.ip_addr_cap_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_16 is
  port (
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_to2_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_16 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_16 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of s_axi_lite_wready_INST_0 : label is "soft_lutpair52";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.rdy_to2_reg\,
      I1 => \^scndry_out\,
      I2 => \out\,
      I3 => s_axi_lite_bvalid,
      I4 => s_axi_lite_bready,
      O => \GEN_ASYNC_WRITE.bvalid_i_reg\
    );
s_axi_lite_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.rdy_to2_reg\,
      I1 => \^scndry_out\,
      O => s_axi_lite_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_17 is
  port (
    p_0_out_0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    rdy_back : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_17 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_17 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => rdy_back,
      I1 => \^scndry_out\,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => p_0_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 is
  port (
    \GEN_ASYNC_WRITE.ip_data_cap_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    wvalid_to2 : in STD_LOGIC;
    ip_data_cap : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_to2,
      I1 => \^scndry_out\,
      I2 => ip_data_cap,
      O => \GEN_ASYNC_WRITE.ip_data_cap_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  port (
    \GEN_ASYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  signal s_halt_cmplt : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_halt_cmplt,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      I1 => s_halt_cmplt,
      I2 => soft_reset,
      I3 => soft_reset_clr,
      I4 => s_soft_reset_i,
      O => \GEN_ASYNC_RESET.s_soft_reset_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3 is
  port (
    \GEN_ASYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => s2mm_halt,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_ASYNC_RESET.halt_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  port (
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_reg\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    rdy : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\ : STD_LOGIC;
  signal awaddr_d1_cdc_tig : STD_LOGIC_VECTOR ( 6 downto 2 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\ : label is "soft_lutpair53";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr_d1_cdc_tig(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr_d1_cdc_tig(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr_d1_cdc_tig(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr_d1_cdc_tig(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr_d1_cdc_tig(6),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(3),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(3),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(3),
      I3 => awaddr_d1_cdc_tig(4),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      I1 => rdy,
      I2 => awaddr_d1_cdc_tig(6),
      I3 => awaddr_d1_cdc_tig(5),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(6),
      I1 => awaddr_d1_cdc_tig(5),
      I2 => \GEN_ASYNC_WRITE.rdy_reg\,
      I3 => awaddr_d1_cdc_tig(2),
      I4 => awaddr_d1_cdc_tig(3),
      I5 => awaddr_d1_cdc_tig(4),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  port (
    dmacr_i_reg0 : out STD_LOGIC;
    dmacr_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_vect_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  signal \dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^scndry_vect_out\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
  scndry_vect_out(27 downto 0) <= \^scndry_vect_out\(27 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => p_1_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^scndry_vect_out\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^scndry_vect_out\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^scndry_vect_out\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^scndry_vect_out\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^scndry_vect_out\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^scndry_vect_out\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^scndry_vect_out\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^scndry_vect_out\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^scndry_vect_out\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^scndry_vect_out\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^scndry_vect_out\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^scndry_vect_out\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^scndry_vect_out\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^scndry_vect_out\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^scndry_vect_out\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^scndry_vect_out\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^scndry_vect_out\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^scndry_vect_out\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^scndry_vect_out\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^scndry_vect_out\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => p_1_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^scndry_vect_out\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^scndry_vect_out\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^scndry_vect_out\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^scndry_vect_out\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^scndry_vect_out\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^scndry_vect_out\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^scndry_vect_out\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^scndry_vect_out\(5),
      R => '0'
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(9),
      I1 => p_2_out(0),
      I2 => p_17_out,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => p_1_out(0),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\,
      I2 => \dmacr_i_reg[0]\,
      I3 => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      I4 => s2mm_stop,
      I5 => dma_decerr_reg,
      O => dmacr_i_reg0
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^scndry_vect_out\(14),
      I1 => \^scndry_vect_out\(13),
      I2 => \^scndry_vect_out\(12),
      I3 => \dmacr_i[23]_i_2_n_0\,
      I4 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      O => SR(0)
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^scndry_vect_out\(15),
      I1 => \^scndry_vect_out\(16),
      I2 => \^scndry_vect_out\(17),
      I3 => \^scndry_vect_out\(18),
      I4 => \^scndry_vect_out\(19),
      I5 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\,
      O => \dmacr_i[23]_i_2_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5450"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\,
      I2 => \dmacr_i_reg[2]\,
      I3 => p_1_out(2),
      O => dmacr_i(0)
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(8),
      I1 => p_2_out(0),
      I2 => p_18_out,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    ip_arvalid_d3 : in STD_LOGIC;
    s_axi_lite_arready : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_arready,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => ip_arvalid_d3,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_12 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_13 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_14 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_15 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_16 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_17 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_18 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_19 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_20 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_21 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_22 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_23 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_24 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_25 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_26 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_27 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_28 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_29 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_30 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_31 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_12 : STD_LOGIC;
  signal s_level_out_bus_d2_13 : STD_LOGIC;
  signal s_level_out_bus_d2_14 : STD_LOGIC;
  signal s_level_out_bus_d2_15 : STD_LOGIC;
  signal s_level_out_bus_d2_16 : STD_LOGIC;
  signal s_level_out_bus_d2_17 : STD_LOGIC;
  signal s_level_out_bus_d2_18 : STD_LOGIC;
  signal s_level_out_bus_d2_19 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_20 : STD_LOGIC;
  signal s_level_out_bus_d2_21 : STD_LOGIC;
  signal s_level_out_bus_d2_22 : STD_LOGIC;
  signal s_level_out_bus_d2_23 : STD_LOGIC;
  signal s_level_out_bus_d2_24 : STD_LOGIC;
  signal s_level_out_bus_d2_25 : STD_LOGIC;
  signal s_level_out_bus_d2_26 : STD_LOGIC;
  signal s_level_out_bus_d2_27 : STD_LOGIC;
  signal s_level_out_bus_d2_28 : STD_LOGIC;
  signal s_level_out_bus_d2_29 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_30 : STD_LOGIC;
  signal s_level_out_bus_d2_31 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_12 : STD_LOGIC;
  signal s_level_out_bus_d3_13 : STD_LOGIC;
  signal s_level_out_bus_d3_14 : STD_LOGIC;
  signal s_level_out_bus_d3_15 : STD_LOGIC;
  signal s_level_out_bus_d3_16 : STD_LOGIC;
  signal s_level_out_bus_d3_17 : STD_LOGIC;
  signal s_level_out_bus_d3_18 : STD_LOGIC;
  signal s_level_out_bus_d3_19 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_20 : STD_LOGIC;
  signal s_level_out_bus_d3_21 : STD_LOGIC;
  signal s_level_out_bus_d3_22 : STD_LOGIC;
  signal s_level_out_bus_d3_23 : STD_LOGIC;
  signal s_level_out_bus_d3_24 : STD_LOGIC;
  signal s_level_out_bus_d3_25 : STD_LOGIC;
  signal s_level_out_bus_d3_26 : STD_LOGIC;
  signal s_level_out_bus_d3_27 : STD_LOGIC;
  signal s_level_out_bus_d3_28 : STD_LOGIC;
  signal s_level_out_bus_d3_29 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_30 : STD_LOGIC;
  signal s_level_out_bus_d3_31 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_12,
      Q => s_level_out_bus_d2_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_13,
      Q => s_level_out_bus_d2_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_14,
      Q => s_level_out_bus_d2_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_15,
      Q => s_level_out_bus_d2_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_16,
      Q => s_level_out_bus_d2_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_17,
      Q => s_level_out_bus_d2_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_18,
      Q => s_level_out_bus_d2_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_19,
      Q => s_level_out_bus_d2_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_20,
      Q => s_level_out_bus_d2_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_21,
      Q => s_level_out_bus_d2_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_22,
      Q => s_level_out_bus_d2_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_23,
      Q => s_level_out_bus_d2_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_24,
      Q => s_level_out_bus_d2_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_25,
      Q => s_level_out_bus_d2_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_26,
      Q => s_level_out_bus_d2_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_27,
      Q => s_level_out_bus_d2_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_28,
      Q => s_level_out_bus_d2_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_29,
      Q => s_level_out_bus_d2_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_30,
      Q => s_level_out_bus_d2_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_31,
      Q => s_level_out_bus_d2_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_12,
      Q => s_level_out_bus_d3_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_13,
      Q => s_level_out_bus_d3_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_14,
      Q => s_level_out_bus_d3_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_15,
      Q => s_level_out_bus_d3_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_16,
      Q => s_level_out_bus_d3_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_17,
      Q => s_level_out_bus_d3_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_18,
      Q => s_level_out_bus_d3_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_19,
      Q => s_level_out_bus_d3_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_20,
      Q => s_level_out_bus_d3_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_21,
      Q => s_level_out_bus_d3_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_22,
      Q => s_level_out_bus_d3_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_23,
      Q => s_level_out_bus_d3_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_24,
      Q => s_level_out_bus_d3_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_25,
      Q => s_level_out_bus_d3_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_26,
      Q => s_level_out_bus_d3_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_27,
      Q => s_level_out_bus_d3_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_28,
      Q => s_level_out_bus_d3_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_29,
      Q => s_level_out_bus_d3_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_30,
      Q => s_level_out_bus_d3_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_31,
      Q => s_level_out_bus_d3_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_12,
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_13,
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_14,
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_15,
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_16,
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_17,
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_18,
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_19,
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_20,
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_21,
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_22,
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_23,
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_24,
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_25,
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_26,
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_27,
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_28,
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_29,
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_30,
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_31,
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(12),
      Q => s_level_out_bus_d1_cdc_to_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(13),
      Q => s_level_out_bus_d1_cdc_to_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(14),
      Q => s_level_out_bus_d1_cdc_to_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(15),
      Q => s_level_out_bus_d1_cdc_to_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(16),
      Q => s_level_out_bus_d1_cdc_to_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(17),
      Q => s_level_out_bus_d1_cdc_to_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(18),
      Q => s_level_out_bus_d1_cdc_to_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(19),
      Q => s_level_out_bus_d1_cdc_to_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(20),
      Q => s_level_out_bus_d1_cdc_to_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(21),
      Q => s_level_out_bus_d1_cdc_to_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(22),
      Q => s_level_out_bus_d1_cdc_to_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(23),
      Q => s_level_out_bus_d1_cdc_to_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(24),
      Q => s_level_out_bus_d1_cdc_to_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(25),
      Q => s_level_out_bus_d1_cdc_to_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(26),
      Q => s_level_out_bus_d1_cdc_to_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(27),
      Q => s_level_out_bus_d1_cdc_to_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(28),
      Q => s_level_out_bus_d1_cdc_to_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(29),
      Q => s_level_out_bus_d1_cdc_to_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(30),
      Q => s_level_out_bus_d1_cdc_to_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(31),
      Q => s_level_out_bus_d1_cdc_to_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_eop_reg_i_4_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000066860000"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^fifo_full_reg\,
      I3 => \^fifo_full_reg_0\,
      I4 => \^q\(1),
      I5 => sig_rd_empty,
      O => fifo_full_p1
    );
\GEN_INDET_BTT.lsig_eop_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBFF"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_eop_reg_i_4_n_0\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => \sig_addr_posted_cntr_reg[2]\(1),
      I4 => \sig_addr_posted_cntr_reg[2]\(2),
      I5 => \sig_addr_posted_cntr_reg[2]\(0),
      O => sig_m_valid_dup_reg
    );
\GEN_INDET_BTT.lsig_eop_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000020"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_posted_to_axi_reg,
      I2 => \sig_addr_posted_cntr_reg[2]\(0),
      I3 => \sig_addr_posted_cntr_reg[2]\(2),
      I4 => \sig_addr_posted_cntr_reg[2]\(1),
      I5 => sig_halt_reg_reg,
      O => \GEN_INDET_BTT.lsig_eop_reg_i_4_n_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBB54444444"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_last_dbeat_reg_0,
      I4 => sig_s_ready_out_reg,
      I5 => \INFERRED_GEN.cnt_i[0]_i_3_n_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg_1,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => p_11_out,
      O => \INFERRED_GEN.cnt_i[0]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fifo_full_reg_0\,
      I2 => \^fifo_full_reg\,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066A0AAA0AAA3AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => \^fifo_full_reg_0\,
      I3 => \^fifo_full_reg\,
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_4_n_0\,
      I1 => sig_rd_empty,
      I2 => sig_wdc_status_going_full,
      I3 => sig_next_calc_error_reg,
      I4 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      I5 => sig_stat2wsc_status_ready,
      O => \^fifo_full_reg_0\
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => sig_dqual_reg_empty,
      I1 => sig_next_sequential_reg,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_s_ready_out_reg_0,
      I4 => sig_m_valid_out_reg,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]\(2),
      I1 => \sig_addr_posted_cntr_reg[2]\(0),
      I2 => \sig_addr_posted_cntr_reg[2]\(1),
      O => \INFERRED_GEN.cnt_i[2]_i_4_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF544444444444"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_last_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[7]\,
      I5 => sig_s_ready_out_reg,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8A8A8A8A8A8A"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]_0\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_dqual_reg_empty,
      I3 => sig_next_sequential_reg,
      I4 => sig_last_dbeat_reg_0,
      I5 => sig_s_ready_out_reg,
      O => D(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FF8AFFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => \sig_dbeat_cntr_reg[7]\,
      I2 => sig_next_sequential_reg_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^fifo_full_reg_0\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_last_dbeat_reg
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA08"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_s_ready_out_reg,
      I2 => sig_next_sequential_reg_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^fifo_full_reg_0\,
      I5 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_reg
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA08FFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => sig_next_sequential_reg_reg,
      I2 => sig_dqual_reg_empty,
      I3 => \^fifo_full_reg_0\,
      I4 => \sig_dbeat_cntr_reg[7]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_calc_error_reg_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => sig_last_dbeat_reg_0,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^fifo_full_reg_0\,
      O => sig_push_dqual_reg
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA08"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_s_ready_out_reg,
      I2 => sig_next_sequential_reg_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^fifo_full_reg_0\,
      I5 => \sig_xfer_len_reg_reg[0]\,
      O => sig_single_dbeat2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19 is
  signal \INFERRED_GEN.cnt_i[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_rd_fifo__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair37";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200212210110000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => \^q\(2),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I3 => sig_coelsc_reg_empty,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \sig_rd_fifo__0\,
      I1 => \^q\(0),
      I2 => m_axi_sg_bvalid,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AA69A9A9A9A9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \sig_rd_fifo__0\,
      I3 => m_axi_sg_bvalid,
      I4 => FIFO_Full_reg,
      I5 => sig_inhibit_rdy_n,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => sig_coelsc_reg_empty,
      O => \sig_rd_fifo__0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00DF0F0F2F0F0"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I5 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[2]_i_1__6_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg,
      I2 => m_axi_sg_bvalid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[2]_i_1__6_n_0\,
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair35";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14010040"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => sig_tlast_err_stop,
      I4 => sig_push_to_wsc,
      I5 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE017F80"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd2addr_valid_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__1\ : label is "soft_lutpair229";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty_reg,
      I3 => sig_halt_reg_reg,
      I4 => sig_cmd2addr_valid_reg,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => p_22_out,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_22_out,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg,
      I4 => \^sig_push_addr_reg1_out\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_cmd2addr_valid_reg,
      I2 => sig_halt_reg_reg,
      I3 => sig_addr_reg_empty_reg,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
\sig_posted_to_axi_2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_halt_reg_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_6 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns120_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_6 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cmdcntl_sm_state_ns1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair225";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cmdcntl_sm_state_ns1 <= \^sig_cmdcntl_sm_state_ns1\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09020000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0B0FF00FF30F"
    )
        port map (
      I0 => \^sig_cmdcntl_sm_state_ns1\,
      I1 => sig_cmdcntl_sm_state_ns119_out,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => sig_cmdcntl_sm_state_ns120_out,
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      O => \^sig_cmdcntl_sm_state_ns1\
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000FF5000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_need_cmd_flush,
      I2 => \out\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      O => D(1)
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => p_9_out,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010008600000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_wr_fifo\,
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => m_axi_s2mm_bvalid,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFBB0000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7078F0F0F0F0F1F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^sig_wr_fifo\,
      I5 => \^q\(0),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_4\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_4\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001012000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      I3 => \^q\(0),
      I4 => FIFO_Full_reg,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => sig_data2wsc_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7708FF00FF00FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : out STD_LOGIC;
    lsig_set_eop : out STD_LOGIC;
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_s_ready_dup_i_2__0\ : label is "soft_lutpair206";
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
  sig_dre_tvalid_i_reg <= \^sig_dre_tvalid_i_reg\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004014"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => FIFO_Full_i_3_n_0,
      I2 => \^q\(3),
      I3 => \^inferred_gen.cnt_i_reg[1]_0\,
      I4 => \^q\(4),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DDFFFFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0F0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => FIFO_Full_i_3_n_0
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0)
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F220000000000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => sig_m_valid_out_reg_0,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => lsig_cmd_fetch_pause,
      I4 => sig_need_cmd_flush,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF222200000000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => sig_m_valid_out_reg_0,
      I2 => sig_tlast_out_reg_0,
      I3 => sig_dre_tvalid_i_reg_0(0),
      I4 => lsig_eop_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(0),
      I2 => \out\(0),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(1),
      I2 => \out\(1),
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(2),
      I2 => \out\(2),
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(3),
      I2 => \out\(3),
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(4),
      I2 => \out\(4),
      O => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(5),
      I2 => \out\(5),
      O => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(6),
      I2 => \out\(6),
      O => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => \sig_strb_reg_out_reg[7]\(7),
      I2 => \out\(7),
      O => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => D(0),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \sig_pass_mux_bus[7]_2\(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => slice_insert_valid,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A99999AA6AAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_inhibit_rdy_n_reg,
      I3 => FIFO_Full_reg,
      I4 => slice_insert_valid,
      I5 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFEF08000010"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222E12222222"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5155F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => slice_insert_valid,
      I4 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
\sig_data_reg_out[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_m_valid_out_reg,
      I2 => sig_eop_halt_xfer_reg,
      I3 => sig_dre_halted_reg,
      I4 => sig_flush_db1_reg,
      I5 => sig_flush_db2_reg,
      O => \^inferred_gen.cnt_i_reg[1]_0\
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => sig_dre_tvalid_i_reg_0(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_tlast_out_reg
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454555454"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => sig_flush_db2_reg,
      I2 => sig_flush_db1_reg,
      I3 => \^q\(4),
      I4 => sig_m_valid_out_reg,
      I5 => sig_eop_halt_xfer_reg,
      O => \^sig_dre_tvalid_i_reg\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => sig_m_valid_out_reg_0,
      O => lsig_set_eop
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\,
      I1 => sig_m_valid_out_reg,
      I2 => \out\(8),
      I3 => sig_m_valid_out_reg_0,
      O => sig_s_ready_dup_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wr_fifo : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair38";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  \out\(0) <= \^out\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => \^out\(0),
      I2 => sig_data2wsc_calc_err_reg(0),
      I3 => D(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_wresp_sfifo_out(0),
      I2 => sig_data2wsc_calc_err_reg(0),
      I3 => D(1),
      O => p_2_out
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_sg_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\ : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1__0\ : label is "soft_lutpair36";
begin
  \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0) <= \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(1 downto 0);
  \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ <= \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => Q(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(1),
      I4 => sig_dcntl_sfifo_out(1),
      O => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(1),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => D(2),
      I1 => \out\(0),
      I2 => D(0),
      I3 => D(1),
      I4 => sig_dcntl_sfifo_out(1),
      I5 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => sig_dcntl_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg\(0)
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => sig_tlast_err_stop,
      I3 => sig_push_to_wsc,
      O => \^sig_wr_fifo\
    );
\sig_wdc_statcnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B55AF00F"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\,
      I1 => \sig_wdc_statcnt_reg[2]_0\(2),
      I2 => \sig_wdc_statcnt_reg[2]_0\(1),
      I3 => \sig_wdc_statcnt_reg[2]_0\(0),
      I4 => \^sig_wr_fifo\,
      O => \sig_wdc_statcnt_reg[2]\(0)
    );
\sig_wdc_statcnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555AAA8"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\,
      I1 => \sig_wdc_statcnt_reg[2]_0\(2),
      I2 => \sig_wdc_statcnt_reg[2]_0\(1),
      I3 => \sig_wdc_statcnt_reg[2]_0\(0),
      I4 => \^sig_wr_fifo\,
      O => E(0)
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFC0203"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\,
      I1 => \sig_wdc_statcnt_reg[2]_0\(1),
      I2 => \sig_wdc_statcnt_reg[2]_0\(0),
      I3 => \^sig_wr_fifo\,
      I4 => \sig_wdc_statcnt_reg[2]_0\(2),
      O => \sig_wdc_statcnt_reg[2]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair253";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2\ : label is "soft_lutpair252";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\;
  \out\(16 downto 0) <= \^out\(16 downto 0);
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      I1 => \^out\(0),
      I2 => sig_coelsc_reg_empty,
      I3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      O => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\,
      I1 => FIFO_Full_reg_0,
      I2 => sig_data2wsc_valid,
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      O => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^out\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => sig_data2wsc_valid,
      I2 => sig_inhibit_rdy_n,
      O => \^gen_enable_indet_btt.sig_coelsc_eop_reg\
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99669926CC33CC33"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7CE0831"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I1 => Q(0),
      I2 => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554AAAAAA2A"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFB2004FFFA0005"
    )
        port map (
      I0 => Q(1),
      I1 => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_cmdcntl_sm_state_ns120_out : out STD_LOGIC;
    lsig_push_strt_offset_reg : out STD_LOGIC;
    \sig_next_strt_offset_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ : out STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_next_strt_offset_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC;
    sig_cmdcntl_sm_state_ns1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 28 downto 7 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\ : label is "soft_lutpair226";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair227";
begin
  \out\(14 downto 0) <= \^out\(14 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(14),
      I1 => Q(2),
      O => sig_cmdcntl_sm_state_ns120_out
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045504"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I2 => sig_cmd_fifo_data_out(26),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03FB03AB"
    )
        port map (
      I0 => \^out\(14),
      I1 => sig_cmdcntl_sm_state_ns119_out,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I3 => Q(2),
      I4 => sig_need_cmd_flush,
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABA"
    )
        port map (
      I0 => lsig_cmd_fetch_pause,
      I1 => sig_need_cmd_flush,
      I2 => sig_sm_ld_dre_cmd_reg,
      I3 => sig_cmd_fifo_data_out(26),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\
    );
\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => sig_cmd_fifo_data_out(28),
      O => lsig_push_strt_offset_reg
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => sig_cmd_fifo_data_out(28)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_9_out,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => sig_cmd_fifo_data_out(26)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(9)
    );
g0_b0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_next_strt_offset_reg[2]_0\(0),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0)
    );
g0_b0_rep: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_next_strt_offset_reg[2]_0\(0),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\
    );
\g0_b0_rep__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_next_strt_offset_reg[2]_0\(0),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\
    );
g0_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"39C6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => \sig_next_strt_offset_reg[2]_0\(0),
      I3 => \sig_next_strt_offset_reg[2]_0\(1),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(1)
    );
g0_b1_rep: unisim.vcomponents.LUT4
    generic map(
      INIT => X"39C6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => \sig_next_strt_offset_reg[2]_0\(0),
      I3 => \sig_next_strt_offset_reg[2]_0\(1),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\
    );
\g0_b1_rep__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"39C6"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => \sig_next_strt_offset_reg[2]_0\(0),
      I3 => \sig_next_strt_offset_reg[2]_0\(1),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F87C3E1F0783C1E"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(9),
      I3 => \sig_next_strt_offset_reg[2]_0\(0),
      I4 => \sig_next_strt_offset_reg[2]_0\(1),
      I5 => \sig_next_strt_offset_reg[2]_0\(2),
      O => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2)
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_next_strt_offset_reg[2]_0\(0),
      I2 => \^out\(1),
      I3 => \sig_next_strt_offset_reg[2]_0\(1),
      O => \sig_next_strt_offset_reg[2]\(0)
    );
\sig_next_strt_offset[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_next_strt_offset_reg[2]_0\(0),
      I2 => \^out\(1),
      I3 => \sig_next_strt_offset_reg[2]_0\(1),
      I4 => \^out\(2),
      I5 => \sig_next_strt_offset_reg[2]_0\(2),
      O => \sig_next_strt_offset_reg[2]\(1)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I2 => \^out\(14),
      I3 => sig_cmdcntl_sm_state_ns119_out,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_need_cmd_flush,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004000400"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I2 => \^out\(14),
      I3 => sig_cmdcntl_sm_state_ns119_out,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_cmdcntl_sm_state_ns1,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  port (
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \storage_data_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  signal \^gen_input_reg[5].sig_input_data_reg_reg[5][9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sig_scatter2dre_tstrb : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
  \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0) <= \^gen_input_reg[5].sig_input_data_reg_reg[5][9]\(0);
  \out\(12 downto 0) <= \^out\(12 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \sig_strb_reg_out_reg[7]\(0),
      I1 => \^out\(4),
      I2 => \^gen_input_reg[5].sig_input_data_reg_reg[5][9]\(0),
      I3 => sig_scatter2dre_tstrb(6),
      I4 => \^out\(5),
      I5 => \sig_strb_reg_out_reg[7]\(1),
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(6),
      I1 => \sig_strb_reg_out_reg[7]\(2),
      O => sig_scatter2dre_tstrb(6)
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(7),
      I1 => \sig_strb_reg_out_reg[7]\(3),
      O => \^gen_input_reg[5].sig_input_data_reg_reg[5][9]\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[13]\(4),
      Q => \^out\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    p_22_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_22_out,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \out\(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg_0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_next_strt_strb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \^sig_first_dbeat_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[10]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[13]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[9]_i_1\ : label is "soft_lutpair245";
begin
  \out\(6 downto 0) <= \^out\(6 downto 0);
  sig_first_dbeat_reg_0 <= \^sig_first_dbeat_reg_0\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(13),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(12),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(11),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(10),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(9),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(8),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(7),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_11_out,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      O => \^sig_wr_fifo\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA08FFFFAAFB"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_s_ready_out_reg_0,
      I2 => sig_next_sequential_reg_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \INFERRED_GEN.cnt_i_reg[2]\,
      I5 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0808FB"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB0808FB"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0808FBFB08FB08"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \sig_dbeat_cntr_reg[1]_0\,
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0808FB"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(4),
      I4 => \sig_dbeat_cntr_reg[2]\,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(5),
      I4 => \sig_dbeat_cntr_reg[4]\,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0808FBFB08FB08"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => sig_dqual_reg_empty_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \sig_dbeat_cntr_reg[4]\,
      O => D(6)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C500C000000000"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => \^sig_first_dbeat_reg_0\,
      I2 => sig_dqual_reg_empty_reg,
      I3 => \INFERRED_GEN.cnt_i_reg[2]\,
      I4 => sig_first_dbeat_reg_1,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0005500C000"
    )
        port map (
      I0 => \^sig_first_dbeat_reg_0\,
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => sig_s_ready_out_reg_0,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dqual_reg_empty_reg,
      I5 => \INFERRED_GEN.cnt_i_reg[2]\,
      O => sig_last_dbeat3_out
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_cmd_fifo_data_out(11),
      I2 => sig_cmd_fifo_data_out(13),
      I3 => sig_last_dbeat_i_5_n_0,
      O => \^sig_first_dbeat_reg_0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_cmd_fifo_data_out(14),
      I2 => sig_cmd_fifo_data_out(12),
      I3 => sig_cmd_fifo_data_out(9),
      O => sig_last_dbeat_i_5_n_0
    );
\sig_next_strt_strb_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7F"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(3),
      I3 => \^out\(2),
      O => \sig_next_strt_strb_reg_reg[14]\(3)
    );
\sig_next_strt_strb_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      O => \sig_next_strt_strb_reg_reg[14]\(4)
    );
\sig_next_strt_strb_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(1),
      I2 => \^out\(2),
      O => \sig_next_strt_strb_reg_reg[14]\(5)
    );
\sig_next_strt_strb_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^out\(3),
      O => \sig_next_strt_strb_reg_reg[14]\(6)
    );
\sig_next_strt_strb_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sig_next_strt_strb_reg_reg[14]\(0)
    );
\sig_next_strt_strb_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^out\(3),
      O => \sig_next_strt_strb_reg_reg[14]\(1)
    );
\sig_next_strt_strb_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(3),
      O => \sig_next_strt_strb_reg_reg[14]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair109";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => \count_value_i_reg[3]_0\(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I4 => ram_rd_en_pf,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[3]_0\(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \count_value_i_reg[3]_0\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AA5AA95"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => ram_empty_i,
      I4 => rd_en,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C307"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => ram_empty_i,
      I3 => rd_en,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA5A9A56AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => ram_empty_i,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AA9A5A5"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C133"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA5955AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[1]_1\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_1\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[1]_0\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_rd_en_pf : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    going_full1 : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \^going_full1\ : STD_LOGIC;
  signal \^ram_rd_en_pf\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[0]_i_1\ : label is "soft_lutpair100";
begin
  \count_value_i_reg[4]_0\(4 downto 0) <= \^count_value_i_reg[4]_0\(4 downto 0);
  \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ <= \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\;
  going_full1 <= \^going_full1\;
  ram_rd_en_pf <= \^ram_rd_en_pf\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => rd_en,
      I3 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFBF00"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \^count_value_i_reg[4]_0\(0),
      I4 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \^count_value_i_reg[4]_0\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => \^count_value_i_reg[4]_0\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => \^count_value_i_reg[4]_0\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^count_value_i_reg[4]_0\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^count_value_i_reg[4]_0\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^count_value_i_reg[4]_0\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(0),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => Q(3),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\,
      O => \^going_full1\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => Q(1),
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => Q(2),
      O => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0FABAF"
    )
        port map (
      I0 => \^ram_rd_en_pf\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \^going_full1\,
      I4 => \count_value_i_reg[2]_1\,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \count_value_i_reg[2]_0\(1),
      I2 => \gen_fwft.empty_fwft_i_reg\,
      I3 => \^count_value_i_reg[4]_0\(2),
      I4 => \count_value_i_reg[2]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^ram_rd_en_pf\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \^count_value_i_reg[4]_0\(0),
      I4 => Q(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2_n_0\,
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \^count_value_i_reg[4]_0\(2),
      I4 => Q(2),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575500000100"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \^ram_rd_en_pf\,
      I5 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => Q(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => Q(3),
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7557511510010"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => ram_wr_en_pf,
      I3 => \^ram_rd_en_pf\,
      I4 => Q(0),
      I5 => Q(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => ram_empty_i,
      O => \^ram_rd_en_pf\
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[2]_0\(0),
      O => \gwdc.wr_data_count_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i0 : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    read_only : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    going_full1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg_0\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_2\ : label is "soft_lutpair102";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\ <= \^gen_pntr_flags_cc.ram_empty_i_reg\;
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0FCF0"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_full1,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => wr_en,
      I4 => ram_rd_en_pf,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBEFFBE"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \count_value_i_reg[4]_0\(2),
      I3 => \count_value_i_reg[4]_0\(1),
      I4 => \^q\(1),
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2FFFFFFFF2FF2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[4]_0\(1),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[4]_0\(0),
      I4 => \^q\(3),
      I5 => \count_value_i_reg[4]_0\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FCCC"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => ram_empty_i,
      I2 => ram_rd_en_pf,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\,
      I4 => ram_wr_en_pf,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \count_value_i_reg[3]_0\(3),
      I1 => \^q\(3),
      I2 => \count_value_i_reg[3]_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[3]_0\(0),
      I2 => \^q\(1),
      I3 => \count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656555659A9AAA9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => ram_rd_en_pf,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I5 => \count_value_i_reg[4]_0\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => read_only,
      I3 => \count_value_i_reg[4]_0\(1),
      I4 => \^q\(1),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2B2B2244D4D4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[4]_0\(2),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \^q\(1),
      I4 => \gen_fwft.empty_fwft_i_reg_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\,
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[4]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \count_value_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i_reg[4]\(0)
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \count_value_i_reg[4]_0\(2),
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => \^q\(1),
      I5 => \count_value_i_reg[4]_0\(1),
      O => \grdc.rd_data_count_i_reg[4]\(1)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC32882BEEB3CC3"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \count_value_i_reg[4]_0\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \count_value_i_reg[4]_0\(3),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[4]_0\(2),
      O => \grdc.rd_data_count_i_reg[4]\(2)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i[4]_i_3_n_0\,
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \count_value_i_reg[4]_0\(4),
      I4 => \^q\(3),
      I5 => \count_value_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i_reg[4]\(3)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[4]_0\(2),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB828282EBEBEB82"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \count_value_i_reg[4]_0\(2),
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => \^q\(1),
      I5 => \count_value_i_reg[4]_0\(1),
      O => \gwdc.wr_data_count_i[4]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair101";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFBF00"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_8\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    almost_full : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC00CC000000A8"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\,
      I1 => almost_full,
      I2 => \count_value_i_reg[3]_0\,
      I3 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I4 => rst_d1,
      I5 => rst,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFFFF"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \^q\(3),
      I2 => \count_value_i_reg[3]_1\(2),
      I3 => \count_value_i_reg[1]_0\,
      I4 => ram_rd_en_pf,
      I5 => ram_wr_en_pf,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[3]_1\(0),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4520BA20BADF45"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_rd_en_pf,
      I2 => ram_wr_en_pf,
      I3 => \count_value_i_reg[3]_1\(0),
      I4 => \count_value_i_reg[3]_1\(1),
      I5 => \^q\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__3\ : label is "soft_lutpair78";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__1_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    ram_full_i0 : out STD_LOGIC;
    ram_empty_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[0]_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_i_1\ : label is "soft_lutpair65";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \count_value_i_reg[0]_0\ <= \^count_value_i_reg[0]_0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F000000088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\,
      I2 => almost_full,
      I3 => rst_d1,
      I4 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I5 => rst,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => almost_full,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I5 => \^count_value_i_reg[0]_0\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      I4 => \^count_value_i_reg[0]_0\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_1\(3),
      I2 => \count_value_i_reg[8]_1\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[8]_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_1\(6),
      I2 => \count_value_i_reg[8]_1\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[8]_1\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]_1\(0),
      I2 => \count_value_i_reg[8]_1\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[8]_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => leaving_empty0,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I2 => wr_en,
      I3 => going_full1,
      I4 => \^count_value_i_reg[0]_0\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      O => leaving_empty0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[9]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[9]_0\(6),
      I2 => \count_value_i_reg[9]_0\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[9]_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[9]_0\(3),
      I2 => \count_value_i_reg[9]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[9]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]_0\(0),
      I2 => \count_value_i_reg[8]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[8]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_0\(6),
      I2 => \count_value_i_reg[8]_0\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[8]_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      I2 => \count_value_i_reg[8]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[8]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF00BF"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => going_full1,
      I2 => wr_en,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => leaving_empty0,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444F4F"
    )
        port map (
      I0 => leaving_empty0,
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => wr_en,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[9]_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(6)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[9]_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(5)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[9]_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[9]_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[9]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[9]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[9]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i_reg[9]_0\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^count_value_i_reg[0]_0\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[9]_0\(5),
      I2 => \^q\(6),
      I3 => \count_value_i_reg[9]_0\(6),
      O => \grdc.rd_data_count_i_reg[7]\(3)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[9]_0\(4),
      I2 => \^q\(5),
      I3 => \count_value_i_reg[9]_0\(5),
      O => \grdc.rd_data_count_i_reg[7]\(2)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[9]_0\(3),
      I2 => \^q\(4),
      I3 => \count_value_i_reg[9]_0\(4),
      O => \grdc.rd_data_count_i_reg[7]\(1)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[9]_0\(2),
      I2 => \^q\(3),
      I3 => \count_value_i_reg[9]_0\(3),
      O => \grdc.rd_data_count_i_reg[7]\(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[9]_0\(6),
      I2 => \^q\(7),
      I3 => \count_value_i_reg[9]_0\(7),
      O => \grdc.rd_data_count_i_reg[7]\(4)
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i_reg[9]_0\(8),
      I2 => \count_value_i_reg_n_0_[9]\,
      I3 => \count_value_i_reg[9]_0\(9),
      O => S(1)
    );
\gwdc.wr_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[9]_0\(7),
      I2 => \^q\(8),
      I3 => \count_value_i_reg[9]_0\(8),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_11\ is
  port (
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rst_cc.fifo_wr_rst_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair72";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => ram_empty_i,
      I1 => \gen_fwft.curr_fwft_state_reg[0]\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => \gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]_0\(0),
      I2 => \count_value_i_reg[8]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[8]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_0\(6),
      I2 => \count_value_i_reg[8]_0\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[8]_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      I2 => \count_value_i_reg[8]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[8]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \gen_rst_cc.fifo_wr_rst_i_reg_0\(0),
      O(7 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\(7 downto 0),
      S(7 downto 0) => \count_value_i_reg[7]_0\(7 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_DI_UNCONNECTED\(7 downto 1),
      DI(0) => '0',
      O(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\(8),
      S(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_S_UNCONNECTED\(7 downto 1),
      S(0) => \count_value_i_reg[8]_2\(0)
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[7]_1\(0),
      I3 => \count_value_i_reg[7]_1\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[7]_1\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[7]_1\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[7]_1\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[7]_1\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[7]_1\(1),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[7]_1\(6),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_7\,
      DI(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_DI_UNCONNECTED\(7 downto 2),
      DI(1) => '0',
      DI(0) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      O(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_S_UNCONNECTED\(7 downto 2),
      S(1 downto 0) => \count_value_i_reg[8]_1\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair70";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.curr_fwft_state_reg[0]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair75";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__0_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_rst_cc.fifo_wr_rst_i_reg\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \gen_rst_cc.fifo_wr_rst_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[8]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count_value_i_reg[8]_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[8]_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[8]_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i_reg[8]_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[8]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[8]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[8]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i_reg[8]_0\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.ram_empty_i_reg\,
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      S(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      S(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      S(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_DI_UNCONNECTED\(7 downto 1),
      DI(0) => '0',
      O(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_S_UNCONNECTED\(7 downto 1),
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_i_reg\,
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_i_reg\,
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \count_value_i_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    read_only : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    \gwack.wr_ack_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full_i214_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst_d1 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal clr_full : STD_LOGIC;
  signal \^count_value_i_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_rst_cc.fifo_wr_rst_i_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair112";
begin
  \count_value_i_reg[1]\ <= \^count_value_i_reg[1]\;
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => ram_empty_i,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      I3 => \^count_value_i_reg[1]\,
      O => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF0000BBFB"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg\,
      I1 => ram_rd_en_pf,
      I2 => \^ram_wr_en_pf\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \count_value_i_reg[0]\(0),
      I5 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEEEEE"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => prog_empty,
      I2 => write_only_q,
      I3 => read_only_q,
      I4 => prog_empty_i1,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg\,
      I1 => ram_rd_en_pf,
      I2 => wr_en,
      I3 => \^count_value_i_reg[1]\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055151000"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => ram_rd_en_pf_q,
      I2 => prog_full_i214_in,
      I3 => ram_wr_en_pf_q,
      I4 => prog_full,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst,
      I1 => \^count_value_i_reg[1]\,
      I2 => rst_d1,
      O => clr_full
    );
\gen_rst_cc.fifo_wr_rst_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_i,
      Q => \^count_value_i_reg[1]\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wr_en,
      I1 => \^count_value_i_reg[1]\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => wr_en,
      O => overflow_i0
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => \gen_fwft.curr_fwft_state_reg[1]\(0),
      I2 => \gen_fwft.curr_fwft_state_reg[1]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => rst,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      I3 => wr_en,
      O => \gwack.wr_ack_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_13 is
  port (
    \count_value_i_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwack.wr_ack_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    \count_value_i_reg[0]\ : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_fwft.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_13 is
  signal \^count_value_i_reg[0]\ : STD_LOGIC;
  signal \^count_value_i_reg[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair81";
begin
  \count_value_i_reg[0]\ <= \^count_value_i_reg[0]\;
  \count_value_i_reg[1]\ <= \^count_value_i_reg[1]\;
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => Q(0),
      I2 => ram_empty_i,
      I3 => Q(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF0000FB00"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \gen_fwft.empty_fwft_i_reg\,
      I5 => \count_value_i_reg[0]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \gen_fwft.curr_fwft_state_reg[0]\,
      I4 => \gen_fwft.empty_fwft_i_reg\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^count_value_i_reg[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
        port map (
      I0 => \^count_value_i_reg[0]\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => Q(1),
      I4 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA2A"
    )
        port map (
      I0 => prog_full,
      I1 => ram_rd_en_pf_q,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => ram_wr_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I5 => \^count_value_i_reg[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_i,
      Q => \^count_value_i_reg[1]\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => wr_en,
      I2 => \^count_value_i_reg[1]\,
      O => \^count_value_i_reg[0]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      O => overflow_i0
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^count_value_i_reg[1]\,
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.empty_fwft_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^count_value_i_reg[1]\,
      I3 => rst,
      O => \gwack.wr_ack_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1) => '0',
      DIG(0) => dina(12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOG_UNCONNECTED\(1),
      DOG(0) => \gen_rd_b.doutb_reg0\(12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 74752;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 74752;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74752;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 145;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 74752;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 145;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dina(63 downto 32),
      DINPADINP(3 downto 0) => dina(67 downto 64),
      DINPBDINP(3 downto 0) => dina(71 downto 68),
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(63 downto 32),
      DOUTPADOUTP(3 downto 0) => doutb(67 downto 64),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => dina(135 downto 104),
      DINPADINP(3 downto 0) => dina(139 downto 136),
      DINPBDINP(3 downto 0) => dina(143 downto 140),
      DOUTADOUT(31 downto 0) => doutb(103 downto 72),
      DOUTBDOUT(31 downto 0) => doutb(135 downto 104),
      DOUTPADOUTP(3 downto 0) => doutb(139 downto 136),
      DOUTPBDOUTP(3 downto 0) => doutb(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => addrb(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 2) => B"11111111111111",
      DINADIN(1 downto 0) => dina(145 downto 144),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTADOUT_UNCONNECTED\(15 downto 2),
      DOUTADOUT(1 downto 0) => doutb(145 downto 144),
      DOUTBDOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_init_reg_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_new_reg[31]\ : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      D(17 downto 0) => D(17 downto 0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0) => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg_reg => sig_init_reg_reg_0,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      E(0) => E(0),
      \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0) => \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0),
      Q(46 downto 0) => Q(46 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done => sig_init_done,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    dmacr_i_reg0 : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ : out STD_LOGIC;
    dmacr_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdy_to2 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_reg : in STD_LOGIC;
    \dmacr_i_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sg_interr_reg : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \dmacr_i_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if is
  signal \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d10_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d11_reg_gate_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d11_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d1_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d2_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d3_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d4_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d5_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d6_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d7_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d8_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d9_reg_r_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\ : STD_LOGIC;
  signal \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\ : STD_LOGIC;
  signal \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.read_in_progress_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG2_WREADY_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal araddr_d3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arready_d12 : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal \arvalid_re__0\ : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_cdc_from : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal awvalid_to : STD_LOGIC;
  signal awvalid_to2 : STD_LOGIC;
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip_addr_cap : STD_LOGIC;
  signal ip_arvalid_d2 : STD_LOGIC;
  signal ip_arvalid_d3 : STD_LOGIC;
  signal ip_data_cap : STD_LOGIC;
  signal lite_rdata_cdc_from : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lite_rdata_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdy : STD_LOGIC;
  signal rdy_back : STD_LOGIC;
  signal rdy_back_to : STD_LOGIC;
  signal rdy_cdc_from : STD_LOGIC;
  signal rdy_to2_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rdy_to2_cdc_from : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rdy_to2_cdc_from : signal is "no";
  signal read_in_progress : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_cdc_from : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  signal wvalid_to : STD_LOGIC;
  signal wvalid_to2 : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r\ : label is "U0/\I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.rdy_i_1\ : label is "soft_lutpair59";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "no";
begin
  \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ <= \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\;
  \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ <= \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  p_2_out(3 downto 0) <= \^p_2_out\(3 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\
     port map (
      E(0) => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      ip_arvalid_d3 => ip_arvalid_d3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_arready => \^s_axi_lite_arready\,
      scndry_out => ip_arvalid_d2
    );
\GEN_ASYNC_READ.REG_DATA2LITE_CLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\
     port map (
      Q(31 downto 0) => lite_rdata_cdc_from(31 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_vect_out(31 downto 0) => lite_rdata_d2(31 downto 0)
    );
\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      scndry_vect_out(9 downto 0) => araddr_d3(9 downto 0)
    );
\GEN_ASYNC_READ.arready_d10_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d9_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d10_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => \^s_axi_lite_arready\,
      Q => \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0\
    );
\GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d10_reg_srl10___I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d10_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0\,
      R => '0'
    );
\GEN_ASYNC_READ.arready_d11_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_ASYNC_READ.arready_d11_reg_I_AXI_DMA_REG_MODULE_GEN_AXI_LITE_IF.AXI_LITE_IF_I_GEN_ASYNC_READ.arready_d11_reg_r_n_0\,
      I1 => \GEN_ASYNC_READ.arready_d11_reg_r_n_0\,
      O => \GEN_ASYNC_READ.arready_d11_reg_gate_n_0\
    );
\GEN_ASYNC_READ.arready_d11_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d10_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d11_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d12_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d11_reg_gate_n_0\,
      Q => arready_d12,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d1_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => \GEN_ASYNC_READ.arready_d1_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d1_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d2_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d2_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d3_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d4_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d3_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d4_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d4_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d5_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d6_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d5_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d6_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d7_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d6_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d7_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d8_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d7_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d8_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d9_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d8_reg_r_n_0\,
      Q => \GEN_ASYNC_READ.arready_d9_reg_r_n_0\,
      R => p_0_in
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(0),
      Q => p_0_out(0),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(1),
      Q => p_0_out(1),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(2),
      Q => \^q\(0),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(3),
      Q => \^q\(1),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(4),
      Q => p_0_out(4),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(5),
      Q => \^q\(2),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(6),
      Q => p_0_out(6),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(7),
      Q => p_0_out(7),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(8),
      Q => p_0_out(8),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      D => araddr_d3(9),
      Q => p_0_out(9),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.ip_arvalid_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ip_arvalid_d2,
      Q => ip_arvalid_d3,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\,
      I2 => \dmacr_i_reg[0]\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0\,
      I4 => halted_reg,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\,
      O => ip2axi_rddata(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\,
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\,
      I3 => sg_decerr_reg,
      I4 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(4),
      I5 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      O => ip2axi_rddata(10)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(5),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0\,
      I4 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(11)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(6),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(6),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0\,
      I4 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(15)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(7),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(16)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(0),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(7),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(8),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(17)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(1),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(8),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(9),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(18)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(2),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(9),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(10),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(19)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(3),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(10),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      I4 => idle_reg,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\,
      O => ip2axi_rddata(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(11),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(20)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(4),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(11),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(12),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(21)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(5),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(12),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(13),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(22)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(6),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(13),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(14),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(23)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(7),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(14),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(15),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(24)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(8),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(15),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(16),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(25)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(9),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(16),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(17),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(26)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(10),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(17),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(18),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(27)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(11),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(18),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(19),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(28)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(12),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(19),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(20),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(29)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(13),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(20),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \dmacr_i_reg[2]\,
      O => ip2axi_rddata(2)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(21),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(30)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(14),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(21),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(22),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I3 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(31)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I4 => p_0_out(6),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      O => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CCAA0000"
    )
        port map (
      I0 => \dmacr_i_reg[31]\(15),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => p_0_out(0),
      I1 => p_0_out(4),
      I2 => p_0_out(7),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\,
      O => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0023"
    )
        port map (
      I0 => p_0_out(4),
      I1 => p_0_out(0),
      I2 => p_0_out(9),
      I3 => p_0_out(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(8),
      I2 => p_0_out(4),
      I3 => p_0_out(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000501"
    )
        port map (
      I0 => p_0_out(1),
      I1 => p_0_out(9),
      I2 => p_0_out(0),
      I3 => p_0_out(4),
      I4 => p_0_out(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000800"
    )
        port map (
      I0 => \dmacr_i_reg[4]\(0),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => ip2axi_rddata(3)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AC0000000000"
    )
        port map (
      I0 => dma_interr_reg,
      I1 => \dmacr_i_reg[4]\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(4)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => dma_slverr_reg,
      O => ip2axi_rddata(5)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\,
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\,
      I3 => dma_decerr_reg_0,
      I4 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(0),
      I5 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      O => ip2axi_rddata(6)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(1),
      I1 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(1),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0\,
      I4 => \^gen_async_read.lite_rdata_cdc_from_reg[1]_0\,
      O => ip2axi_rddata(7)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\,
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\,
      I3 => sg_interr_reg,
      I4 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(2),
      I5 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      O => ip2axi_rddata(8)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0\,
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\,
      I3 => sg_slverr_reg,
      I4 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(3),
      I5 => \^gen_async_read.lite_rdata_cdc_from_reg[6]_0\,
      O => ip2axi_rddata(9)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => lite_rdata_cdc_from(0),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(10),
      Q => lite_rdata_cdc_from(10),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(11),
      Q => lite_rdata_cdc_from(11),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => D(0),
      Q => lite_rdata_cdc_from(12),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => D(1),
      Q => lite_rdata_cdc_from(13),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => D(2),
      Q => lite_rdata_cdc_from(14),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(15),
      Q => lite_rdata_cdc_from(15),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(16),
      Q => lite_rdata_cdc_from(16),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(17),
      Q => lite_rdata_cdc_from(17),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(18),
      Q => lite_rdata_cdc_from(18),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(19),
      Q => lite_rdata_cdc_from(19),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => lite_rdata_cdc_from(1),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(20),
      Q => lite_rdata_cdc_from(20),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(21),
      Q => lite_rdata_cdc_from(21),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(22),
      Q => lite_rdata_cdc_from(22),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(23),
      Q => lite_rdata_cdc_from(23),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(24),
      Q => lite_rdata_cdc_from(24),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(25),
      Q => lite_rdata_cdc_from(25),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(26),
      Q => lite_rdata_cdc_from(26),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(27),
      Q => lite_rdata_cdc_from(27),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(28),
      Q => lite_rdata_cdc_from(28),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(29),
      Q => lite_rdata_cdc_from(29),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(2),
      Q => lite_rdata_cdc_from(2),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(30),
      Q => lite_rdata_cdc_from(30),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(31),
      Q => lite_rdata_cdc_from(31),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => lite_rdata_cdc_from(3),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => lite_rdata_cdc_from(4),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(5),
      Q => lite_rdata_cdc_from(5),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(6),
      Q => lite_rdata_cdc_from(6),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(7),
      Q => lite_rdata_cdc_from(7),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(8),
      Q => lite_rdata_cdc_from(8),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(9),
      Q => lite_rdata_cdc_from(9),
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.read_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => read_in_progress,
      O => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\
    );
\GEN_ASYNC_READ.read_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\,
      Q => read_in_progress,
      R => arvalid_d1_i_1_n_0
    );
\GEN_ASYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0\,
      Q => rvalid,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^s_axi_lite_rvalid\,
      I2 => \out\,
      O => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => arready_d12,
      I1 => \out\,
      I2 => \^s_axi_lite_rvalid\,
      I3 => s_axi_lite_rready,
      O => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_ASYNC_WRITE.AWVLD_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15
     port map (
      \GEN_ASYNC_WRITE.ip_addr_cap_reg\ => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      awvalid_to2 => awvalid_to2,
      ip_addr_cap => ip_addr_cap,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => awvalid_cdc_from,
      scndry_out => awvalid_to
    );
\GEN_ASYNC_WRITE.REG2_WREADY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_16
     port map (
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      \GEN_ASYNC_WRITE.rdy_to2_reg\ => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      \out\ => \out\,
      prmry_in => rdy_cdc_from,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      scndry_out => scndry_out
    );
\GEN_ASYNC_WRITE.REG3_WREADY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_17
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_0_out_0 => p_0_out_0,
      prmry_in => rdy_to2_cdc_from,
      rdy_back => rdy_back,
      scndry_out => rdy_back_to
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      \GEN_ASYNC_WRITE.rdy_reg\ => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      rdy => rdy,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0)
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\
     port map (
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ => \^p_2_out\(0),
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dmacr_i(0) => dmacr_i(0),
      dmacr_i_reg0 => dmacr_i_reg0,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_2_out(0) => \^p_2_out\(1),
      s2mm_stop => s2mm_stop,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      scndry_vect_out(27 downto 0) => scndry_vect_out(27 downto 0),
      soft_reset_clr => soft_reset_clr
    );
\GEN_ASYNC_WRITE.WVLD_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18
     port map (
      \GEN_ASYNC_WRITE.ip_data_cap_reg\ => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      ip_data_cap => ip_data_cap,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => wvalid_cdc_from,
      scndry_out => wvalid_to,
      wvalid_to2 => wvalid_to2
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => awvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\,
      Q => awvalid_cdc_from,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_bvalid\,
      I1 => \out\,
      O => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => awvalid_to,
      Q => awvalid_to2,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rdy,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      Q => \^p_2_out\(0),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      Q => \^p_2_out\(1),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      Q => \^p_2_out\(2),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      Q => \^p_2_out\(3),
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      Q => ip_addr_cap,
      R => p_0_out_0
    );
\GEN_ASYNC_WRITE.ip_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      Q => ip_data_cap,
      R => p_0_out_0
    );
\GEN_ASYNC_WRITE.rdy_back_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => rdy_back_to,
      Q => rdy_back,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rdy,
      I1 => rdy_cdc_from,
      O => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\,
      Q => rdy_cdc_from,
      R => p_0_out_0
    );
\GEN_ASYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ip_addr_cap,
      I1 => ip_data_cap,
      I2 => rdy,
      O => \GEN_ASYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_i_1_n_0\,
      Q => rdy,
      R => p_0_out_0
    );
\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy_to2,
      Q => rdy_to2_cdc_from,
      R => '0'
    );
\GEN_ASYNC_WRITE.rdy_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy_to2,
      Q => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\,
      Q => wvalid_cdc_from,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => wvalid_to,
      Q => wvalid_to2,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_2_out\(3),
      I1 => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      I2 => \dmacr_i_reg[0]\,
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \arvalid_re__0\,
      Q => \^s_axi_lite_arready\,
      R => p_0_in
    );
arvalid_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_rvalid\,
      I1 => \out\,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid,
      Q => arvalid_d1,
      R => arvalid_d1_i_1_n_0
    );
arvalid_re: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => arvalid_d1,
      I1 => \^s_axi_lite_rvalid\,
      I2 => arvalid,
      I3 => read_in_progress,
      O => \arvalid_re__0\
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => p_0_in
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => p_0_in
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset is
  port (
    \out\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n_0 : out STD_LOGIC;
    s2mm_prmry_reset_out_n_1 : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_i_reg_0\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    counter0 : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset is
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\ : STD_LOGIC;
  signal \^gen_async_reset.scndry_resetn_i_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GEN_ASYNC_RESET.scndry_resetn_i_reg_0\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_i_reg_0\ : signal is "no";
  signal assert_sftrst_d1 : STD_LOGIC;
  signal halt_cmplt_reg : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal n_0_1973 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal p_1_out : STD_LOGIC;
  signal \^s2mm_halt\ : STD_LOGIC;
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  attribute RTL_KEEP of s2mm_prmry_reset_out_n : signal is "true";
  attribute equivalent_register_removal of s2mm_prmry_reset_out_n : signal is "no";
  signal s_halt : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal scndry_resetn_i : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly10 : STD_LOGIC;
  signal sft_rst_dly11 : STD_LOGIC;
  signal sft_rst_dly12 : STD_LOGIC;
  signal sft_rst_dly13 : STD_LOGIC;
  signal sft_rst_dly14 : STD_LOGIC;
  signal sft_rst_dly15 : STD_LOGIC;
  signal sft_rst_dly16 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal sft_rst_dly8 : STD_LOGIC;
  signal sft_rst_dly9 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_i_reg\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "no";
begin
  \GEN_ASYNC_RESET.scndry_resetn_i_reg_0\ <= \^gen_async_reset.scndry_resetn_i_reg_0\;
  \out\ <= \^out\;
  s2mm_halt <= \^s2mm_halt\;
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => s_halt,
      scndry_out => p_1_out
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly16,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_reset_re,
      I1 => s2mm_stop,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\,
      Q => s_halt,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly9,
      Q => sft_rst_dly10,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly10,
      Q => sft_rst_dly11,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly11,
      Q => sft_rst_dly12,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly12,
      Q => sft_rst_dly13,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly13,
      Q => sft_rst_dly14,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly14,
      Q => sft_rst_dly15,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly15,
      Q => sft_rst_dly16,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => '0',
      Q => sft_rst_dly1,
      S => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly7,
      Q => sft_rst_dly8,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly8,
      Q => sft_rst_dly9,
      R => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0\
    );
\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
     port map (
      \GEN_ASYNC_RESET.s_soft_reset_i_reg\ => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => halt_cmplt_reg,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr
    );
\GEN_ASYNC_RESET.REG_RESET_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_1_out,
      \GEN_ASYNC_RESET.halt_i_reg\ => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => scndry_resetn_i,
      s2mm_halt => \^s2mm_halt\,
      scndry_out => \^s2mm_prmry_reset_out_n\
    );
\GEN_ASYNC_RESET.halt_cmplt_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt_cmplt,
      Q => halt_cmplt_reg,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      Q => \^s2mm_halt\,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.scndry_resetn_i_reg_0\,
      Q => scndry_resetn_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.scndry_resetn_i_reg_0\,
      Q => \^out\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => SR(0)
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => assert_sftrst_d1,
      I1 => min_assert_sftrst,
      I2 => scndry_out,
      I3 => soft_reset_clr,
      O => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s2mm_halt\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      I2 => \^out\,
      O => counter0
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\,
      I1 => soft_reset,
      O => \dmacr_i_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => s2mm_prmry_reset_out_n_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => s2mm_prmry_reset_out_n_1
    );
i_1973: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_1973
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => s2mm_sts_reset_out_n
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => scndry_out,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i,
      O => \^gen_async_reset.scndry_resetn_i_reg_0\
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr is
  port (
    p_8_out_0 : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    queue_sinit2 : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg\ : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[64]\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    p_3_out_1 : in STD_LOGIC;
    sts2_queue_full : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    \dmacr_i_reg[0]_0\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr is
  signal \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_4\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_6\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\ : STD_LOGIC;
  signal cmd_wr_mask : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_3_out_0 : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal \^p_8_out_0\ : STD_LOGIC;
  signal \^queue_sinit2\ : STD_LOGIC;
  signal s2mm_brcvd : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtptr_tlast\ : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
begin
  \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1 downto 0) <= \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[1]\(1 downto 0);
  p_0_in <= \^p_0_in\;
  p_8_out_0 <= \^p_8_out_0\;
  queue_sinit2 <= \^queue_sinit2\;
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
  s_axis_s2mm_updtptr_tlast <= \^s_axis_s2mm_updtptr_tlast\;
\GEN_S2MM.reg2[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \out\,
      O => \^queue_sinit2\
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if
     port map (
      E(0) => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \out\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \^s_axis_s2mm_cmd_tvalid_split\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\(18 downto 0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(18 downto 0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(19),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ => \^s_axis_s2mm_updtptr_tlast\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0),
      \GEN_S2MM.queue_dout2_new_reg[90]\(25 downto 0) => \GEN_S2MM.queue_dout2_new_reg[90]_0\(26 downto 1),
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0) => s2mm_brcvd(13 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\,
      Q(25 downto 0) => Q(25 downto 0),
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_4\,
      cmd_wr_mask => cmd_wr_mask,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\(1 downto 0) => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[1]\(1 downto 0),
      p_19_out => p_19_out,
      p_3_out_0 => p_3_out_0,
      p_3_out_1 => p_3_out_1,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      s2mm_halt => s2mm_halt,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      sts_received_d1 => sts_received_d1,
      sts_received_i_reg => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_6\,
      sts_received_i_reg_0 => \^p_8_out_0\,
      sts_received_i_reg_1 => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm
     port map (
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \out\,
      \GEN_DESC_UPDT_QUEUE.desc_update_done_reg\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_4\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \^s_axis_s2mm_cmd_tvalid_split\,
      \GEN_S2MM.queue_dout2_new_reg[90]\(0) => \GEN_S2MM.queue_dout2_new_reg[90]\(0),
      \GEN_S2MM.queue_dout2_valid_reg\ => \GEN_S2MM.queue_dout2_valid_reg\,
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\(0) => \QUEUE_COUNT.cmnds_queued_shift_reg[0]\(0),
      SR(0) => SR(0),
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[1]\(1 downto 0),
      p_19_out => p_19_out,
      p_3_out => p_3_out,
      p_3_out_1 => p_3_out_1,
      p_8_out => p_8_out,
      queue_sinit2 => \^queue_sinit2\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      sinit => sinit,
      updt_data_reg => \^s_axis_s2mm_updtptr_tlast\
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_6\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\,
      \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\ => \^p_8_out_0\,
      \GEN_DESC_UPDT_QUEUE.updt_sts_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\,
      \GEN_S2MM.queue_dout2_new_reg[64]\ => \GEN_S2MM.queue_dout2_new_reg[64]\,
      \GEN_S2MM.queue_dout2_new_reg[64]_0\(0) => \GEN_S2MM.queue_dout2_new_reg[90]_0\(0),
      \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\,
      \GEN_SOF_QUEUE_MODE.sof_count_reg[2]\(0) => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      Q(13 downto 0) => s2mm_brcvd(13 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ => \^s_axis_s2mm_cmd_tvalid_split\,
      cmd_wr_mask => cmd_wr_mask,
      dma_s2mm_error => dma_s2mm_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => \out\,
      p_3_out_0 => p_3_out_0,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt => s2mm_halt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      sinit => sinit,
      sts_received_d1 => sts_received_d1
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr
     port map (
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      halted_reg => halted_reg,
      halted_reg_0 => halted_reg_0,
      idle_reg => idle_reg,
      idle_reg_0 => idle_reg_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halted_set0 => s2mm_halted_set0,
      sinit => sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => \^p_0_in\,
      R => sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_stop_i2_out,
      Q => s2mm_stop,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
  port (
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_done_reg : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    updt_done_reg : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_updt_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_address_reg[31]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
  signal I_CMD_FIFO_n_4 : STD_LOGIC;
  signal sig_init_done_1 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => sig_stat2wsc_status_ready,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_5_out => p_5_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_FIFO_n_4,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => sig_init_done_1,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => updt_done_reg,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo
     port map (
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(27 downto 0) => Q(27 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_20_out_1 => p_20_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid_reg(0) => s_axis_updt_cmd_tvalid_reg(0),
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_done_reg_1 => I_CMD_FIFO_n_4,
      sig_init_done_reg_2 => sig_init_done_reg_0,
      sig_init_done_reg_3 => sig_init_done_reg_1,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_stream_rst => sig_stream_rst,
      \update_address_reg[31]\(26 downto 0) => \update_address_reg[31]\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_21 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    ftch_done_reg : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_ftch_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_21 : entity is "axi_sg_cmd_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_21 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_22\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => sig_stat2rsc_status_ready,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done_reg => ftch_done_reg,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_0 => p_18_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_init_done_0 => sig_init_done_0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_23
     port map (
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      Q(26 downto 0) => Q(26 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => s_axis_ftch_cmd_tvalid_reg(0),
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_init_done => sig_init_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  port (
    p_18_out_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : out STD_LOGIC;
    ch2_ftch_active : out STD_LOGIC;
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC;
    p_29_out : out STD_LOGIC;
    ch2_use_crntdesc : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_halted_set_reg : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ftch_error_addr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[31]\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_out : in STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_ftch_queue_empty : in STD_LOGIC;
    \p_3_out__0\ : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\ : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    \updt_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_23_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  signal \^gen_ch2_fetch.ch2_ftch_idle_reg\ : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_8 : STD_LOGIC;
  signal I_FTCH_SG_n_45 : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ftch_error_early : STD_LOGIC;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
  signal \^p_31_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  \GEN_CH2_FETCH.ch2_ftch_idle_reg\ <= \^gen_ch2_fetch.ch2_ftch_idle_reg\;
  \ftch_error_addr_reg[31]_0\(25 downto 0) <= \^ftch_error_addr_reg[31]_0\(25 downto 0);
  p_31_out <= \^p_31_out\;
  p_5_out <= \^p_5_out\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
I_FTCH_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if
     port map (
      D(0) => ftch_ns(1),
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => I_FTCH_CMDSTS_IF_n_8,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ => \^p_31_out\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \ftch_cs_reg[0]\ => I_FTCH_SG_n_45,
      \ftch_cs_reg[1]\ => \^p_5_out\,
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_error_early => ftch_error_early,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      sinit => sinit
    );
I_FTCH_PNTR_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr
     port map (
      CO(0) => CO(0),
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \^gen_ch2_fetch.ch2_ftch_idle_reg\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2 downto 0) => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2 downto 0),
      \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\,
      S(5 downto 0) => S(5 downto 0),
      ch2_use_crntdesc => ch2_use_crntdesc,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \ftch_error_addr_reg[31]\(25 downto 0) => \^ftch_error_addr_reg[31]_0\(25 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      sinit => sinit
    );
I_FTCH_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm
     port map (
      D(0) => ftch_ns(1),
      E(0) => E(0),
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1 downto 0) => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1 downto 0),
      \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \^ftch_error_addr_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \^gen_ch2_fetch.ch2_ftch_idle_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ => \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => ch2_ftch_active,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0) => \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0),
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      cmnds_queued_shift(0) => cmnds_queued_shift(0),
      \counter_reg[1]\(0) => Q(0),
      dma_s2mm_error => dma_s2mm_error,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      \ftch_error_addr_reg[31]_0\ => \^p_31_out\,
      \ftch_error_addr_reg[31]_1\ => p_30_out,
      \ftch_error_addr_reg[31]_2\ => p_29_out,
      \ftch_error_addr_reg[31]_3\(25 downto 0) => D(25 downto 0),
      \ftch_error_addr_reg[31]_4\ => \ftch_error_addr_reg[31]\,
      \ftch_error_addr_reg[6]_0\(0) => \ftch_error_addr_reg[6]\(0),
      ftch_error_early => ftch_error_early,
      ftch_error_reg => I_FTCH_CMDSTS_IF_n_8,
      ftch_error_reg_0 => \^p_5_out\,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_26_out => p_26_out,
      p_3_out => p_3_out,
      \p_3_out__0\ => \p_3_out__0\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_halted_set_reg => s2mm_halted_set_reg,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_ftch_cmd_tvalid_reg => I_FTCH_SG_n_45,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sg_ftch_error0 => sg_ftch_error0,
      sinit => sinit,
      soft_reset => soft_reset,
      \updt_error_addr_reg[31]\(25 downto 0) => \updt_error_addr_reg[31]\(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  port (
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_pause : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \counter_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    updt_data_reg : out STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : out STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    p_3_out_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sinit : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg\ : in STD_LOGIC;
    counter0 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_use_crntdesc : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_ftch_active : in STD_LOGIC;
    ftch_error_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    queue_sinit2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\ : STD_LOGIC;
  signal \GEN_QUEUE.FTCH_QUEUE_I_n_3\ : STD_LOGIC;
  signal \^counter_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0\ : STD_LOGIC;
  signal \counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0\ : STD_LOGIC;
  signal counter_reg_gate_n_0 : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal counter_reg_r_0_n_0 : STD_LOGIC;
  signal counter_reg_r_1_n_0 : STD_LOGIC;
  signal counter_reg_r_n_0 : STD_LOGIC;
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 45 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0 ";
begin
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\;
  \counter_reg[2]_0\(0) <= \^counter_reg[2]_0\(0);
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(32),
      R => sinit
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(33),
      R => sinit
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(34),
      R => sinit
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(35),
      R => sinit
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(36),
      R => sinit
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(37),
      R => sinit
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(38),
      R => sinit
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(39),
      R => sinit
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(40),
      R => sinit
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(41),
      R => sinit
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(42),
      R => sinit
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(43),
      R => sinit
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(44),
      R => sinit
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(45),
      R => sinit
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_active_i_reg\,
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[10]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(4)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[11]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(5)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[12]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(6)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[13]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(7)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(8),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[14]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(8)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(9),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[15]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(9)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(10),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[16]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(10)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(11),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[17]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(11)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(12),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[18]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(12)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(13),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[19]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(13)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(14),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[20]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(14)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(15),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[21]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(15)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(16),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[22]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(16)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(17),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[23]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(17)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(18),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[24]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(18)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(19),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[25]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(19)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(20),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[26]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(20)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(21),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[27]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(21)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(22),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[28]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(22)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(23),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[29]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(23)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(24),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[30]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(24)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(25),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[31]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[6]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[7]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(1)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[8]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(2)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => ch2_use_crntdesc,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\,
      I3 => \nxtdesc_int_reg_n_0_[9]\,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue
     port map (
      D(46) => D(0),
      D(45 downto 0) => p_3_out(45 downto 0),
      E(0) => E(0),
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25 downto 0),
      \GEN_S2MM.queue_dout2_valid_reg_0\ => \GEN_S2MM.queue_dout2_valid_reg\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ => \GEN_QUEUE.FTCH_QUEUE_I_n_3\,
      Q(2) => p_0_in4_in,
      Q(1) => \^counter_reg[2]_0\(0),
      Q(0) => \counter_reg_n_0_[0]\,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      \dmacr_i_reg[0]\(0) => \dmacr_i_reg[0]\(0),
      ftch_error_reg(0) => ftch_error_reg(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_3_out_0 => p_3_out_0,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      queue_sinit2 => queue_sinit2,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sinit => sinit,
      updt_data_reg => updt_data_reg,
      \updt_desc_reg0_reg[31]\(72 downto 0) => \updt_desc_reg0_reg[31]\(72 downto 0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_QUEUE.FTCH_QUEUE_I_n_3\,
      Q => ftch_stale_desc,
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => '0',
      Q => \counter_reg_n_0_[0]\,
      S => counter0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[0]\,
      Q => \^counter_reg[2]_0\(0),
      R => counter0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \^counter_reg[2]_0\(0),
      Q => p_1_in,
      R => counter0
    );
\counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => m_axi_sg_rvalid,
      CLK => m_axi_sg_aclk,
      D => p_1_in,
      Q => \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0\
    );
\counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg[4]_srl2___GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_0_n_0\,
      Q => \counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0\,
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter_reg_gate_n_0,
      Q => \counter_reg_n_0_[6]\,
      R => counter0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[6]\,
      Q => p_0_in4_in,
      R => counter0
    );
counter_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg[5]_GEN_SG_ENGINE.I_SG_ENGINE_I_SG_FETCH_QUEUE_counter_reg_r_1_n_0\,
      I1 => counter_reg_r_1_n_0,
      O => counter_reg_gate_n_0
    );
counter_reg_r: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => '1',
      Q => counter_reg_r_n_0,
      R => counter0
    );
counter_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter_reg_r_n_0,
      Q => counter_reg_r_0_n_0,
      R => counter0
    );
counter_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => counter_reg_r_0_n_0,
      Q => counter_reg_r_1_n_0,
      R => counter0
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(0),
      R => sinit
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(10),
      R => sinit
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(11),
      R => sinit
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(12),
      R => sinit
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(13),
      R => sinit
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(14),
      Q => p_3_out(14),
      R => sinit
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(15),
      Q => p_3_out(15),
      R => sinit
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(16),
      Q => p_3_out(16),
      R => sinit
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(17),
      Q => p_3_out(17),
      R => sinit
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(18),
      Q => p_3_out(18),
      R => sinit
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(19),
      Q => p_3_out(19),
      R => sinit
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(1),
      R => sinit
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(20),
      Q => p_3_out(20),
      R => sinit
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(21),
      Q => p_3_out(21),
      R => sinit
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(22),
      Q => p_3_out(22),
      R => sinit
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(23),
      Q => p_3_out(23),
      R => sinit
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(24),
      Q => p_3_out(24),
      R => sinit
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(25),
      Q => p_3_out(25),
      R => sinit
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(26),
      Q => p_3_out(26),
      R => sinit
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(27),
      Q => p_3_out(27),
      R => sinit
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(28),
      Q => p_3_out(28),
      R => sinit
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(29),
      Q => p_3_out(29),
      R => sinit
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(2),
      R => sinit
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(30),
      Q => p_3_out(30),
      R => sinit
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(31),
      Q => p_3_out(31),
      R => sinit
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(3),
      R => sinit
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(4),
      R => sinit
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(5),
      R => sinit
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(6),
      R => sinit
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(7),
      R => sinit
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(8),
      R => sinit
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(9),
      R => sinit
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \counter_reg_n_0_[0]\,
      O => lsbnxtdesc_tready
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => \nxtdesc_int_reg_n_0_[10]\,
      R => sinit
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => \nxtdesc_int_reg_n_0_[11]\,
      R => sinit
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => \nxtdesc_int_reg_n_0_[12]\,
      R => sinit
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => \nxtdesc_int_reg_n_0_[13]\,
      R => sinit
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => \nxtdesc_int_reg_n_0_[14]\,
      R => sinit
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => \nxtdesc_int_reg_n_0_[15]\,
      R => sinit
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => \nxtdesc_int_reg_n_0_[16]\,
      R => sinit
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => \nxtdesc_int_reg_n_0_[17]\,
      R => sinit
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => \nxtdesc_int_reg_n_0_[18]\,
      R => sinit
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => \nxtdesc_int_reg_n_0_[19]\,
      R => sinit
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => \nxtdesc_int_reg_n_0_[20]\,
      R => sinit
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => \nxtdesc_int_reg_n_0_[21]\,
      R => sinit
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => \nxtdesc_int_reg_n_0_[22]\,
      R => sinit
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => \nxtdesc_int_reg_n_0_[23]\,
      R => sinit
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => \nxtdesc_int_reg_n_0_[24]\,
      R => sinit
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => \nxtdesc_int_reg_n_0_[25]\,
      R => sinit
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => \nxtdesc_int_reg_n_0_[26]\,
      R => sinit
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => \nxtdesc_int_reg_n_0_[27]\,
      R => sinit
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => \nxtdesc_int_reg_n_0_[28]\,
      R => sinit
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => \nxtdesc_int_reg_n_0_[29]\,
      R => sinit
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => \nxtdesc_int_reg_n_0_[30]\,
      R => sinit
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => \nxtdesc_int_reg_n_0_[31]\,
      R => sinit
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => \nxtdesc_int_reg_n_0_[6]\,
      R => sinit
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => \nxtdesc_int_reg_n_0_[7]\,
      R => sinit
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => \nxtdesc_int_reg_n_0_[8]\,
      R => sinit
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => \nxtdesc_int_reg_n_0_[9]\,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  port (
    \axi_dma_tstvec[5]\ : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ : out STD_LOGIC;
    \p_3_out__0\ : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ftch_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    service_ch212_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    updt_curdesc_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_5_out_2 : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \updt_curdesc_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  signal I_UPDT_CMDSTS_IF_n_10 : STD_LOGIC;
  signal I_UPDT_CMDSTS_IF_n_8 : STD_LOGIC;
  signal I_UPDT_CMDSTS_IF_n_9 : STD_LOGIC;
  signal I_UPDT_SG_n_16 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^p_19_out\ : STD_LOGIC;
  signal \^p_20_out\ : STD_LOGIC;
  signal \^p_20_out_1\ : STD_LOGIC;
  signal \^p_21_out\ : STD_LOGIC;
  signal \^p_3_out__0\ : STD_LOGIC;
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  p_19_out <= \^p_19_out\;
  p_20_out <= \^p_20_out\;
  p_20_out_1 <= \^p_20_out_1\;
  p_21_out <= \^p_21_out\;
  \p_3_out__0\ <= \^p_3_out__0\;
I_UPDT_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if
     port map (
      E(0) => E(0),
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => I_UPDT_CMDSTS_IF_n_10,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ => \^p_19_out\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => I_UPDT_CMDSTS_IF_n_8,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ => \^p_21_out\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => I_UPDT_CMDSTS_IF_n_9,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ => \^p_20_out\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_10_out => p_10_out,
      p_20_out_1 => \^p_20_out_1\,
      p_4_out => p_4_out,
      p_5_out_2 => p_5_out_2,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sinit => sinit,
      \updt_cs_reg[0]\ => I_UPDT_SG_n_16,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_error_reg_0 => \^p_3_out__0\,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm
     port map (
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\,
      Q(26 downto 0) => Q(26 downto 0),
      \axi_dma_tstvec[5]\ => \axi_dma_tstvec[5]\,
      dma2_decerr_reg => I_UPDT_CMDSTS_IF_n_10,
      dma2_interr_reg => I_UPDT_CMDSTS_IF_n_8,
      dma2_slverr_reg => I_UPDT_CMDSTS_IF_n_9,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      \ftch_error_addr_reg[31]\ => \^p_21_out\,
      \ftch_error_addr_reg[31]_0\ => \^p_20_out\,
      \ftch_error_addr_reg[31]_1\ => \^p_19_out\,
      \ftch_error_addr_reg[31]_2\(0) => \ftch_error_addr_reg[31]\(0),
      \ftch_error_addr_reg[31]_3\(25 downto 0) => \ftch_error_addr_reg[31]_0\(25 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_10_out => p_10_out,
      p_20_out_1 => \^p_20_out_1\,
      p_26_out => p_26_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_5_out => p_5_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid_reg => I_UPDT_SG_n_16,
      service_ch212_out => service_ch212_out,
      sg_decerr_reg => sg_decerr_reg,
      sg_decerr_reg_0 => sg_decerr_reg_0,
      sg_decerr_reg_1 => sg_decerr_reg_1,
      sg_interr_reg => sg_interr_reg,
      sg_interr_reg_0 => sg_interr_reg_0,
      sg_interr_reg_1 => sg_interr_reg_1,
      sg_slverr_reg => sg_slverr_reg,
      sg_slverr_reg_0 => sg_slverr_reg_0,
      sg_slverr_reg_1 => sg_slverr_reg_1,
      sinit => sinit,
      \updt_curdesc_reg[31]\(25 downto 0) => \updt_curdesc_reg[31]\(25 downto 0),
      updt_curdesc_wren_reg(0) => updt_curdesc_wren_reg(0),
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      updt_error_reg => \^p_3_out__0\,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
  port (
    \update_address_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sts2_queue_full : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    service_ch212_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    updt_data_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue
     port map (
      E(0) => E(0),
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19 downto 0) => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      Q(25 downto 0) => Q(25 downto 0),
      follower_full_s2mm => follower_full_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(19 downto 0) => m_axi_sg_wdata(19 downto 0),
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_2_out => p_2_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_5_out_2 => p_5_out_2,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      ptr2_queue_full => ptr2_queue_full,
      service_ch212_out => service_ch212_out,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      \update_address_reg[4]\(0) => \update_address_reg[4]\(0),
      updt_data_reg(0) => updt_data_reg(0),
      \updt_desc_reg0_reg[31]\(25 downto 0) => \updt_desc_reg0_reg[31]\(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \sig_wdc_statcnt_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ <= \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_20
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => \^gen_omit_indet_btt.sig_coelsc_reg_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0),
      \sig_wdc_statcnt_reg[2]_0\(2 downto 0) => \sig_wdc_statcnt_reg[2]_0\(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => sig_posted_to_axi_reg,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1E1F878E1E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => sig_posted_to_axi_reg,
      I5 => sig_wr_fifo,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_wr_fifo,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00801101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sig_posted_to_axi_reg,
      I3 => sig_wr_fifo,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    sel : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_24 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_4\
     port map (
      D(0) => addr_i_p1(0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => DYNSHREG_F_I_n_24,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3) => sig_rd_empty,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => DYNSHREG_F_I_n_24,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \^sel\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[3]\(3) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \INFERRED_GEN.cnt_i_reg[3]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \out\(16 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    lsig_push_strt_offset_reg : out STD_LOGIC;
    \sig_next_strt_offset_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_next_strt_offset_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 27 to 27 );
  signal sig_cmdcntl_sm_state_ns1 : STD_LOGIC;
  signal sig_cmdcntl_sm_state_ns120_out : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_6
     port map (
      D(1) => D(2),
      D(0) => D(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(27),
      p_9_out => p_9_out,
      sig_cmdcntl_sm_state_ns1 => sig_cmdcntl_sm_state_ns1,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_cmdcntl_sm_state_ns120_out => sig_cmdcntl_sm_state_ns120_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\
     port map (
      D(0) => D(1),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_push_strt_offset_reg => lsig_push_strt_offset_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(14) => sig_cmd_fifo_data_out(27),
      \out\(13 downto 0) => \out\(13 downto 0),
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns1 => sig_cmdcntl_sm_state_ns1,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_cmdcntl_sm_state_ns120_out => sig_cmdcntl_sm_state_ns120_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[2]\(1 downto 0) => \sig_next_strt_offset_reg[2]\(1 downto 0),
      \sig_next_strt_offset_reg[2]_0\(2 downto 0) => \sig_next_strt_offset_reg[2]_0\(2 downto 0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : out STD_LOGIC;
    lsig_set_eop : out STD_LOGIC;
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \storage_data_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  SS(0) <= \^ss\(0);
  \out\(12 downto 0) <= \^out\(12 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0) => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0),
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0) => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0),
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0) => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0),
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0) => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0),
      \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0) => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0) => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0) => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0),
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0) => \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(4) => Q(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      lsig_set_eop => lsig_set_eop,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(8) => \^out\(11),
      \out\(7 downto 0) => \^out\(7 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_dre_tvalid_i_reg_0(0) => sig_dre_tvalid_i_reg_0(0),
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_tlast_out_reg_0 => sig_tlast_out_reg_0,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(12 downto 0) => \^out\(12 downto 0),
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      \sig_strb_reg_out_reg[7]\(3 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 4),
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[13]\(12 downto 0) => \storage_data_reg[13]\(12 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  port (
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_5
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd2addr_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBF0"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_csm_ld_xfer,
      I3 => p_22_out,
      I4 => SR(0),
      O => sig_cmd2addr_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  port (
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_cmd2data_valid_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  sig_cmd2data_valid_reg <= \^sig_cmd2data_valid_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(0) => D(7),
      E(0) => E(0),
      FIFO_Full_reg => CNTR_INCR_DECR_ADDN_F_I_n_3,
      FIFO_Full_reg_0 => CNTR_INCR_DECR_ADDN_F_I_n_4,
      FIFO_Full_reg_1 => \^sig_cmd2data_valid_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_1,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => sig_wr_fifo,
      \sig_xfer_len_reg_reg[0]\ => DYNSHREG_F_I_n_1
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\
     port map (
      D(6 downto 0) => D(6 downto 0),
      FIFO_Full_reg => \^sig_cmd2data_valid_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \INFERRED_GEN.cnt_i_reg[2]\ => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_11_out => p_11_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[1]_0\ => \sig_dbeat_cntr_reg[1]_0\,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => DYNSHREG_F_I_n_1,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      \sig_next_strt_strb_reg_reg[14]\(6 downto 0) => \sig_next_strt_strb_reg_reg[14]\(6 downto 0),
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_wr_fifo => sig_wr_fifo,
      sig_xfer_calc_err_reg_reg(13 downto 0) => sig_xfer_calc_err_reg_reg(13 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^sig_cmd2data_valid_reg\,
      R => sig_stream_rst
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_cmd2data_valid_reg\,
      I1 => sig_inhibit_rdy_n_reg,
      O => \sig_xfer_len_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 13;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.curr_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.next_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i214_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair114";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair114";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^wr_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \gen_fwft.curr_fwft_state\(1),
      O => \gen_fwft.next_fwft_state\(0)
    );
\gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(1),
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => ram_empty_i,
      O => \gen_fwft.next_fwft_state\(1)
    );
\gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(0),
      Q => \gen_fwft.curr_fwft_state\(0),
      R => \^wr_rst_busy\
    );
\gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(1),
      Q => \gen_fwft.curr_fwft_state\(1),
      R => \^wr_rst_busy\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => \gen_fwft.curr_fwft_state\(1),
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAA88A8A"
    )
        port map (
      I0 => \^almost_empty\,
      I1 => ram_empty_i,
      I2 => \gen_fwft.curr_fwft_state\(1),
      I3 => rd_en,
      I4 => \gen_fwft.curr_fwft_state\(0),
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B2F"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \^empty\,
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => \^wr_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => full_n,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wrp_inst_n_0,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_7,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => wr_en,
      I1 => \^full\,
      I2 => \^empty\,
      I3 => ram_rd_en_pf,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\,
      Q => write_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      O => prog_full_i214_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(12 downto 0) => din(12 downto 0),
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(12 downto 0),
      doutb(12 downto 0) => dout(12 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^wr_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(0),
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state\(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_6,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => \^wr_rst_busy\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      D(2 downto 1) => diff_pntr_pf_q0(4 downto 3),
      D(0) => diff_pntr_pf_q0(1),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[0]_0\(0) => count_value_i(0),
      \count_value_i_reg[2]_0\(2 downto 0) => wr_pntr_ext(2 downto 0),
      \count_value_i_reg[2]_1\ => wrp_inst_n_8,
      \count_value_i_reg[4]_0\(4) => rdp_inst_n_3,
      \count_value_i_reg[4]_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg_0\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\(0) => diff_pntr_pe(2),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[0]\(0) => \grdc.diff_wr_rd_pntr_rdc\(0),
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_en => wr_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_7\
     port map (
      D(2) => wrp_inst_n_0,
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[3]_0\(3) => rdpp1_inst_n_0,
      \count_value_i_reg[3]_0\(2) => rdpp1_inst_n_1,
      \count_value_i_reg[3]_0\(1) => rdpp1_inst_n_2,
      \count_value_i_reg[3]_0\(0) => rdpp1_inst_n_3,
      \count_value_i_reg[4]_0\(4) => rdp_inst_n_3,
      \count_value_i_reg[4]_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_fwft.empty_fwft_i_reg_0\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => wrp_inst_n_8,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      going_full1 => going_full1,
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 1),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      read_only => read_only,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_8\
     port map (
      D(0) => diff_pntr_pf_q0(2),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      almost_full => \^almost_full\,
      \count_value_i_reg[1]_0\ => rdp_inst_n_11,
      \count_value_i_reg[3]_0\ => wrpp2_inst_n_0,
      \count_value_i_reg[3]_1\(2) => rd_pntr_ext(3),
      \count_value_i_reg[3]_1\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => wrpp1_inst_n_0,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      \count_value_i_reg[3]_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => wrpp2_inst_n_0,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(0) => wr_pntr_ext(0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[0]\(0) => rd_pntr_ext(0),
      \count_value_i_reg[1]\ => \^wr_rst_busy\,
      \count_value_i_reg[1]_0\(0) => \gen_fwft.count_rst\,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_1,
      \gwack.wr_ack_i_reg\ => xpm_fifo_rst_inst_n_6,
      overflow_i0 => overflow_i0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      prog_full_i214_in => prog_full_i214_in,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only => read_only,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 74752;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.curr_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.next_fwft_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_9 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair85";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 145;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 74752;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair84";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^wr_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state\(0),
      O => \gen_fwft.next_fwft_state\(0)
    );
\gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => rd_en,
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => ram_empty_i,
      O => \gen_fwft.next_fwft_state\(1)
    );
\gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(0),
      Q => \gen_fwft.curr_fwft_state\(0),
      R => \^wr_rst_busy\
    );
\gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.next_fwft_state\(1),
      Q => \gen_fwft.curr_fwft_state\(1),
      R => \^wr_rst_busy\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(1),
      I2 => \gen_fwft.curr_fwft_state\(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \gen_fwft.curr_fwft_state\(1),
      I3 => ram_empty_i,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => \^wr_rst_busy\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7175"
    )
        port map (
      I0 => \^empty\,
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => \gen_fwft.curr_fwft_state\(1),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => \^wr_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \count_value_i_reg[1]_1\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_16,
      Q => full_n,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^empty\,
      I1 => rdp_inst_n_13,
      I2 => \^full\,
      I3 => wr_en,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1_n_0\,
      Q => read_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^full\,
      I1 => wr_en,
      I2 => \^empty\,
      I3 => rdp_inst_n_13,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1_n_0\,
      Q => write_only_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => diff_pntr_pf_q(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      I2 => diff_pntr_pf_q(7),
      I3 => diff_pntr_pf_q(9),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(5),
      I5 => diff_pntr_pf_q(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => ram_rd_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_11,
      Q => ram_wr_en_pf_q,
      R => \^wr_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145 downto 0) => din(145 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145 downto 0) => dout(145 downto 0),
      ena => xpm_fifo_rst_inst_n_11,
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^wr_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \gen_fwft.curr_fwft_state\(1),
      I1 => \gen_fwft.curr_fwft_state\(0),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => \^wr_rst_busy\
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => \^wr_rst_busy\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\
     port map (
      DI(0) => rdp_inst_n_1,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\ => rdp_inst_n_13,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[8]_0\(8) => wrpp1_inst_n_0,
      \count_value_i_reg[8]_0\(7) => wrpp1_inst_n_1,
      \count_value_i_reg[8]_0\(6) => wrpp1_inst_n_2,
      \count_value_i_reg[8]_0\(5) => wrpp1_inst_n_3,
      \count_value_i_reg[8]_0\(4) => wrpp1_inst_n_4,
      \count_value_i_reg[8]_0\(3) => wrpp1_inst_n_5,
      \count_value_i_reg[8]_0\(2) => wrpp1_inst_n_6,
      \count_value_i_reg[8]_0\(1) => wrpp1_inst_n_7,
      \count_value_i_reg[8]_0\(0) => wrpp1_inst_n_8,
      \count_value_i_reg[8]_1\(8) => wrpp2_inst_n_0,
      \count_value_i_reg[8]_1\(7) => wrpp2_inst_n_1,
      \count_value_i_reg[8]_1\(6) => wrpp2_inst_n_2,
      \count_value_i_reg[8]_1\(5) => wrpp2_inst_n_3,
      \count_value_i_reg[8]_1\(4) => wrpp2_inst_n_4,
      \count_value_i_reg[8]_1\(3) => wrpp2_inst_n_5,
      \count_value_i_reg[8]_1\(2) => wrpp2_inst_n_6,
      \count_value_i_reg[8]_1\(1) => wrpp2_inst_n_7,
      \count_value_i_reg[8]_1\(0) => wrpp2_inst_n_8,
      \count_value_i_reg[9]_0\(9) => wrp_inst_n_1,
      \count_value_i_reg[9]_0\(8 downto 0) => wr_pntr_ext(8 downto 0),
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_n_reg\ => rdp_inst_n_16,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => wrp_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(6) => rdp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(5) => rdp_inst_n_23,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(4) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_26,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_27,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\(0) => rdp_inst_n_29,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      \grdc.rd_data_count_i_reg[7]\(4) => rdp_inst_n_17,
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_18,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_19,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_20,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_21,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_full_i0 => ram_full_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\
     port map (
      Q(8) => rdpp1_inst_n_0,
      Q(7) => rdpp1_inst_n_1,
      Q(6) => rdpp1_inst_n_2,
      Q(5) => rdpp1_inst_n_3,
      Q(4) => rdpp1_inst_n_4,
      Q(3) => rdpp1_inst_n_5,
      Q(2) => rdpp1_inst_n_6,
      Q(1) => rdpp1_inst_n_7,
      Q(0) => rdpp1_inst_n_8,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_13,
      \gen_fwft.curr_fwft_state_reg[1]\(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_10
     port map (
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_11\
     port map (
      D(9 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 0),
      DI(1) => rdp_inst_n_1,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(9) => wrp_inst_n_1,
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      S(6) => rdp_inst_n_17,
      S(5) => rdp_inst_n_18,
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[7]_0\(7) => rdp_inst_n_22,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_23,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_24,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_25,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_26,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_27,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_28,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_9,
      \count_value_i_reg[7]_1\(6 downto 0) => rd_pntr_ext(7 downto 1),
      \count_value_i_reg[8]_0\(8) => rdpp1_inst_n_0,
      \count_value_i_reg[8]_0\(7) => rdpp1_inst_n_1,
      \count_value_i_reg[8]_0\(6) => rdpp1_inst_n_2,
      \count_value_i_reg[8]_0\(5) => rdpp1_inst_n_3,
      \count_value_i_reg[8]_0\(4) => rdpp1_inst_n_4,
      \count_value_i_reg[8]_0\(3) => rdpp1_inst_n_5,
      \count_value_i_reg[8]_0\(2) => rdpp1_inst_n_6,
      \count_value_i_reg[8]_0\(1) => rdpp1_inst_n_7,
      \count_value_i_reg[8]_0\(0) => rdpp1_inst_n_8,
      \count_value_i_reg[8]_1\(1) => rdp_inst_n_11,
      \count_value_i_reg[8]_1\(0) => rdp_inst_n_12,
      \count_value_i_reg[8]_2\(0) => rdp_inst_n_29,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => wrp_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\(8 downto 0) => diff_pntr_pe(8 downto 0),
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      \gen_rst_cc.fifo_wr_rst_i_reg_0\(0) => p_1_in,
      ram_empty_i => ram_empty_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_12\
     port map (
      D(8 downto 0) => diff_pntr_pf_q0(9 downto 1),
      Q(8) => wrpp1_inst_n_0,
      Q(7) => wrpp1_inst_n_1,
      Q(6) => wrpp1_inst_n_2,
      Q(5) => wrpp1_inst_n_3,
      Q(4) => wrpp1_inst_n_4,
      Q(3) => wrpp1_inst_n_5,
      Q(2) => wrpp1_inst_n_6,
      Q(1) => wrpp1_inst_n_7,
      Q(0) => wrpp1_inst_n_8,
      \count_value_i_reg[8]_0\(8 downto 0) => rd_pntr_ext(8 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_10,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_rst_cc.fifo_wr_rst_i_reg\ => \^wr_rst_busy\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_13
     port map (
      Q(1 downto 0) => \gen_fwft.curr_fwft_state\(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[0]\ => xpm_fifo_rst_inst_n_11,
      \count_value_i_reg[0]_0\(0) => rd_pntr_ext(0),
      \count_value_i_reg[1]\ => \^wr_rst_busy\,
      \count_value_i_reg[1]_0\(0) => \gen_fwft.count_rst\,
      \gen_fwft.curr_fwft_state_reg[0]\ => rdp_inst_n_13,
      \gen_fwft.empty_fwft_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => p_1_in,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => xpm_fifo_rst_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ => xpm_fifo_rst_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_1,
      \gwack.wr_ack_i_reg\ => xpm_fifo_rst_inst_n_5,
      overflow_i0 => overflow_i0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    soft_reset : out STD_LOGIC;
    sg_updt_error_reg : out STD_LOGIC;
    sg_updt_error_reg_0 : out STD_LOGIC;
    sg_updt_error_reg_1 : out STD_LOGIC;
    error_d1_reg : out STD_LOGIC;
    error_d1_reg_0 : out STD_LOGIC;
    error_d1_reg_1 : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg\ : out STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ : out STD_LOGIC;
    \ch2_delay_zero__6\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_6_out__2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_introut : out STD_LOGIC;
    rdy_to2 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    all_is_idle_d1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_new_reg[90]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_17_out : in STD_LOGIC;
    queue_sinit2 : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset_d1 : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_18_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module is
  signal \^gen_async_read.lite_rdata_cdc_from_reg[1]\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47\ : STD_LOGIC;
  signal \^gen_desc_reg_for_sg.error_pointer_set_reg\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal dmacr_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal dmacr_i_reg0 : STD_LOGIC;
  signal \^error_d1_reg\ : STD_LOGIC;
  signal \^error_d1_reg_0\ : STD_LOGIC;
  signal \^error_d1_reg_1\ : STD_LOGIC;
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_1_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_2_out : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal p_72_out : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^sg_updt_error_reg\ : STD_LOGIC;
  signal \^sg_updt_error_reg_0\ : STD_LOGIC;
  signal \^sg_updt_error_reg_1\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
begin
  \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ <= \^gen_async_read.lite_rdata_cdc_from_reg[1]\;
  \GEN_DESC_REG_FOR_SG.error_pointer_set_reg\ <= \^gen_desc_reg_for_sg.error_pointer_set_reg\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(17 downto 0) <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(17 downto 0);
  Q(25 downto 0) <= \^q\(25 downto 0);
  error_d1_reg <= \^error_d1_reg\;
  error_d1_reg_0 <= \^error_d1_reg_0\;
  error_d1_reg_1 <= \^error_d1_reg_1\;
  sg_updt_error_reg <= \^sg_updt_error_reg\;
  sg_updt_error_reg_0 <= \^sg_updt_error_reg_0\;
  sg_updt_error_reg_1 <= \^sg_updt_error_reg_1\;
  soft_reset <= \^soft_reset\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if
     port map (
      D(2 downto 0) => ip2axi_rddata(14 downto 12),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_1\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22 downto 6) => \^q\(25 downto 9),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5 downto 0) => \^q\(5 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(22 downto 6) => s2mm_taildesc(31 downto 15),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\(5 downto 0) => s2mm_taildesc(11 downto 6),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0),
      Q(2) => p_0_out(5),
      Q(1 downto 0) => p_0_out(3 downto 2),
      SR(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\,
      dly_irq_reg => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47\,
      dly_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13\,
      dma_decerr_reg => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\,
      dma_decerr_reg_0 => \^sg_updt_error_reg_1\,
      dma_interr_reg => \^sg_updt_error_reg\,
      dma_slverr_reg => \^sg_updt_error_reg_0\,
      dmacr_i(0) => dmacr_i(2),
      dmacr_i_reg0 => dmacr_i_reg0,
      \dmacr_i_reg[0]\ => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(0),
      \dmacr_i_reg[2]\ => \^soft_reset\,
      \dmacr_i_reg[31]\(15 downto 0) => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(17 downto 2),
      \dmacr_i_reg[4]\(1) => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(1),
      \dmacr_i_reg[4]\(0) => s2mm_dmacr(3),
      halted_reg => \^gen_desc_reg_for_sg.error_pointer_set_reg\,
      idle_reg => \^gen_async_read.lite_rdata_cdc_from_reg[1]\,
      ioc_irq_reg => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46\,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_2_out(3) => p_2_out(16),
      p_2_out(2 downto 0) => p_2_out(14 downto 12),
      rdy_to2 => rdy_to2,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => scndry_out,
      scndry_vect_out(27 downto 2) => p_1_out(31 downto 6),
      scndry_vect_out(1 downto 0) => p_1_out(4 downto 3),
      sg_decerr_reg => \^error_d1_reg_1\,
      sg_interr_reg => \^error_d1_reg\,
      sg_slverr_reg => \^error_d1_reg_0\,
      soft_reset_clr => soft_reset_clr
    );
\GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14
     port map (
      prmry_in => p_72_out,
      s2mm_introut => s2mm_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm
     port map (
      CO(0) => CO(0),
      D(2 downto 0) => ip2axi_rddata(14 downto 12),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(2) => p_0_out(5),
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\(1 downto 0) => p_0_out(3 downto 2),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ => \^gen_async_read.lite_rdata_cdc_from_reg[1]\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_1\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\,
      \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_0\ => \^gen_desc_reg_for_sg.error_pointer_set_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(16 downto 0) => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(17 downto 1),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \^q\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(2 downto 0) => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(2 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\,
      \GEN_S2MM.queue_dout2_new_reg[90]\(25 downto 0) => \GEN_S2MM.queue_dout2_new_reg[90]\(25 downto 0),
      \GEN_S2MM.reg2_reg[64]\(0) => D(0),
      Q(22 downto 6) => s2mm_taildesc(31 downto 15),
      Q(5 downto 0) => s2mm_taildesc(11 downto 6),
      S(5 downto 0) => S(5 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0) => s2mm_dmacr(3),
      all_is_idle_d1_reg => all_is_idle_d1_reg,
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      \ch2_delay_zero__6\ => \ch2_delay_zero__6\,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      dmacr_i(0) => dmacr_i(2),
      dmacr_i_reg0 => dmacr_i_reg0,
      error_d1_reg_0 => \^error_d1_reg\,
      error_d1_reg_1 => \^error_d1_reg_0\,
      error_d1_reg_2 => \^error_d1_reg_1\,
      error_d1_reg_3 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\,
      \ftch_error_addr_reg[31]\(25 downto 0) => \ftch_error_addr_reg[31]\(25 downto 0),
      introut_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_13\,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      p_17_out => p_17_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_2_out(3) => p_2_out(16),
      p_2_out(2 downto 0) => p_2_out(14 downto 12),
      \p_6_out__2\ => \p_6_out__2\,
      p_8_out => p_8_out,
      prmry_in => p_72_out,
      queue_sinit2 => queue_sinit2,
      s2mm_halted_clr_reg => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\(0),
      scndry_vect_out(27 downto 2) => p_1_out(31 downto 6),
      scndry_vect_out(1 downto 0) => p_1_out(4 downto 3),
      sg_ftch_error0 => sg_ftch_error0,
      sg_updt_error_reg_0 => \^sg_updt_error_reg\,
      sg_updt_error_reg_1 => \^sg_updt_error_reg_0\,
      sg_updt_error_reg_2 => \^sg_updt_error_reg_1\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_d1_reg => \^soft_reset\,
      soft_reset_re0 => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n_0 : out STD_LOGIC;
    s2mm_prmry_reset_out_n_1 : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_i_reg\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    rdy_to2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_ASYNC_READ.rvalid_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    counter0 : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module is
  signal \^gen_async_write.rdy_to2_cdc_from_reg\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : signal is "no";
  signal \GEN_RESET_FOR_S2MM.RESET_I_n_12\ : STD_LOGIC;
  signal \^gen_reset_for_s2mm.s2mm_soft_reset_done_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP of \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ : signal is "true";
  attribute equivalent_register_removal of \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ : signal is "no";
  signal \^soft_reset_clr\ : STD_LOGIC;
begin
  \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ <= \^gen_async_write.rdy_to2_cdc_from_reg\;
  \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ <= \^gen_reset_for_s2mm.s2mm_soft_reset_done_reg_0\;
  soft_reset_clr <= \^soft_reset_clr\;
\GEN_ASYNC_WRITE.awvalid_to2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_reset_for_s2mm.s2mm_soft_reset_done_reg_0\,
      O => \GEN_ASYNC_READ.rvalid_reg\
    );
\GEN_ASYNC_WRITE.rdy_to2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_async_write.rdy_to2_cdc_from_reg\,
      I1 => scndry_out,
      O => rdy_to2
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset
     port map (
      \GEN_ASYNC_RESET.scndry_resetn_i_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_i_reg\,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ => \GEN_RESET_FOR_S2MM.RESET_I_n_12\,
      SR(0) => SR(0),
      counter0 => counter0,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_reset_out_n_0 => s2mm_prmry_reset_out_n_0,
      s2mm_prmry_reset_out_n_1 => s2mm_prmry_reset_out_n_1,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      scndry_out => \^gen_reset_for_s2mm.s2mm_soft_reset_done_reg_0\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      soft_reset => soft_reset,
      soft_reset_clr => \^soft_reset_clr\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_S2MM.RESET_I_n_12\,
      Q => \^soft_reset_clr\,
      R => '0'
    );
REG_HRD_RST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      scndry_out => \^gen_reset_for_s2mm.s2mm_soft_reset_done_reg_0\
    );
REG_HRD_RST_OUT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \^gen_async_write.rdy_to2_cdc_from_reg\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_async_write.rdy_to2_cdc_from_reg\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  port (
    \m_axi_sg_wstrb[0]\ : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    ftch_done_reg : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_MSTR_SCC_n_4 : STD_LOGIC;
  signal I_RESET_n_2 : STD_LOGIC;
  signal I_RESET_n_3 : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal \^m_axi_sg_wstrb[0]\ : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_tag_reg1 : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  \m_axi_sg_wstrb[0]\ <= \^m_axi_sg_wstrb[0]\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl
     port map (
      Q(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb[0]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error,
      sm_set_error_reg => I_MSTR_SCC_n_4
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_21
     port map (
      D(2) => sig_rd_sts_okay_reg,
      D(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => Q(25 downto 0),
      Q(26) => I_CMD_STATUS_n_10,
      Q(25) => I_CMD_STATUS_n_11,
      Q(24) => I_CMD_STATUS_n_12,
      Q(23) => I_CMD_STATUS_n_13,
      Q(22) => I_CMD_STATUS_n_14,
      Q(21) => I_CMD_STATUS_n_15,
      Q(20) => I_CMD_STATUS_n_16,
      Q(19) => I_CMD_STATUS_n_17,
      Q(18) => I_CMD_STATUS_n_18,
      Q(17) => I_CMD_STATUS_n_19,
      Q(16) => I_CMD_STATUS_n_20,
      Q(15) => I_CMD_STATUS_n_21,
      Q(14) => I_CMD_STATUS_n_22,
      Q(13) => I_CMD_STATUS_n_23,
      Q(12) => I_CMD_STATUS_n_24,
      Q(11) => I_CMD_STATUS_n_25,
      Q(10) => I_CMD_STATUS_n_26,
      Q(9) => I_CMD_STATUS_n_27,
      Q(8) => I_CMD_STATUS_n_28,
      Q(7) => I_CMD_STATUS_n_29,
      Q(6) => I_CMD_STATUS_n_30,
      Q(5) => I_CMD_STATUS_n_31,
      Q(4) => I_CMD_STATUS_n_32,
      Q(3) => I_CMD_STATUS_n_33,
      Q(2) => I_CMD_STATUS_n_34,
      Q(1) => I_CMD_STATUS_n_35,
      Q(0) => sig_next_burst,
      SR(0) => \^sig_stream_rst\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done_reg => ftch_done_reg,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_0 => p_18_out_0,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => s_axis_ftch_cmd_tvalid_reg(0),
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_RESET_n_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => I_RESET_n_3,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \^m_axi_sg_wstrb[0]\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc
     port map (
      Q(26) => I_CMD_STATUS_n_10,
      Q(25) => I_CMD_STATUS_n_11,
      Q(24) => I_CMD_STATUS_n_12,
      Q(23) => I_CMD_STATUS_n_13,
      Q(22) => I_CMD_STATUS_n_14,
      Q(21) => I_CMD_STATUS_n_15,
      Q(20) => I_CMD_STATUS_n_16,
      Q(19) => I_CMD_STATUS_n_17,
      Q(18) => I_CMD_STATUS_n_18,
      Q(17) => I_CMD_STATUS_n_19,
      Q(16) => I_CMD_STATUS_n_20,
      Q(15) => I_CMD_STATUS_n_21,
      Q(14) => I_CMD_STATUS_n_22,
      Q(13) => I_CMD_STATUS_n_23,
      Q(12) => I_CMD_STATUS_n_24,
      Q(11) => I_CMD_STATUS_n_25,
      Q(10) => I_CMD_STATUS_n_26,
      Q(9) => I_CMD_STATUS_n_27,
      Q(8) => I_CMD_STATUS_n_28,
      Q(7) => I_CMD_STATUS_n_29,
      Q(6) => I_CMD_STATUS_n_30,
      Q(5) => I_CMD_STATUS_n_31,
      Q(4) => I_CMD_STATUS_n_32,
      Q(3) => I_CMD_STATUS_n_33,
      Q(2) => I_CMD_STATUS_n_34,
      Q(1) => I_CMD_STATUS_n_35,
      Q(0) => sig_next_burst,
      SR(0) => \^sig_stream_rst\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr_valid_reg_reg => I_MSTR_SCC_n_4,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_RESET_n_4,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      \sig_next_addr_reg_reg[31]\(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      sm_set_error => sm_set_error
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl
     port map (
      D(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      SR(0) => \^sig_stream_rst\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl
     port map (
      D(2) => sig_rd_sts_okay_reg,
      D(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      SR(0) => \^sig_stream_rst\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \m_axi_sg_wstrb[0]\ => \^m_axi_sg_wstrb[0]\,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      \sig_cmd_addr_reg_reg[6]\ => I_RESET_n_4,
      sig_coelsc_tag_reg1 => sig_coelsc_tag_reg1,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_2,
      sig_init_done_reg_0 => I_RESET_n_3,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2data_ready => sig_rsc2data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \sig_wdc_statcnt_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0),
      \sig_wdc_statcnt_reg[2]_0\(2 downto 0) => \sig_wdc_statcnt_reg[2]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \out\(16 downto 0),
      p_4_out => p_4_out,
      sel => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    lsig_push_strt_offset_reg : out STD_LOGIC;
    \sig_next_strt_offset_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_next_strt_offset_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_push_strt_offset_reg => lsig_push_strt_offset_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(13 downto 0) => \out\(13 downto 0),
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[2]\(1 downto 0) => \sig_next_strt_offset_reg[2]\(1 downto 0),
      \sig_next_strt_offset_reg[2]_0\(2 downto 0) => \sig_next_strt_offset_reg[2]_0\(2 downto 0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : out STD_LOGIC;
    lsig_set_eop : out STD_LOGIC;
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \storage_data_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\
     port map (
      D(0) => D(0),
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0) => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0),
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0) => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0),
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0) => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0),
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0) => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0),
      \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0) => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0) => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0) => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0),
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0) => \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      lsig_set_eop => lsig_set_eop,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(12 downto 0) => \out\(12 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_dre_tvalid_i_reg_0(0) => sig_dre_tvalid_i_reg_0(0),
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_tlast_out_reg_0 => sig_tlast_out_reg_0,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[13]\(12 downto 0) => \storage_data_reg[13]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\
     port map (
      SR(0) => SR(0),
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_22_out => p_22_out,
      sel => sig_calc_error_reg_reg,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
  port (
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[1]_0\ => \sig_dbeat_cntr_reg[1]_0\,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      \sig_next_strt_strb_reg_reg[14]\(6 downto 0) => \sig_next_strt_strb_reg_reg[14]\(6 downto 0),
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_1,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(13 downto 0) => sig_xfer_calc_err_reg_reg(13 downto 0),
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_byte_cntr : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_byte_cntr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    sig_dre_halted : in STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[0]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_flush_db2_reg : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_dre2ibtt_tstrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \^dout\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^sig_burst_dbeat_cntr_reg[5]\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_7_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^sig_flush_db1_reg\ : STD_LOGIC;
  signal \sig_xfer_len_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal xpm_fifo_base_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_26 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_27 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_28 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_29 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_30 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_31 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_33 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_34 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_35 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_36 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_9 : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_csm_state[2]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][32]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[5]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_21\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_3 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_2\ : label is "soft_lutpair118";
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
begin
  dout(12 downto 0) <= \^dout\(12 downto 0);
  \sig_burst_dbeat_cntr_reg[5]\ <= \^sig_burst_dbeat_cntr_reg[5]\;
  \sig_byte_cntr_reg[0]\ <= \^sig_byte_cntr_reg[0]\;
  sig_flush_db1_reg <= \^sig_flush_db1_reg\;
\FSM_sequential_sig_csm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \^dout\(12),
      I2 => sig_child_qual_first_of_2,
      O => sig_csm_state_ns1
    );
\GEN_MUXFARM_64.sig_shift_case_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEAAAAAAAA"
    )
        port map (
      I0 => sig_dre_halted,
      I1 => \sig_byte_cntr[10]_i_4_n_0\,
      I2 => full,
      I3 => \INCLUDE_PACKING.lsig_packer_full_reg\,
      I4 => p_1_in,
      I5 => sig_dre2ibtt_tvalid,
      O => \^sig_flush_db1_reg\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(5),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(6),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(7),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(9),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(10),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(11),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(12),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(13),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(14),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(15),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(16),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(17),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(18),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(19),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(20),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(21),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(22),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(23),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(32)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(33)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(34)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(35)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(36)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(5),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(37)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(6),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(38)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(7),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(39)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(24),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(40)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(25),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(41)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(26),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(42)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(27),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(43)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(28),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(44)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(29),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(45)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(30),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(46)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(31),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(47)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(32),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(48)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(33),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(49)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(34),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(50)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(35),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(51)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(36),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(52)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(37),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(53)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(38),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(54)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(39),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(55)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(56)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(57)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(58)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(59)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(5),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(60)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(5),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(61)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(6),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(62)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(7),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(6),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(7),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tdata(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00FFFF1D001D00"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => full,
      I5 => \INCLUDE_PACKING.lsig_packer_full_reg\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_tlast_out_reg,
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tstrb(0),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tstrb(1),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tstrb(2),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tstrb(3),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => sig_dre2ibtt_tstrb(4),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I3 => \^sig_byte_cntr_reg[0]\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]\,
      I1 => full,
      I2 => \INCLUDE_PACKING.lsig_packer_full_reg\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]\,
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]\,
      I1 => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8),
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(10),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh_reg[15]\(2)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(9),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh_reg[15]\(1)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(8),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh_reg[15]\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(7),
      I1 => sig_csm_pop_child_cmd,
      O => DI(7)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => DI(6)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => DI(5)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => DI(4)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => DI(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => DI(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => DI(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => DI(0)
    );
\sig_burst_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF808080FFFFFFFF"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]\,
      I1 => \sig_burst_dbeat_cntr_reg[4]\,
      I2 => Q(0),
      I3 => sig_tlast_out_reg,
      I4 => \^sig_byte_cntr_reg[0]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_burst_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA808"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I3 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      I4 => sig_tlast_out_reg,
      O => E(0)
    );
\sig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000222"
    )
        port map (
      I0 => sig_dre2ibtt_tvalid,
      I1 => p_1_in,
      I2 => \INCLUDE_PACKING.lsig_packer_full_reg\,
      I3 => full,
      I4 => \sig_byte_cntr[10]_i_4_n_0\,
      O => \^sig_byte_cntr_reg[0]\
    );
\sig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => xpm_fifo_base_inst_n_5,
      I1 => xpm_fifo_base_inst_n_6,
      I2 => xpm_fifo_base_inst_n_4,
      I3 => xpm_fifo_base_inst_n_7,
      I4 => xpm_fifo_base_inst_n_3,
      O => \sig_byte_cntr[10]_i_4_n_0\
    );
\sig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(10),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[10]_i_5_n_0\
    );
\sig_byte_cntr[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(9),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[10]_i_6_n_0\
    );
\sig_byte_cntr[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(8),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[10]_i_7_n_0\
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]\,
      I1 => wr_en,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr_reg[0]_0\(0)
    );
\sig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(4),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_10_n_0\
    );
\sig_byte_cntr[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => din(2),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      I3 => p_0_out(1),
      O => \sig_byte_cntr[7]_i_12_n_0\
    );
\sig_byte_cntr[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => din(1),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      I3 => p_0_out(0),
      O => \sig_byte_cntr[7]_i_13_n_0\
    );
\sig_byte_cntr[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_en,
      I1 => \^sig_byte_cntr_reg[0]\,
      O => sig_ld_byte_cntr
    );
\sig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => p_0_out(1),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_4_n_0\
    );
\sig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_5_n_0\
    );
\sig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(7),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_7_n_0\
    );
\sig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(6),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_8_n_0\
    );
\sig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => din(5),
      I1 => \^sig_byte_cntr_reg[0]\,
      I2 => wr_en,
      O => \sig_byte_cntr[7]_i_9_n_0\
    );
\sig_byte_cntr_reg[10]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sig_byte_cntr_reg[10]_i_3_n_6\,
      CO(0) => \sig_byte_cntr_reg[10]_i_3_n_7\,
      DI(7 downto 3) => \NLW_sig_byte_cntr_reg[10]_i_3_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \sig_byte_cntr_reg[10]\(10 downto 8),
      S(7 downto 3) => \NLW_sig_byte_cntr_reg[10]_i_3_S_UNCONNECTED\(7 downto 3),
      S(2) => \sig_byte_cntr[10]_i_5_n_0\,
      S(1) => \sig_byte_cntr[10]_i_6_n_0\,
      S(0) => \sig_byte_cntr[10]_i_7_n_0\
    );
\sig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(6) => \sig_byte_cntr_reg[7]_i_2_n_1\,
      CO(5) => \sig_byte_cntr_reg[7]_i_2_n_2\,
      CO(4) => \sig_byte_cntr_reg[7]_i_2_n_3\,
      CO(3) => \NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sig_byte_cntr_reg[7]_i_2_n_5\,
      CO(1) => \sig_byte_cntr_reg[7]_i_2_n_6\,
      CO(0) => \sig_byte_cntr_reg[7]_i_2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1),
      DI(2) => \sig_byte_cntr[7]_i_4_n_0\,
      DI(1) => \sig_byte_cntr[7]_i_5_n_0\,
      DI(0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0),
      O(7 downto 0) => \sig_byte_cntr_reg[10]\(7 downto 0),
      S(7) => \sig_byte_cntr[7]_i_7_n_0\,
      S(6) => \sig_byte_cntr[7]_i_8_n_0\,
      S(5) => \sig_byte_cntr[7]_i_9_n_0\,
      S(4) => \sig_byte_cntr[7]_i_10_n_0\,
      S(3) => \sig_byte_cntr_reg[3]\(1),
      S(2) => \sig_byte_cntr[7]_i_12_n_0\,
      S(1) => \sig_byte_cntr[7]_i_13_n_0\,
      S(0) => \sig_byte_cntr_reg[3]\(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]\,
      I1 => sig_tlast_out_reg,
      I2 => Q(0),
      I3 => \sig_burst_dbeat_cntr_reg[4]\,
      I4 => \^sig_burst_dbeat_cntr_reg[5]\,
      O => sig_clr_dbeat_cntr0_out
    );
sig_clr_dbc_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      I3 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      O => \^sig_burst_dbeat_cntr_reg[5]\
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_flush_db1_reg\,
      I1 => sig_flush_db2_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_flush_db1_reg_0
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(12),
      I2 => \^dout\(11),
      O => sig_xfer_is_seq_reg_reg
    );
\sig_xfer_len_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A6AAAAAAAAAAA"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \^dout\(4),
      I2 => \sig_child_addr_cntr_lsh_reg[0]\,
      I3 => \^dout\(3),
      I4 => \sig_child_addr_cntr_lsh_reg[3]\(0),
      I5 => \^dout\(5),
      O => \sig_xfer_len_reg_reg[2]\
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      I1 => \^dout\(6),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^dout\(7),
      O => D(0)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      I1 => \^dout\(7),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^dout\(6),
      I4 => \^dout\(8),
      O => D(1)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD40000002"
    )
        port map (
      I0 => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      I1 => \^dout\(8),
      I2 => \^dout\(6),
      I3 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I4 => \^dout\(7),
      I5 => \^dout\(9),
      O => D(2)
    );
\sig_xfer_len_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8800000"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \sig_child_addr_cntr_lsh_reg[3]\(0),
      I2 => \^dout\(3),
      I3 => \sig_child_addr_cntr_lsh_reg[0]\,
      I4 => \^dout\(4),
      O => \sig_xfer_len_reg[5]_i_3_n_0\
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \sig_xfer_len_reg[6]_i_2_n_0\,
      I1 => \^dout\(9),
      I2 => \^dout\(7),
      I3 => \sig_xfer_len_reg[6]_i_3_n_0\,
      I4 => \^dout\(8),
      I5 => \^dout\(10),
      O => D(3)
    );
\sig_xfer_len_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000002"
    )
        port map (
      I0 => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      I1 => \^dout\(7),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^dout\(6),
      I4 => \^dout\(8),
      O => \sig_xfer_len_reg[6]_i_2_n_0\
    );
\sig_xfer_len_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \^dout\(4),
      I2 => \sig_child_addr_cntr_lsh_reg[0]\,
      I3 => \^dout\(3),
      I4 => \sig_child_addr_cntr_lsh_reg[3]\(0),
      I5 => \^dout\(5),
      O => \sig_xfer_len_reg[6]_i_3_n_0\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => xpm_fifo_base_inst_n_33,
      almost_full => xpm_fifo_base_inst_n_10,
      data_valid => xpm_fifo_base_inst_n_34,
      dbiterr => xpm_fifo_base_inst_n_36,
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => \^dout\(12 downto 0),
      empty => empty,
      full => p_1_in,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => xpm_fifo_base_inst_n_8,
      prog_empty => xpm_fifo_base_inst_n_26,
      prog_full => xpm_fifo_base_inst_n_2,
      rd_clk => m_axi_s2mm_aclk,
      rd_data_count(3) => xpm_fifo_base_inst_n_27,
      rd_data_count(2) => xpm_fifo_base_inst_n_28,
      rd_data_count(1) => xpm_fifo_base_inst_n_29,
      rd_data_count(0) => xpm_fifo_base_inst_n_30,
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => sig_stream_rst,
      sbiterr => xpm_fifo_base_inst_n_35,
      sleep => '0',
      underflow => xpm_fifo_base_inst_n_31,
      wr_ack => xpm_fifo_base_inst_n_11,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => xpm_fifo_base_inst_n_3,
      wr_data_count(3) => xpm_fifo_base_inst_n_4,
      wr_data_count(2) => xpm_fifo_base_inst_n_5,
      wr_data_count(1) => xpm_fifo_base_inst_n_6,
      wr_data_count(0) => xpm_fifo_base_inst_n_7,
      wr_en => wr_en,
      wr_rst_busy => xpm_fifo_base_inst_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    \sig_data_skid_reg_reg[132]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo17_out : STD_LOGIC;
  signal \sig_data_reg_out[132]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[132]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_14_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_15_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_16_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_17_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_18_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_19_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_20_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_21_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_22_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_23_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_24_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_25_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_26_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[130]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[132]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[130]_i_4_n_0\ : STD_LOGIC;
  signal xpm_fifo_base_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_15 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_16 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_164 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_165 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_166 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_167 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_168 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_169 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_171 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_172 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_173 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_174 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_reg_out[128]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[128]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[129]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_17\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_19\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_20\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_21\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_23\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_24\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_26\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[130]_i_9\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[131]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[132]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[132]_i_12\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[132]_i_13\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[132]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[132]_i_7\ : label is "soft_lutpair89";
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 74752;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
begin
  dout(145 downto 0) <= \^dout\(145 downto 0);
  full <= \^full\;
\sig_data_reg_out[128]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_3_n_0\,
      I1 => \sig_data_skid_reg[130]_i_2_n_0\,
      I2 => \out\,
      I3 => Q(0),
      O => D(0)
    );
\sig_data_reg_out[129]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1FFFF1EE10000"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_3_n_0\,
      I1 => \sig_data_skid_reg[130]_i_2_n_0\,
      I2 => \sig_data_skid_reg[130]_i_5_n_0\,
      I3 => \sig_data_skid_reg_reg[130]_i_4_n_0\,
      I4 => \out\,
      I5 => Q(1),
      O => D(1)
    );
\sig_data_reg_out[131]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A9FFFF55A90000"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_2_n_0\,
      I1 => \sig_data_reg_out[132]_i_4_n_0\,
      I2 => \sig_data_skid_reg[132]_i_6_n_0\,
      I3 => \sig_data_reg_out[132]_i_3_n_0\,
      I4 => \out\,
      I5 => Q(2),
      O => D(2)
    );
\sig_data_reg_out[132]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AFFFF888A0000"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_2_n_0\,
      I1 => \sig_data_reg_out[132]_i_3_n_0\,
      I2 => \sig_data_skid_reg[132]_i_6_n_0\,
      I3 => \sig_data_reg_out[132]_i_4_n_0\,
      I4 => \out\,
      I5 => Q(3),
      O => D(3)
    );
\sig_data_reg_out[132]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_5_n_0\,
      I1 => \sig_data_skid_reg[132]_i_4_n_0\,
      I2 => \^dout\(128),
      I3 => \^dout\(131),
      I4 => \^dout\(135),
      I5 => \sig_data_skid_reg[132]_i_8_n_0\,
      O => \sig_data_reg_out[132]_i_3_n_0\
    );
\sig_data_reg_out[132]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_5_n_0\,
      I1 => \sig_data_skid_reg[132]_i_4_n_0\,
      O => \sig_data_reg_out[132]_i_4_n_0\
    );
\sig_data_skid_reg[128]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_3_n_0\,
      I1 => \sig_data_skid_reg[130]_i_2_n_0\,
      O => \sig_data_skid_reg_reg[132]\(0)
    );
\sig_data_skid_reg[129]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_3_n_0\,
      I1 => \sig_data_skid_reg[130]_i_2_n_0\,
      I2 => \sig_data_skid_reg[130]_i_5_n_0\,
      I3 => \sig_data_skid_reg_reg[130]_i_4_n_0\,
      O => \sig_data_skid_reg_reg[132]\(1)
    );
\sig_data_skid_reg[130]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1100EEF0EEFF110"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_2_n_0\,
      I1 => \sig_data_skid_reg[130]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[130]_i_4_n_0\,
      I3 => \sig_data_skid_reg[130]_i_5_n_0\,
      I4 => \sig_data_skid_reg[132]_i_5_n_0\,
      I5 => \sig_data_skid_reg[132]_i_4_n_0\,
      O => \sig_data_skid_reg_reg[132]\(2)
    );
\sig_data_skid_reg[130]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A01A"
    )
        port map (
      I0 => \^dout\(138),
      I1 => \^dout\(139),
      I2 => \^dout\(136),
      I3 => \^dout\(137),
      I4 => \sig_data_skid_reg[130]_i_19_n_0\,
      O => \sig_data_skid_reg[130]_i_10_n_0\
    );
\sig_data_skid_reg[130]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A10000"
    )
        port map (
      I0 => \^dout\(138),
      I1 => \^dout\(140),
      I2 => \^dout\(139),
      I3 => \^dout\(136),
      I4 => \^dout\(137),
      I5 => \sig_data_skid_reg[130]_i_20_n_0\,
      O => \sig_data_skid_reg[130]_i_11_n_0\
    );
\sig_data_skid_reg[130]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^dout\(128),
      I1 => \^dout\(131),
      I2 => \^dout\(130),
      O => \sig_data_skid_reg[130]_i_12_n_0\
    );
\sig_data_skid_reg[130]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551550"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_21_n_0\,
      I1 => \^dout\(130),
      I2 => \^dout\(131),
      I3 => \^dout\(133),
      I4 => \^dout\(135),
      I5 => \sig_data_skid_reg[130]_i_22_n_0\,
      O => \sig_data_skid_reg[130]_i_13_n_0\
    );
\sig_data_skid_reg[130]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00000100000001"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(134),
      I2 => \sig_data_skid_reg[130]_i_23_n_0\,
      I3 => \^dout\(131),
      I4 => \^dout\(132),
      I5 => \^dout\(130),
      O => \sig_data_skid_reg[130]_i_14_n_0\
    );
\sig_data_skid_reg[130]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45545554"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_24_n_0\,
      I1 => \^dout\(143),
      I2 => \^dout\(139),
      I3 => \^dout\(141),
      I4 => \^dout\(138),
      I5 => \sig_data_skid_reg[130]_i_25_n_0\,
      O => \sig_data_skid_reg[130]_i_15_n_0\
    );
\sig_data_skid_reg[130]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000000020002"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_26_n_0\,
      I1 => \^dout\(142),
      I2 => \^dout\(140),
      I3 => \^dout\(141),
      I4 => \^dout\(138),
      I5 => \^dout\(139),
      O => \sig_data_skid_reg[130]_i_16_n_0\
    );
\sig_data_skid_reg[130]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFEFFFFE"
    )
        port map (
      I0 => \^dout\(134),
      I1 => \^dout\(135),
      I2 => \^dout\(132),
      I3 => \^dout\(133),
      I4 => \^dout\(131),
      O => \sig_data_skid_reg[130]_i_17_n_0\
    );
\sig_data_skid_reg[130]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8009"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(132),
      I2 => \^dout\(135),
      I3 => \^dout\(134),
      O => \sig_data_skid_reg[130]_i_18_n_0\
    );
\sig_data_skid_reg[130]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEFFFFFE"
    )
        port map (
      I0 => \^dout\(142),
      I1 => \^dout\(143),
      I2 => \^dout\(141),
      I3 => \^dout\(139),
      I4 => \^dout\(140),
      O => \sig_data_skid_reg[130]_i_19_n_0\
    );
\sig_data_skid_reg[130]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_6_n_0\,
      I1 => \^dout\(130),
      I2 => \^dout\(129),
      I3 => \^dout\(128),
      I4 => \sig_data_skid_reg[130]_i_7_n_0\,
      I5 => \sig_data_skid_reg[130]_i_8_n_0\,
      O => \sig_data_skid_reg[130]_i_2_n_0\
    );
\sig_data_skid_reg[130]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FBE"
    )
        port map (
      I0 => \^dout\(143),
      I1 => \^dout\(141),
      I2 => \^dout\(140),
      I3 => \^dout\(142),
      O => \sig_data_skid_reg[130]_i_20_n_0\
    );
\sig_data_skid_reg[130]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD8D"
    )
        port map (
      I0 => \^dout\(132),
      I1 => \^dout\(135),
      I2 => \^dout\(134),
      I3 => \^dout\(131),
      I4 => \^dout\(129),
      O => \sig_data_skid_reg[130]_i_21_n_0\
    );
\sig_data_skid_reg[130]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800000000000044"
    )
        port map (
      I0 => \^dout\(135),
      I1 => \^dout\(130),
      I2 => \^dout\(129),
      I3 => \^dout\(134),
      I4 => \^dout\(132),
      I5 => \^dout\(133),
      O => \sig_data_skid_reg[130]_i_22_n_0\
    );
\sig_data_skid_reg[130]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout\(135),
      I1 => \^dout\(129),
      O => \sig_data_skid_reg[130]_i_23_n_0\
    );
\sig_data_skid_reg[130]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8DD"
    )
        port map (
      I0 => \^dout\(140),
      I1 => \^dout\(143),
      I2 => \^dout\(139),
      I3 => \^dout\(142),
      I4 => \^dout\(137),
      O => \sig_data_skid_reg[130]_i_24_n_0\
    );
\sig_data_skid_reg[130]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000801080000010"
    )
        port map (
      I0 => \^dout\(141),
      I1 => \^dout\(140),
      I2 => \^dout\(138),
      I3 => \^dout\(142),
      I4 => \^dout\(143),
      I5 => \^dout\(137),
      O => \sig_data_skid_reg[130]_i_25_n_0\
    );
\sig_data_skid_reg[130]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(137),
      I1 => \^dout\(143),
      O => \sig_data_skid_reg[130]_i_26_n_0\
    );
\sig_data_skid_reg[130]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^dout\(136),
      I1 => \^dout\(138),
      I2 => \^dout\(137),
      I3 => \sig_data_skid_reg[130]_i_9_n_0\,
      I4 => \sig_data_skid_reg[130]_i_10_n_0\,
      I5 => \sig_data_skid_reg[130]_i_11_n_0\,
      O => \sig_data_skid_reg[130]_i_3_n_0\
    );
\sig_data_skid_reg[130]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_15_n_0\,
      I1 => \^dout\(136),
      I2 => \^dout\(139),
      I3 => \^dout\(138),
      I4 => \sig_data_skid_reg[130]_i_16_n_0\,
      O => \sig_data_skid_reg[130]_i_5_n_0\
    );
\sig_data_skid_reg[130]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF6D6E9"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(132),
      I2 => \^dout\(135),
      I3 => \^dout\(134),
      I4 => \^dout\(131),
      O => \sig_data_skid_reg[130]_i_6_n_0\
    );
\sig_data_skid_reg[130]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008292"
    )
        port map (
      I0 => \^dout\(130),
      I1 => \^dout\(129),
      I2 => \^dout\(128),
      I3 => \^dout\(131),
      I4 => \sig_data_skid_reg[130]_i_17_n_0\,
      O => \sig_data_skid_reg[130]_i_7_n_0\
    );
\sig_data_skid_reg[130]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000820000"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_18_n_0\,
      I1 => \^dout\(130),
      I2 => \^dout\(131),
      I3 => \^dout\(128),
      I4 => \^dout\(129),
      I5 => \^dout\(132),
      O => \sig_data_skid_reg[130]_i_8_n_0\
    );
\sig_data_skid_reg[130]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFEBE69"
    )
        port map (
      I0 => \^dout\(139),
      I1 => \^dout\(140),
      I2 => \^dout\(141),
      I3 => \^dout\(142),
      I4 => \^dout\(143),
      O => \sig_data_skid_reg[130]_i_9_n_0\
    );
\sig_data_skid_reg[131]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555599A"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_2_n_0\,
      I1 => \sig_data_skid_reg[132]_i_6_n_0\,
      I2 => \sig_data_skid_reg[132]_i_5_n_0\,
      I3 => \sig_data_skid_reg[132]_i_4_n_0\,
      I4 => \sig_data_skid_reg[132]_i_3_n_0\,
      O => \sig_data_skid_reg_reg[132]\(3)
    );
\sig_data_skid_reg[132]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAA8"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_2_n_0\,
      I1 => \sig_data_skid_reg[132]_i_3_n_0\,
      I2 => \sig_data_skid_reg[132]_i_4_n_0\,
      I3 => \sig_data_skid_reg[132]_i_5_n_0\,
      I4 => \sig_data_skid_reg[132]_i_6_n_0\,
      O => \sig_data_skid_reg_reg[132]\(4)
    );
\sig_data_skid_reg[132]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF22FFFFEFEFEFFF"
    )
        port map (
      I0 => \^dout\(128),
      I1 => \^dout\(129),
      I2 => \^dout\(134),
      I3 => \^dout\(135),
      I4 => \^dout\(131),
      I5 => \^dout\(130),
      O => \sig_data_skid_reg[132]_i_10_n_0\
    );
\sig_data_skid_reg[132]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5DFFFFFF5DFF1F"
    )
        port map (
      I0 => \^dout\(139),
      I1 => \^dout\(143),
      I2 => \^dout\(142),
      I3 => \^dout\(136),
      I4 => \^dout\(138),
      I5 => \^dout\(137),
      O => \sig_data_skid_reg[132]_i_11_n_0\
    );
\sig_data_skid_reg[132]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^dout\(142),
      I1 => \^dout\(143),
      I2 => \^dout\(137),
      O => \sig_data_skid_reg[132]_i_12_n_0\
    );
\sig_data_skid_reg[132]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dout\(139),
      I1 => \^dout\(138),
      O => \sig_data_skid_reg[132]_i_13_n_0\
    );
\sig_data_skid_reg[132]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^dout\(141),
      I1 => \^dout\(142),
      I2 => \^dout\(140),
      I3 => \^dout\(137),
      I4 => \^dout\(143),
      I5 => \sig_data_skid_reg[132]_i_7_n_0\,
      O => \sig_data_skid_reg[132]_i_2_n_0\
    );
\sig_data_skid_reg[132]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_8_n_0\,
      I1 => \^dout\(135),
      I2 => \^dout\(131),
      I3 => \^dout\(128),
      O => \sig_data_skid_reg[132]_i_3_n_0\
    );
\sig_data_skid_reg[132]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888888DC"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(132),
      I2 => \^dout\(128),
      I3 => \sig_data_skid_reg[132]_i_9_n_0\,
      I4 => \^dout\(134),
      I5 => \sig_data_skid_reg[132]_i_10_n_0\,
      O => \sig_data_skid_reg[132]_i_4_n_0\
    );
\sig_data_skid_reg[132]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5070507000330030"
    )
        port map (
      I0 => \sig_data_skid_reg[132]_i_11_n_0\,
      I1 => \sig_data_skid_reg[132]_i_12_n_0\,
      I2 => \^dout\(140),
      I3 => \sig_data_skid_reg[132]_i_13_n_0\,
      I4 => \^dout\(136),
      I5 => \^dout\(141),
      O => \sig_data_skid_reg[132]_i_5_n_0\
    );
\sig_data_skid_reg[132]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7771"
    )
        port map (
      I0 => \sig_data_skid_reg[130]_i_5_n_0\,
      I1 => \sig_data_skid_reg_reg[130]_i_4_n_0\,
      I2 => \sig_data_skid_reg[130]_i_3_n_0\,
      I3 => \sig_data_skid_reg[130]_i_2_n_0\,
      O => \sig_data_skid_reg[132]_i_6_n_0\
    );
\sig_data_skid_reg[132]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout\(138),
      I1 => \^dout\(139),
      I2 => \^dout\(136),
      O => \sig_data_skid_reg[132]_i_7_n_0\
    );
\sig_data_skid_reg[132]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(132),
      I2 => \^dout\(134),
      I3 => \^dout\(129),
      I4 => \^dout\(130),
      O => \sig_data_skid_reg[132]_i_8_n_0\
    );
\sig_data_skid_reg[132]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^dout\(129),
      I1 => \^dout\(135),
      I2 => \^dout\(130),
      I3 => \^dout\(131),
      O => \sig_data_skid_reg[132]_i_9_n_0\
    );
\sig_data_skid_reg_reg[130]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[130]_i_13_n_0\,
      I1 => \sig_data_skid_reg[130]_i_14_n_0\,
      O => \sig_data_skid_reg_reg[130]_i_4_n_0\,
      S => \sig_data_skid_reg[130]_i_12_n_0\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => xpm_fifo_base_inst_n_171,
      almost_full => xpm_fifo_base_inst_n_15,
      data_valid => xpm_fifo_base_inst_n_172,
      dbiterr => xpm_fifo_base_inst_n_174,
      din(145 downto 0) => din(145 downto 0),
      dout(145 downto 0) => \^dout\(145 downto 0),
      empty => empty,
      full => \^full\,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => xpm_fifo_base_inst_n_13,
      prog_empty => xpm_fifo_base_inst_n_164,
      prog_full => xpm_fifo_base_inst_n_2,
      rd_clk => m_axi_s2mm_aclk,
      rd_data_count(3) => xpm_fifo_base_inst_n_165,
      rd_data_count(2) => xpm_fifo_base_inst_n_166,
      rd_data_count(1) => xpm_fifo_base_inst_n_167,
      rd_data_count(0) => xpm_fifo_base_inst_n_168,
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => sig_stream_rst,
      sbiterr => xpm_fifo_base_inst_n_173,
      sleep => '0',
      underflow => xpm_fifo_base_inst_n_169,
      wr_ack => xpm_fifo_base_inst_n_16,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(9) => xpm_fifo_base_inst_n_3,
      wr_data_count(8) => xpm_fifo_base_inst_n_4,
      wr_data_count(7) => xpm_fifo_base_inst_n_5,
      wr_data_count(6) => xpm_fifo_base_inst_n_6,
      wr_data_count(5) => xpm_fifo_base_inst_n_7,
      wr_data_count(4) => xpm_fifo_base_inst_n_8,
      wr_data_count(3) => xpm_fifo_base_inst_n_9,
      wr_data_count(2) => xpm_fifo_base_inst_n_10,
      wr_data_count(1) => xpm_fifo_base_inst_n_11,
      wr_data_count(0) => xpm_fifo_base_inst_n_12,
      wr_en => lsig_good_push2fifo17_out,
      wr_rst_busy => xpm_fifo_base_inst_n_14
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_packer_full_reg\,
      I1 => \^full\,
      O => lsig_good_push2fifo17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal \sig_init_done_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair256";
begin
  sig_init_reg2_reg <= \^sig_init_reg2_reg\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_csm_pop_child_cmd,
      O => sig_child_error_reg_reg(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_reg_0
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_done_reg_1
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => \^sig_init_reg2_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_init_done_reg_2
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_done_reg_3
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => \^sig_init_reg2_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_3,
      O => \sig_init_done_i_1__6_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__6_n_0\,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg2_reg\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_psm_pop_input_cmd,
      O => \sig_input_addr_reg_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    sig_init_done : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => sel,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => sig_push_coelsc_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 0) => \out\(16 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    lsig_push_strt_offset_reg : out STD_LOGIC;
    \sig_next_strt_offset_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ : out STD_LOGIC;
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \sig_next_strt_offset_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair228";
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_push_strt_offset_reg => lsig_push_strt_offset_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(13 downto 0) => \out\(13 downto 0),
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[2]\(1 downto 0) => \sig_next_strt_offset_reg[2]\(1 downto 0),
      \sig_next_strt_offset_reg[2]_0\(2 downto 0) => \sig_next_strt_offset_reg[2]_0\(2 downto 0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => \sig_init_done_i_1__0_n_0\
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2\,
      I1 => SR(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_reg_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__0_n_0\,
      Q => sig_init_done_0,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : out STD_LOGIC;
    lsig_set_eop : out STD_LOGIC;
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \storage_data_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\
     port map (
      D(0) => D(0),
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0) => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0),
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0) => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0),
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0) => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0),
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0) => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0),
      \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0) => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0) => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0) => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0),
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0) => \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => \^sr\(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      lsig_set_eop => lsig_set_eop,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(12 downto 0) => \out\(12 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_dre_tvalid_i_reg_0(0) => sig_dre_tvalid_i_reg_0(0),
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_inhibit_rdy_n_reg => \^sig_inhibit_rdy_n\,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_tlast_out_reg_0 => sig_tlast_out_reg_0,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[13]\(12 downto 0) => \storage_data_reg[13]\(12 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sr\(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_reg,
      I4 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sr\(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sr\(0),
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  port (
    sig_init_done : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\
     port map (
      SR(0) => SR(0),
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_calc_error_reg_reg => sel,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg2_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  port (
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[2]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      Q(6 downto 0) => Q(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[1]\ => \sig_dbeat_cntr_reg[1]\,
      \sig_dbeat_cntr_reg[1]_0\ => \sig_dbeat_cntr_reg[1]_0\,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr_reg[2]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => \^sig_inhibit_rdy_n_reg_0\,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      \sig_next_strt_strb_reg_reg[14]\(6 downto 0) => \sig_next_strt_strb_reg_reg[14]\(6 downto 0),
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_1,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(13 downto 0) => sig_xfer_calc_err_reg_reg(13 downto 0),
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  port (
    sig_init_done : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      p_2_out => p_2_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(0) => sig_data2wsc_calc_err_reg(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_wdc_statcnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \sig_wdc_statcnt_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => sig_push_coelsc_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[2]\(1 downto 0) => \sig_wdc_statcnt_reg[2]\(1 downto 0),
      \sig_wdc_statcnt_reg[2]_0\(2 downto 0) => \sig_wdc_statcnt_reg[2]_0\(2 downto 0)
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_byte_cntr : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_byte_cntr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    sig_dre_halted : in STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[0]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_flush_db2_reg : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_dre2ibtt_tstrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
begin
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0) => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(1 downto 0) => p_0_out(1 downto 0),
      rd_en => rd_en,
      \sig_burst_dbeat_cntr_reg[4]\ => \sig_burst_dbeat_cntr_reg[4]\,
      \sig_burst_dbeat_cntr_reg[5]\ => \sig_burst_dbeat_cntr_reg[5]\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      \sig_byte_cntr_reg[10]\(10 downto 0) => \sig_byte_cntr_reg[10]\(10 downto 0),
      \sig_byte_cntr_reg[3]\(1 downto 0) => \sig_byte_cntr_reg[3]\(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[0]\ => \sig_child_addr_cntr_lsh_reg[0]\,
      \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0) => \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[3]\(0) => \sig_child_addr_cntr_lsh_reg[3]\(0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_dre2ibtt_tdata(39 downto 0) => sig_dre2ibtt_tdata(39 downto 0),
      sig_dre2ibtt_tstrb(4 downto 0) => sig_dre2ibtt_tstrb(4 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted => sig_dre_halted,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      \sig_xfer_len_reg_reg[2]\ => \sig_xfer_len_reg_reg[2]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    \sig_data_skid_reg_reg[132]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
begin
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      din(145 downto 0) => din(145 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => rd_en,
      \sig_data_skid_reg_reg[132]\(4 downto 0) => \sig_data_skid_reg_reg[132]\(4 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    sig_init_reg2_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_csm_ld_xfer : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_next_addr_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_calc_error_reg_reg_0(0) <= \^sig_calc_error_reg_reg_0\(0);
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\
     port map (
      SR(0) => SR(0),
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41) => \^sig_calc_error_reg_reg_0\(0),
      \out\(40 downto 39) => p_1_out(47 downto 46),
      \out\(38 downto 0) => p_1_out(42 downto 4),
      p_22_out => p_22_out,
      sel => sig_wr_fifo,
      sig_addr_reg_empty_reg => \^sig_addr_reg_empty\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_init_done => sig_init_done,
      sig_init_reg2_reg => sig_init_reg2_reg,
      sig_posted_to_axi_2_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in_1,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => \^sig_calc_error_reg_reg_0\(0),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => m_axi_s2mm_awready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_s2mm_awlen(6),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  port (
    \out\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    \sig_max_first_increment_reg[1]_0\ : out STD_LOGIC;
    sig_cmd_empty_reg_0 : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[13]\ : out STD_LOGIC;
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_advance_pipe_data117_out : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg_0 : in STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_pass_mux_bus[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    \sig_realign_btt_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sig_next_strt_offset_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_init_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \sig_data_reg_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_5 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_8 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_21 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_34 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_13 : STD_LOGIC;
  signal SLICE_INSERTION_n_14 : STD_LOGIC;
  signal SLICE_INSERTION_n_4 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ld_btt_cntr_reg1\ : STD_LOGIC;
  signal ld_btt_cntr_reg10 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal ld_btt_cntr_reg30 : STD_LOGIC;
  signal lsig_set_eop : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal \sig_btt_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[13]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_7 : STD_LOGIC;
  signal \^sig_cmd_empty_reg_0\ : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_fifo_mssai0 : STD_LOGIC;
  signal sig_fifo_mssai00_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal sig_max_first_increment0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_max_first_increment[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_max_first_increment_reg[1]_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_scatter2dre_tstrb : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_strm_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal \^storage_data_reg[13]\ : STD_LOGIC;
  signal NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_btt_cntr_prv0_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_btt_cntr_prv0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_btt_cntr_prv0_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[0]_i_1__0\ : label is "soft_lutpair222";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_fifo_mssai[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_fifo_mssai[2]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_max_first_increment[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_max_first_increment[2]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[0]_i_1\ : label is "soft_lutpair222";
begin
  CO(0) <= \^co\(0);
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  SR(0) <= \^sr\(0);
  ld_btt_cntr_reg1 <= \^ld_btt_cntr_reg1\;
  sig_cmd_empty_reg_0 <= \^sig_cmd_empty_reg_0\;
  sig_dre_tvalid_i_reg <= \^sig_dre_tvalid_i_reg\;
  \sig_max_first_increment_reg[1]_0\ <= \^sig_max_first_increment_reg[1]_0\;
  \storage_data_reg[13]\ <= \^storage_data_reg[13]\;
I_MSSAI_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
     port map (
      D(0) => \^co\(0),
      E(0) => E(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(8 downto 0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(8 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(8 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(8 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(8 downto 0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(8 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(8 downto 0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(8 downto 0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(8 downto 0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(8 downto 0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(7 downto 0) => sig_strm_tstrb(7 downto 0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(8 downto 0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(8 downto 0),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\(0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\(7 downto 0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(7 downto 0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(8),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1\(0),
      \INFERRED_GEN.cnt_i_reg[4]\ => \^inferred_gen.cnt_i_reg[1]\,
      Q(0) => sig_rd_empty,
      SR(0) => \^sr\(0),
      ld_btt_cntr_reg10 => ld_btt_cntr_reg10,
      ld_btt_cntr_reg3_reg(0) => \^storage_data_reg[13]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_MSSAI_SKID_BUF_n_8,
      sig_cmd_empty_reg => \^sig_cmd_empty_reg_0\,
      sig_cmd_full_reg(0) => sig_btt_cntr03_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_data_reg_out_reg[63]_0\(63 downto 0) => \sig_data_reg_out_reg[63]\(63 downto 0),
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_eop_halt_xfer_reg => \^sig_dre_tvalid_i_reg\,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_init_reg_reg_0(0) => sig_init_reg_reg_0(0),
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_m_valid_out_reg_0 => I_TSTRB_FIFO_n_21,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[0]_0\ => sig_strm_tvalid,
      \sig_mssa_index_reg_out_reg[0]_1\ => I_MSSAI_SKID_BUF_n_5,
      sig_scatter2dre_tstrb(0) => sig_scatter2dre_tstrb(7),
      sig_sm_ld_dre_cmd_reg => sig_btt_eq_0_i_2_n_0,
      sig_sm_ld_dre_cmd_reg_0 => sig_btt_eq_0_i_3_n_0,
      sig_sm_ld_dre_cmd_reg_1 => sig_btt_eq_0_i_4_n_0,
      \sig_strb_reg_out_reg[4]_0\ => I_TSTRB_FIFO_n_34,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      \storage_data_reg[13]\(12) => sig_tstrb_fifo_data_out(13),
      \storage_data_reg[13]\(11 downto 0) => sig_tstrb_fifo_data_out(11 downto 0)
    );
I_TSTRB_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\
     port map (
      D(0) => D(0),
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0) => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0),
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0) => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0),
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0) => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0),
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0) => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0),
      \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0) => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0) => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => I_TSTRB_FIFO_n_34,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0) => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0) => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(0) => sig_scatter2dre_tstrb(7),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0) => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0) => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0) => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0),
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0) => \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => I_TSTRB_FIFO_n_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^inferred_gen.cnt_i_reg[1]\,
      Q(0) => sig_rd_empty,
      SR(0) => sig_eop_sent_reg0,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      lsig_set_eop => lsig_set_eop,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(12) => sig_tstrb_fifo_data_out(13),
      \out\(11 downto 0) => sig_tstrb_fifo_data_out(11 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_tvalid_i_reg => sig_advance_pipe_data117_out,
      sig_dre_tvalid_i_reg_0(0) => sig_dre_tvalid_i_reg_0(0),
      sig_eop_halt_xfer_reg => \^sig_dre_tvalid_i_reg\,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_m_valid_out_reg => sig_strm_tvalid,
      sig_m_valid_out_reg_0 => I_MSSAI_SKID_BUF_n_5,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(0),
      sig_s_ready_dup_reg => I_TSTRB_FIFO_n_21,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_strm_tstrb(7 downto 0),
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_tlast_out_reg_0 => sig_tlast_out_reg_0,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[13]\(12) => slice_insert_data(13),
      \storage_data_reg[13]\(11 downto 0) => slice_insert_data(11 downto 0)
    );
SLICE_INSERTION: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
     port map (
      D(0) => \^co\(0),
      DI(1) => SLICE_INSERTION_n_11,
      DI(0) => SLICE_INSERTION_n_12,
      E(0) => sig_btt_cntr03_out,
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(12) => slice_insert_data(13),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(11 downto 0) => slice_insert_data(11 downto 0),
      Q(2) => \sig_max_first_increment_reg_n_0_[2]\,
      Q(1) => \sig_max_first_increment_reg_n_0_[1]\,
      Q(0) => \sig_max_first_increment_reg_n_0_[0]\,
      S(6) => SLICE_INSERTION_n_4,
      S(5) => SLICE_INSERTION_n_5,
      S(4) => SLICE_INSERTION_n_6,
      S(3) => SLICE_INSERTION_n_7,
      S(2) => SLICE_INSERTION_n_8,
      S(1) => SLICE_INSERTION_n_9,
      S(0) => SLICE_INSERTION_n_10,
      SR(0) => SLICE_INSERTION_n_13,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(13 downto 0) => sig_btt_cntr_dup(13 downto 0),
      \sig_btt_cntr_reg[13]\(13) => \sig_btt_cntr_reg_n_0_[13]\,
      \sig_btt_cntr_reg[13]\(12) => \sig_btt_cntr_reg_n_0_[12]\,
      \sig_btt_cntr_reg[13]\(11) => \sig_btt_cntr_reg_n_0_[11]\,
      \sig_btt_cntr_reg[13]\(10) => \sig_btt_cntr_reg_n_0_[10]\,
      \sig_btt_cntr_reg[13]\(9) => \sig_btt_cntr_reg_n_0_[9]\,
      \sig_btt_cntr_reg[13]\(8) => \sig_btt_cntr_reg_n_0_[8]\,
      \sig_btt_cntr_reg[13]\(7) => \sig_btt_cntr_reg_n_0_[7]\,
      \sig_btt_cntr_reg[13]\(6) => \sig_btt_cntr_reg_n_0_[6]\,
      \sig_btt_cntr_reg[13]\(5) => \sig_btt_cntr_reg_n_0_[5]\,
      \sig_btt_cntr_reg[13]\(4) => \sig_btt_cntr_reg_n_0_[4]\,
      \sig_btt_cntr_reg[13]\(3) => \sig_btt_cntr_reg_n_0_[3]\,
      \sig_btt_cntr_reg[13]\(2 downto 0) => sig_btt_cntr(2 downto 0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full_reg => \^sig_max_first_increment_reg[1]_0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_curr_strt_offset_reg[2]\(2 downto 0) => sig_curr_strt_offset(2 downto 0),
      sig_eop_sent_reg => sig_eop_sent_reg,
      \sig_fifo_mssai_reg[2]\(2 downto 0) => sig_fifo_mssai(2 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_max_first_increment_reg[1]\(0) => SLICE_INSERTION_n_14,
      \sig_max_first_increment_reg[3]\ => \sig_max_first_increment_reg_n_0_[3]\,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[13]_0\(0) => \^storage_data_reg[13]\
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ld_btt_cntr_reg1_reg_0,
      Q => \^ld_btt_cntr_reg1\,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => \^ld_btt_cntr_reg1\,
      Q => ld_btt_cntr_reg2,
      R => ld_btt_cntr_reg10
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => ld_btt_cntr_reg2,
      O => ld_btt_cntr_reg30
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg30,
      Q => ld_btt_cntr_reg3,
      R => ld_btt_cntr_reg10
    );
\sig_btt_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(0),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(0),
      O => \sig_btt_cntr[0]_i_1__0_n_0\
    );
\sig_btt_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(10),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(10),
      O => \sig_btt_cntr[10]_i_1__0_n_0\
    );
\sig_btt_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(11),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(11),
      O => \sig_btt_cntr[11]_i_1__0_n_0\
    );
\sig_btt_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(12),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(12),
      O => \sig_btt_cntr[12]_i_1__0_n_0\
    );
\sig_btt_cntr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(13),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(13),
      O => \sig_btt_cntr[13]_i_3_n_0\
    );
\sig_btt_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(1),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(1),
      O => \sig_btt_cntr[1]_i_1__0_n_0\
    );
\sig_btt_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(2),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(2),
      O => \sig_btt_cntr[2]_i_1__0_n_0\
    );
\sig_btt_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(3),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(3),
      O => \sig_btt_cntr[3]_i_1__0_n_0\
    );
\sig_btt_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(4),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(4),
      O => \sig_btt_cntr[4]_i_1__0_n_0\
    );
\sig_btt_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(5),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(5),
      O => \sig_btt_cntr[5]_i_1__0_n_0\
    );
\sig_btt_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(6),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(6),
      O => \sig_btt_cntr[6]_i_1__0_n_0\
    );
\sig_btt_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(7),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(7),
      O => \sig_btt_cntr[7]_i_1__0_n_0\
    );
\sig_btt_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(8),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(8),
      O => \sig_btt_cntr[8]_i_1__0_n_0\
    );
\sig_btt_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realign_btt_reg_reg[13]\(9),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(9),
      O => \sig_btt_cntr[9]_i_1__0_n_0\
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[0]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(0),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[10]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(10),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[11]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(11),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[12]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(12),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[13]_i_3_n_0\,
      Q => sig_btt_cntr_dup(13),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[1]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(1),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[2]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(2),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[3]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(3),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[4]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(4),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[5]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(5),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[6]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(6),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[7]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(7),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[8]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(8),
      R => \^sr\(0)
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[9]_i_1__0_n_0\,
      Q => sig_btt_cntr_dup(9),
      R => \^sr\(0)
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr_prv0_carry_n_0,
      CO(6) => sig_btt_cntr_prv0_carry_n_1,
      CO(5) => sig_btt_cntr_prv0_carry_n_2,
      CO(4) => sig_btt_cntr_prv0_carry_n_3,
      CO(3) => NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_cntr_prv0_carry_n_5,
      CO(1) => sig_btt_cntr_prv0_carry_n_6,
      CO(0) => sig_btt_cntr_prv0_carry_n_7,
      DI(7 downto 0) => sig_btt_cntr_dup(7 downto 0),
      O(7 downto 0) => sig_btt_cntr_prv0(7 downto 0),
      S(7) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(6) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(5) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(4) => sig_btt_cntr_prv0_carry_i_4_n_0,
      S(3) => sig_btt_cntr_prv0_carry_i_5_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_6_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_7_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CO(3) => \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_7\,
      DI(7 downto 6) => \NLW_sig_btt_cntr_prv0_carry__0_DI_UNCONNECTED\(7 downto 6),
      DI(5) => '0',
      DI(4 downto 0) => sig_btt_cntr_dup(12 downto 8),
      O(7 downto 6) => \NLW_sig_btt_cntr_prv0_carry__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sig_btt_cntr_prv0(13 downto 8),
      S(7 downto 6) => \NLW_sig_btt_cntr_prv0_carry__0_S_UNCONNECTED\(7 downto 6),
      S(5) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(4) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(3) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_5_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_6_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[13]\,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_5_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_6_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
sig_btt_cntr_prv0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_max_first_increment_reg_n_0_[3]\,
      I2 => \^co\(0),
      I3 => \sig_btt_cntr_reg_n_0_[3]\,
      O => sig_btt_cntr_prv0_carry_i_5_n_0
    );
sig_btt_cntr_prv0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_max_first_increment_reg_n_0_[2]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(2),
      O => sig_btt_cntr_prv0_carry_i_6_n_0
    );
sig_btt_cntr_prv0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_max_first_increment_reg_n_0_[1]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(1),
      O => sig_btt_cntr_prv0_carry_i_7_n_0
    );
sig_btt_cntr_prv0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[0]_i_1__0_n_0\,
      Q => sig_btt_cntr(0),
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[10]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[11]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[12]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[13]_i_3_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[1]_i_1__0_n_0\,
      Q => sig_btt_cntr(1),
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[2]_i_1__0_n_0\,
      Q => sig_btt_cntr(2),
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[3]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[4]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[5]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[6]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[7]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[8]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => \sig_btt_cntr[9]_i_1__0_n_0\,
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \sig_btt_cntr[9]_i_1__0_n_0\,
      I1 => \sig_realign_btt_reg_reg[13]\(5),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(5),
      I4 => \sig_btt_cntr[12]_i_1__0_n_0\,
      I5 => \sig_btt_cntr[8]_i_1__0_n_0\,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \sig_btt_cntr[3]_i_1__0_n_0\,
      I1 => \sig_realign_btt_reg_reg[13]\(13),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(13),
      I4 => \sig_btt_cntr[7]_i_1__0_n_0\,
      I5 => \sig_btt_cntr[10]_i_1__0_n_0\,
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr[1]_i_1__0_n_0\,
      I1 => \sig_btt_cntr[4]_i_1__0_n_0\,
      I2 => \sig_btt_cntr[6]_i_1__0_n_0\,
      I3 => \sig_btt_cntr[2]_i_1__0_n_0\,
      I4 => \sig_btt_cntr[0]_i_1__0_n_0\,
      I5 => \sig_btt_cntr[11]_i_1__0_n_0\,
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_8,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED(7),
      CO(6) => \^co\(0),
      CO(5) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(4) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CO(3) => NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_5,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_6,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_7,
      DI(7) => NLW_sig_btt_lteq_max_first_incr0_carry_DI_UNCONNECTED(7),
      DI(6 downto 2) => B"00000",
      DI(1) => SLICE_INSERTION_n_11,
      DI(0) => SLICE_INSERTION_n_12,
      O(7 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => NLW_sig_btt_lteq_max_first_incr0_carry_S_UNCONNECTED(7),
      S(6) => SLICE_INSERTION_n_4,
      S(5) => SLICE_INSERTION_n_5,
      S(4) => SLICE_INSERTION_n_6,
      S(3) => SLICE_INSERTION_n_7,
      S(2) => SLICE_INSERTION_n_8,
      S(1) => SLICE_INSERTION_n_9,
      S(0) => SLICE_INSERTION_n_10
    );
sig_cmd_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '0',
      Q => p_9_out_0,
      S => \^sig_cmd_empty_reg_0\
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '1',
      Q => \^sig_max_first_increment_reg[1]_0\,
      R => \^sig_cmd_empty_reg_0\
    );
\sig_curr_strt_offset[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => \^sig_max_first_increment_reg[1]_0\,
      O => sig_ld_cmd
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^q\(0),
      Q => sig_curr_strt_offset(0),
      R => SLICE_INSERTION_n_13
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^q\(1),
      Q => sig_curr_strt_offset(1),
      R => SLICE_INSERTION_n_13
    );
\sig_curr_strt_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^q\(2),
      Q => sig_curr_strt_offset(2),
      R => SLICE_INSERTION_n_13
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_reg_0,
      Q => \^sig_dre_tvalid_i_reg\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsig_set_eop,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => sig_fifo_mssai00_in(1)
    );
\sig_fifo_mssai[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ld_btt_cntr_reg1\,
      I1 => ld_btt_cntr_reg2,
      O => sig_fifo_mssai0
    );
\sig_fifo_mssai[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => sig_fifo_mssai00_in(2)
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => sig_fifo_mssai00_in(1),
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => sig_fifo_mssai00_in(2),
      Q => sig_fifo_mssai(2),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => sig_max_first_increment0(1)
    );
\sig_max_first_increment[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \sig_max_first_increment[2]_i_2_n_0\
    );
\sig_max_first_increment[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF01FF01FF0100"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_ld_cmd,
      I4 => \^storage_data_reg[13]\,
      I5 => \sig_max_first_increment_reg_n_0_[3]\,
      O => \sig_max_first_increment[3]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^q\(0),
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => SLICE_INSERTION_n_14
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_max_first_increment0(1),
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => SLICE_INSERTION_n_14
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \sig_max_first_increment[2]_i_2_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => SLICE_INSERTION_n_14
    );
\sig_max_first_increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[3]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[3]\,
      R => sig_stream_rst
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sig_realign_btt_reg_reg[13]\(0),
      O => \p_0_in__0\(0)
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \sig_next_strt_offset_reg[0]_0\(0),
      Q => \^q\(1),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \sig_next_strt_offset_reg[0]_0\(1),
      Q => \^q\(2),
      R => sig_eop_sent_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_byte_cntr : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_byte_cntr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    sig_dre_halted : in STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[0]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_flush_db2_reg : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_dre2ibtt_tstrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0) => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(1 downto 0) => p_0_out(1 downto 0),
      rd_en => rd_en,
      \sig_burst_dbeat_cntr_reg[4]\ => \sig_burst_dbeat_cntr_reg[4]\,
      \sig_burst_dbeat_cntr_reg[5]\ => \sig_burst_dbeat_cntr_reg[5]\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      \sig_byte_cntr_reg[10]\(10 downto 0) => \sig_byte_cntr_reg[10]\(10 downto 0),
      \sig_byte_cntr_reg[3]\(1 downto 0) => \sig_byte_cntr_reg[3]\(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[0]\ => \sig_child_addr_cntr_lsh_reg[0]\,
      \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0) => \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[3]\(0) => \sig_child_addr_cntr_lsh_reg[3]\(0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_dre2ibtt_tdata(39 downto 0) => sig_dre2ibtt_tdata(39 downto 0),
      sig_dre2ibtt_tstrb(4 downto 0) => sig_dre2ibtt_tstrb(4 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted => sig_dre_halted,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      \sig_xfer_len_reg_reg[2]\ => \sig_xfer_len_reg_reg[2]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    \sig_data_skid_reg_reg[132]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      din(145 downto 0) => din(145 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => rd_en,
      \sig_data_skid_reg_reg[132]\(4 downto 0) => \sig_data_skid_reg_reg[132]\(4 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  port (
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly1_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_13 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_14 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_9 : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal \^sig_halt_reg_dly1_reg\ : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair257";
begin
  D(17 downto 0) <= \^d\(17 downto 0);
  \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ <= \^use_single_reg.sig_regfifo_dout_reg_reg[4]\;
  \out\(0) <= \^out\(0);
  sig_halt_reg_dly1_reg <= \^sig_halt_reg_dly1_reg\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^d\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(16 downto 2) => sig_dcntl_sfifo_out(20 downto 6),
      \out\(1) => \^out\(0),
      \out\(0) => sig_dcntl_sfifo_out(4),
      p_4_out => p_4_out,
      sel => sig_wr_fifo,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_init_done => sig_init_done_2,
      sig_init_reg2_reg => I_WRESP_STATUS_FIFO_n_3,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(3),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^d\(13),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^d\(14),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^d\(15),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^d\(16),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^d\(4),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^d\(5),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^d\(6),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^d\(7),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^d\(8),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^d\(9),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^d\(10),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^d\(11),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^d\(12),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_13,
      Q => \^d\(1),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^d\(17),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \^out\(0),
      Q => \^use_single_reg.sig_regfifo_dout_reg_reg[4]\,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_14,
      Q => \^d\(2),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_INDET_BTT.lsig_eop_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sig_halt_reg_dly1_reg\,
      I1 => sig_dqual_reg_full_reg,
      I2 => sig_s_ready_out_reg,
      O => sig_m_valid_dup_reg
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_7,
      D(1) => I_WRESP_STATUS_FIFO_n_8,
      D(0) => I_WRESP_STATUS_FIFO_n_9,
      E(0) => I_WRESP_STATUS_FIFO_n_6,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_13,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_14,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \^d\(2 downto 1),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(4),
      sig_child_error_reg_reg(0) => sig_child_error_reg_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_halt_reg_reg => \^sig_halt_reg_dly1_reg\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_done_reg_1 => sig_init_done_reg_0,
      sig_init_done_reg_2 => I_WRESP_STATUS_FIFO_n_3,
      sig_init_done_reg_3 => sig_init_done_reg_1,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg => SR(0),
      \sig_input_addr_reg_reg[31]\(0) => \sig_input_addr_reg_reg[31]\(0),
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_dout_reg_reg[4]\,
      I1 => sig_stat2wsc_status_ready,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_9,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_8,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_7,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(1),
      I2 => sig_addr_posted_cntr_reg(0),
      I3 => sig_addr_posted_cntr_reg(3),
      I4 => sig_addr_posted_cntr_reg(2),
      O => sig_halt_cmplt_reg
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(1),
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(2),
      I3 => sig_addr_posted_cntr_reg(3),
      O => sig_halt_cmplt_reg_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg,
      Q => \^sig_halt_reg_dly1_reg\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(2),
      I1 => \sig_wdc_statcnt_reg__0\(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  port (
    sig_cmd2data_valid_reg : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_strb_skid_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_5_out : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[13]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal lsig_start_vect : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 52 downto 4 );
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_dbeat3_out : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal \^sig_last_dbeat_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \sig_push_to_wsc_i_1__0_n_0\ : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal sig_single_dbeat2_out : STD_LOGIC;
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_strb_reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_4 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_6 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_2 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[15]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[15]_i_1\ : label is "soft_lutpair246";
begin
  \in\(16 downto 0) <= \^in\(16 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_last_dbeat_reg_0 <= \^sig_last_dbeat_reg_0\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\,
      Q(6 downto 0) => sig_dbeat_cntr(6 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 4) => sig_cmd_fifo_data_out(52 downto 50),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(7 downto 4),
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd2data_valid_reg => sig_cmd2data_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[1]\ => sig_last_dbeat_i_4_n_0,
      \sig_dbeat_cntr_reg[1]_0\ => \sig_dbeat_cntr[3]_i_2_n_0\,
      \sig_dbeat_cntr_reg[2]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[6]_i_2_n_0\,
      \sig_dbeat_cntr_reg[7]\ => \^sig_last_dbeat_reg_0\,
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_n_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_calc_error_reg_i_3_n_0,
      \sig_next_strt_strb_reg_reg[14]\(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      \sig_next_strt_strb_reg_reg[14]\(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\,
      \sig_next_strt_strb_reg_reg[14]\(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      \sig_next_strt_strb_reg_reg[14]\(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      \sig_next_strt_strb_reg_reg[14]\(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      \sig_next_strt_strb_reg_reg[14]\(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      \sig_next_strt_strb_reg_reg[14]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      sig_posted_to_axi_reg => \out\,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg_0,
      sig_s_ready_out_reg_1 => sig_s_ready_out_reg_1,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(13 downto 0) => sig_xfer_calc_err_reg_reg(13 downto 0),
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
\GEN_INDET_BTT.I_STRT_STRB_GEN\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2__parameterized0\
     port map (
      D(6) => p_0_out(11),
      D(5 downto 0) => p_0_out(6 downto 1),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(7 downto 4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(15),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => S(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => S(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_0,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => S(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \^in\(2),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_13\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_12\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_11\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_10\,
      Q => \^in\(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_3\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_7\,
      DI(7 downto 6) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_15\,
      S(7 downto 6) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_S_UNCONNECTED\(7 downto 6),
      S(5) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0\,
      S(4) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_6_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_7_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \^in\(3),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \^in\(4),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \^in\(5),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \^in\(6),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \^in\(7),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \^in\(8),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \^in\(9),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_15\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_2_n_14\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_5_out,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[16]\(16),
      Q => lsig_eop_reg,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => sig_next_calc_error_reg,
      O => \^in\(16)
    );
\__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(4),
      I2 => sig_cmd_fifo_data_out(5),
      I3 => sig_cmd_fifo_data_out(6),
      O => lsig_start_vect(0)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44BB44B"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      O => \sig_addr_posted_cntr[2]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1F8E1"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_next_calc_error_reg,
      Q => \^in\(0),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_cmd_cmplt_reg\,
      Q => \^in\(1),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_dbeat_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[3]_i_2_n_0\
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[6]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(6),
      I3 => \sig_dbeat_cntr[6]_i_2_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      I4 => \^sig_halt_reg_dly3\,
      I5 => sig_halt_reg_reg,
      O => sig_halt_cmplt_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_last_dbeat_i_6_n_0,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(7),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => sig_last_dbeat3_out,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(7),
      I5 => \sig_dbeat_cntr[4]_i_2_n_0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_last_dbeat_reg_0\,
      I2 => sig_s_ready_dup_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr[4]_i_2_n_0\,
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(6),
      O => \^sig_last_dbeat_reg_0\
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(7),
      I5 => \sig_dbeat_cntr[4]_i_2_n_0\,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_last_dbeat_reg_n_0,
      O => sig_next_calc_error_reg_i_3_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => lsig_start_vect(0),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      Q => sig_next_strt_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(11),
      Q => sig_next_strt_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      Q => sig_next_strt_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\,
      Q => sig_next_strt_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      Q => sig_next_strt_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_next_strt_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(1),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(2),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(3),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(4),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(5),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(6),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      Q => sig_next_strt_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      Q => sig_next_strt_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
\sig_push_to_wsc_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4500FFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \^sig_last_dbeat_reg_0\,
      I2 => sig_s_ready_out_reg_0,
      I3 => sig_wr_fifo,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => \^sig_last_dbeat_reg_0\,
      I2 => sig_s_ready_out_reg_0,
      O => sig_set_push2wsc
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_set_push2wsc,
      Q => sig_data2wsc_valid,
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      D => sig_single_dbeat2_out,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(0),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(0),
      O => \sig_strb_reg_out_reg[15]\(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(10),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(10),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(10),
      O => \sig_strb_reg_out_reg[15]\(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(11),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(11),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(11),
      O => \sig_strb_reg_out_reg[15]\(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(12),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(12),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(12),
      O => \sig_strb_reg_out_reg[15]\(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(13),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(13),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(13),
      O => \sig_strb_reg_out_reg[15]\(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(14),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(14),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(14),
      O => \sig_strb_reg_out_reg[15]\(14)
    );
\sig_strb_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(15),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(15),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(15),
      O => \sig_strb_reg_out_reg[15]\(15)
    );
\sig_strb_reg_out[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      O => \sig_strb_reg_out[15]_i_3_n_0\
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(1),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(1),
      O => \sig_strb_reg_out_reg[15]\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(2),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(2),
      O => \sig_strb_reg_out_reg[15]\(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(3),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(3),
      O => \sig_strb_reg_out_reg[15]\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(4),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(4),
      O => \sig_strb_reg_out_reg[15]\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(5),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(5),
      O => \sig_strb_reg_out_reg[15]\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(6),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(6),
      O => \sig_strb_reg_out_reg[15]\(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(7),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(7),
      O => \sig_strb_reg_out_reg[15]\(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(8),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(8),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(8),
      O => \sig_strb_reg_out_reg[15]\(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(9),
      I1 => \sig_strb_reg_out[15]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[16]\(9),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(9),
      O => \sig_strb_reg_out_reg[15]\(9)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(0),
      O => \sig_strb_skid_reg_reg[15]\(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(10),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(10),
      O => \sig_strb_skid_reg_reg[15]\(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(11),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(11),
      O => \sig_strb_skid_reg_reg[15]\(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(12),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(12),
      O => \sig_strb_skid_reg_reg[15]\(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(13),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(13),
      O => \sig_strb_skid_reg_reg[15]\(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(14),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(14),
      O => \sig_strb_skid_reg_reg[15]\(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(15),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(15),
      O => \sig_strb_skid_reg_reg[15]\(15)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(1),
      O => \sig_strb_skid_reg_reg[15]\(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(2),
      O => \sig_strb_skid_reg_reg[15]\(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(3),
      O => \sig_strb_skid_reg_reg[15]\(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(4),
      O => \sig_strb_skid_reg_reg[15]\(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(5),
      O => \sig_strb_skid_reg_reg[15]\(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(6),
      O => \sig_strb_skid_reg_reg[15]\(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(7),
      O => \sig_strb_skid_reg_reg[15]\(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(8),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(8),
      O => \sig_strb_skid_reg_reg[15]\(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(9),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[16]\(9),
      O => \sig_strb_skid_reg_reg[15]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\
     port map (
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1) => sig_dcntl_sfifo_out(2),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => sig_dcntl_sfifo_out(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_rd_empty_0,
      Q(0) => sig_rd_empty,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => sig_wresp_sfifo_out(1),
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_done_0 => sig_init_done_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      \sig_wdc_statcnt_reg[2]\(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\,
      \sig_wdc_statcnt_reg[2]\(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      \sig_wdc_statcnt_reg[2]_0\(2 downto 0) => sig_wdc_statcnt(2 downto 0)
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => \^d\(1),
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3\,
      Q => \^d\(3),
      S => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q => sig_coelsc_reg_empty,
      S => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => p_5_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_2_out,
      Q => \^d\(2),
      R => p_5_out
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\
     port map (
      D(1 downto 0) => \^d\(2 downto 1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_3,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_rd_empty,
      Q(0) => sig_rd_empty_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_wresp_sfifo_out(1),
      p_2_out => p_2_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(0) => sig_dcntl_sfifo_out(2),
      sig_init_done => sig_init_done,
      sig_stream_rst => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => E(0)
    );
\sig_wdc_statcnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1__0_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \sig_wdc_statcnt[0]_i_1__0_n_0\,
      Q => sig_wdc_statcnt(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      Q => sig_wdc_statcnt(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10\,
      Q => sig_wdc_statcnt(2),
      R => sig_stream_rst
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC;
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[5]_0\ : out STD_LOGIC;
    sig_ld_byte_cntr : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_len_reg_reg[2]\ : out STD_LOGIC;
    sig_flush_db1_reg_0 : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    \sig_data_skid_reg_reg[127]\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    sig_dre_halted : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[0]\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_flush_db2_reg : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_dre2ibtt_tstrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_tlast_out_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_tlast_out_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][0]_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_147 : STD_LOGIC;
  signal I_XD_FIFO_n_100 : STD_LOGIC;
  signal I_XD_FIFO_n_101 : STD_LOGIC;
  signal I_XD_FIFO_n_102 : STD_LOGIC;
  signal I_XD_FIFO_n_103 : STD_LOGIC;
  signal I_XD_FIFO_n_104 : STD_LOGIC;
  signal I_XD_FIFO_n_105 : STD_LOGIC;
  signal I_XD_FIFO_n_106 : STD_LOGIC;
  signal I_XD_FIFO_n_107 : STD_LOGIC;
  signal I_XD_FIFO_n_108 : STD_LOGIC;
  signal I_XD_FIFO_n_109 : STD_LOGIC;
  signal I_XD_FIFO_n_110 : STD_LOGIC;
  signal I_XD_FIFO_n_111 : STD_LOGIC;
  signal I_XD_FIFO_n_112 : STD_LOGIC;
  signal I_XD_FIFO_n_113 : STD_LOGIC;
  signal I_XD_FIFO_n_114 : STD_LOGIC;
  signal I_XD_FIFO_n_115 : STD_LOGIC;
  signal I_XD_FIFO_n_116 : STD_LOGIC;
  signal I_XD_FIFO_n_117 : STD_LOGIC;
  signal I_XD_FIFO_n_118 : STD_LOGIC;
  signal I_XD_FIFO_n_119 : STD_LOGIC;
  signal I_XD_FIFO_n_120 : STD_LOGIC;
  signal I_XD_FIFO_n_121 : STD_LOGIC;
  signal I_XD_FIFO_n_122 : STD_LOGIC;
  signal I_XD_FIFO_n_123 : STD_LOGIC;
  signal I_XD_FIFO_n_124 : STD_LOGIC;
  signal I_XD_FIFO_n_125 : STD_LOGIC;
  signal I_XD_FIFO_n_126 : STD_LOGIC;
  signal I_XD_FIFO_n_127 : STD_LOGIC;
  signal I_XD_FIFO_n_128 : STD_LOGIC;
  signal I_XD_FIFO_n_38 : STD_LOGIC;
  signal I_XD_FIFO_n_39 : STD_LOGIC;
  signal I_XD_FIFO_n_40 : STD_LOGIC;
  signal I_XD_FIFO_n_41 : STD_LOGIC;
  signal I_XD_FIFO_n_42 : STD_LOGIC;
  signal I_XD_FIFO_n_45 : STD_LOGIC;
  signal I_XD_FIFO_n_46 : STD_LOGIC;
  signal I_XD_FIFO_n_47 : STD_LOGIC;
  signal I_XD_FIFO_n_48 : STD_LOGIC;
  signal I_XD_FIFO_n_49 : STD_LOGIC;
  signal I_XD_FIFO_n_50 : STD_LOGIC;
  signal I_XD_FIFO_n_51 : STD_LOGIC;
  signal I_XD_FIFO_n_52 : STD_LOGIC;
  signal I_XD_FIFO_n_53 : STD_LOGIC;
  signal I_XD_FIFO_n_54 : STD_LOGIC;
  signal I_XD_FIFO_n_55 : STD_LOGIC;
  signal I_XD_FIFO_n_56 : STD_LOGIC;
  signal I_XD_FIFO_n_57 : STD_LOGIC;
  signal I_XD_FIFO_n_58 : STD_LOGIC;
  signal I_XD_FIFO_n_59 : STD_LOGIC;
  signal I_XD_FIFO_n_60 : STD_LOGIC;
  signal I_XD_FIFO_n_61 : STD_LOGIC;
  signal I_XD_FIFO_n_62 : STD_LOGIC;
  signal I_XD_FIFO_n_63 : STD_LOGIC;
  signal I_XD_FIFO_n_64 : STD_LOGIC;
  signal I_XD_FIFO_n_65 : STD_LOGIC;
  signal I_XD_FIFO_n_66 : STD_LOGIC;
  signal I_XD_FIFO_n_67 : STD_LOGIC;
  signal I_XD_FIFO_n_68 : STD_LOGIC;
  signal I_XD_FIFO_n_69 : STD_LOGIC;
  signal I_XD_FIFO_n_70 : STD_LOGIC;
  signal I_XD_FIFO_n_71 : STD_LOGIC;
  signal I_XD_FIFO_n_72 : STD_LOGIC;
  signal I_XD_FIFO_n_73 : STD_LOGIC;
  signal I_XD_FIFO_n_74 : STD_LOGIC;
  signal I_XD_FIFO_n_75 : STD_LOGIC;
  signal I_XD_FIFO_n_76 : STD_LOGIC;
  signal I_XD_FIFO_n_77 : STD_LOGIC;
  signal I_XD_FIFO_n_78 : STD_LOGIC;
  signal I_XD_FIFO_n_79 : STD_LOGIC;
  signal I_XD_FIFO_n_80 : STD_LOGIC;
  signal I_XD_FIFO_n_81 : STD_LOGIC;
  signal I_XD_FIFO_n_82 : STD_LOGIC;
  signal I_XD_FIFO_n_83 : STD_LOGIC;
  signal I_XD_FIFO_n_84 : STD_LOGIC;
  signal I_XD_FIFO_n_85 : STD_LOGIC;
  signal I_XD_FIFO_n_86 : STD_LOGIC;
  signal I_XD_FIFO_n_87 : STD_LOGIC;
  signal I_XD_FIFO_n_88 : STD_LOGIC;
  signal I_XD_FIFO_n_89 : STD_LOGIC;
  signal I_XD_FIFO_n_90 : STD_LOGIC;
  signal I_XD_FIFO_n_91 : STD_LOGIC;
  signal I_XD_FIFO_n_92 : STD_LOGIC;
  signal I_XD_FIFO_n_93 : STD_LOGIC;
  signal I_XD_FIFO_n_94 : STD_LOGIC;
  signal I_XD_FIFO_n_95 : STD_LOGIC;
  signal I_XD_FIFO_n_96 : STD_LOGIC;
  signal I_XD_FIFO_n_97 : STD_LOGIC;
  signal I_XD_FIFO_n_98 : STD_LOGIC;
  signal I_XD_FIFO_n_99 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal lsig_combined_strb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \lsig_flag_slice_reg[0]_25\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_0\ : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_data : STD_LOGIC_VECTOR ( 132 downto 128 );
  signal \^sig_burst_dbeat_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^sig_burst_dbeat_cntr_reg[0]_1\ : STD_LOGIC;
  signal \sig_burst_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \sig_byte_cntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbc_reg_i_2_n_0 : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 145 downto 144 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 132 downto 128 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 132 downto 128 );
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_2 : label is "soft_lutpair123";
begin
  \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ <= \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][0]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  full <= \^full\;
  \sig_burst_dbeat_cntr_reg[0]_0\ <= \^sig_burst_dbeat_cntr_reg[0]_0\;
  \sig_burst_dbeat_cntr_reg[0]_1\ <= \^sig_burst_dbeat_cntr_reg[0]_1\;
  \sig_byte_cntr_reg[0]_0\(0) <= \^sig_byte_cntr_reg[0]_0\(0);
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\
     port map (
      CO(0) => CO(0),
      D(3 downto 2) => sig_data_skid_mux_out(132 downto 131),
      D(1 downto 0) => sig_data_skid_mux_out(129 downto 128),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(4 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(4 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ => \out\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1\(7 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(7 downto 0),
      \GEN_INDET_BTT.lsig_eop_reg_reg\(16 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(16 downto 0),
      Q(3 downto 2) => sig_data_skid_reg(132 downto 131),
      Q(1 downto 0) => sig_data_skid_reg(129 downto 128),
      S(2 downto 0) => S(2 downto 0),
      SR(0) => SR(0),
      dout(145 downto 0) => sig_data_fifo_data_out(145 downto 0),
      empty => I_DATA_FIFO_n_147,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(4 downto 0) => s_data(132 downto 128),
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_data_skid_reg_reg[127]_0\(127 downto 0) => \sig_data_skid_reg_reg[127]\(127 downto 0),
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_109,
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_99,
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_98,
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_97,
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_96,
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_95,
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_94,
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_93,
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_92,
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_91,
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_90,
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_108,
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_89,
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_88,
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_87,
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_86,
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_85,
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_84,
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_83,
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_82,
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_81,
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_80,
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_107,
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_79,
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_78,
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_77,
      Q => lsig_combined_data(32),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_76,
      Q => lsig_combined_data(33),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_75,
      Q => lsig_combined_data(34),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_74,
      Q => lsig_combined_data(35),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_73,
      Q => lsig_combined_data(36),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_72,
      Q => lsig_combined_data(37),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_71,
      Q => lsig_combined_data(38),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_70,
      Q => lsig_combined_data(39),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_106,
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_69,
      Q => lsig_combined_data(40),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_68,
      Q => lsig_combined_data(41),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_67,
      Q => lsig_combined_data(42),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_66,
      Q => lsig_combined_data(43),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_65,
      Q => lsig_combined_data(44),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_64,
      Q => lsig_combined_data(45),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_63,
      Q => lsig_combined_data(46),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_62,
      Q => lsig_combined_data(47),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_61,
      Q => lsig_combined_data(48),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_60,
      Q => lsig_combined_data(49),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_105,
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_59,
      Q => lsig_combined_data(50),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_58,
      Q => lsig_combined_data(51),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_57,
      Q => lsig_combined_data(52),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_56,
      Q => lsig_combined_data(53),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_55,
      Q => lsig_combined_data(54),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_54,
      Q => lsig_combined_data(55),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_53,
      Q => lsig_combined_data(56),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_52,
      Q => lsig_combined_data(57),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_51,
      Q => lsig_combined_data(58),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_50,
      Q => lsig_combined_data(59),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_104,
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_49,
      Q => lsig_combined_data(60),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_48,
      Q => lsig_combined_data(61),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_47,
      Q => lsig_combined_data(62),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_46,
      Q => lsig_combined_data(63),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_103,
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_102,
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_101,
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_100,
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => sig_tlast_out_reg_2(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_45,
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_117,
      Q => lsig_combined_strb(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_116,
      Q => lsig_combined_strb(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_115,
      Q => lsig_combined_strb(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_114,
      Q => lsig_combined_strb(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_113,
      Q => lsig_combined_strb(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_112,
      Q => lsig_combined_strb(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_111,
      Q => lsig_combined_strb(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_25\,
      D => I_XD_FIFO_n_110,
      Q => lsig_combined_strb(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(0),
      Q => lsig_combined_data(64),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(10),
      Q => lsig_combined_data(74),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(11),
      Q => lsig_combined_data(75),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(12),
      Q => lsig_combined_data(76),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(13),
      Q => lsig_combined_data(77),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(14),
      Q => lsig_combined_data(78),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(15),
      Q => lsig_combined_data(79),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(16),
      Q => lsig_combined_data(80),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(17),
      Q => lsig_combined_data(81),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(18),
      Q => lsig_combined_data(82),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(19),
      Q => lsig_combined_data(83),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(1),
      Q => lsig_combined_data(65),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(20),
      Q => lsig_combined_data(84),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(21),
      Q => lsig_combined_data(85),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(22),
      Q => lsig_combined_data(86),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(23),
      Q => lsig_combined_data(87),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(24),
      Q => lsig_combined_data(88),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(25),
      Q => lsig_combined_data(89),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(26),
      Q => lsig_combined_data(90),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(27),
      Q => lsig_combined_data(91),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(28),
      Q => lsig_combined_data(92),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(29),
      Q => lsig_combined_data(93),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(2),
      Q => lsig_combined_data(66),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(30),
      Q => lsig_combined_data(94),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(31),
      Q => lsig_combined_data(95),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(32),
      Q => lsig_combined_data(96),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(33),
      Q => lsig_combined_data(97),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(34),
      Q => lsig_combined_data(98),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(35),
      Q => lsig_combined_data(99),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(36),
      Q => lsig_combined_data(100),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(37),
      Q => lsig_combined_data(101),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(38),
      Q => lsig_combined_data(102),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(39),
      Q => lsig_combined_data(103),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(3),
      Q => lsig_combined_data(67),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(40),
      Q => lsig_combined_data(104),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(41),
      Q => lsig_combined_data(105),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(42),
      Q => lsig_combined_data(106),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(43),
      Q => lsig_combined_data(107),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(44),
      Q => lsig_combined_data(108),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(45),
      Q => lsig_combined_data(109),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(46),
      Q => lsig_combined_data(110),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(47),
      Q => lsig_combined_data(111),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(48),
      Q => lsig_combined_data(112),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(49),
      Q => lsig_combined_data(113),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(4),
      Q => lsig_combined_data(68),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(50),
      Q => lsig_combined_data(114),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(51),
      Q => lsig_combined_data(115),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(52),
      Q => lsig_combined_data(116),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(53),
      Q => lsig_combined_data(117),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(54),
      Q => lsig_combined_data(118),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(55),
      Q => lsig_combined_data(119),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(56),
      Q => lsig_combined_data(120),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(57),
      Q => lsig_combined_data(121),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(58),
      Q => lsig_combined_data(122),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(59),
      Q => lsig_combined_data(123),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(5),
      Q => lsig_combined_data(69),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(60),
      Q => lsig_combined_data(124),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(61),
      Q => lsig_combined_data(125),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(62),
      Q => lsig_combined_data(126),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(63),
      Q => lsig_combined_data(127),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(6),
      Q => lsig_combined_data(70),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(7),
      Q => lsig_combined_data(71),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(8),
      Q => lsig_combined_data(72),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(9),
      Q => lsig_combined_data(73),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => sig_tlast_out_reg_1(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => sig_tlast_out_reg_1(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_XD_FIFO_n_41,
      Q => lsig_combined_strb(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0),
      Q => lsig_combined_strb(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(1),
      Q => lsig_combined_strb(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(2),
      Q => lsig_combined_strb(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_XD_FIFO_n_40,
      Q => lsig_combined_strb(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(3),
      Q => lsig_combined_strb(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(4),
      Q => lsig_combined_strb(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_XD_FIFO_n_39,
      Q => lsig_combined_strb(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      Q => \^sig_burst_dbeat_cntr_reg[0]_1\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_tlast_out_reg_0,
      Q => \^sig_burst_dbeat_cntr_reg[0]_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      Q => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][0]_0\,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\
     port map (
      D(3 downto 2) => sig_data_skid_mux_out(132 downto 131),
      D(1 downto 0) => sig_data_skid_mux_out(129 downto 128),
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][0]_0\,
      Q(3 downto 2) => sig_data_skid_reg(132 downto 131),
      Q(1 downto 0) => sig_data_skid_reg(129 downto 128),
      din(145 downto 144) => sig_data_fifo_data_in(145 downto 144),
      din(143 downto 128) => lsig_combined_strb(15 downto 0),
      din(127 downto 0) => lsig_combined_data(127 downto 0),
      dout(145 downto 0) => sig_data_fifo_data_out(145 downto 0),
      empty => I_DATA_FIFO_n_147,
      full => \^full\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      \sig_data_skid_reg_reg[132]\(4 downto 0) => s_data(132 downto 128),
      sig_stream_rst => sig_stream_rst
    );
I_XD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => sig_incr_dbeat_cntr,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0) => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1 downto 0),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0) => \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8 downto 0),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0) => \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(63) => I_XD_FIFO_n_46,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(62) => I_XD_FIFO_n_47,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(61) => I_XD_FIFO_n_48,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(60) => I_XD_FIFO_n_49,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(59) => I_XD_FIFO_n_50,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(58) => I_XD_FIFO_n_51,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(57) => I_XD_FIFO_n_52,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(56) => I_XD_FIFO_n_53,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(55) => I_XD_FIFO_n_54,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(54) => I_XD_FIFO_n_55,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(53) => I_XD_FIFO_n_56,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(52) => I_XD_FIFO_n_57,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(51) => I_XD_FIFO_n_58,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(50) => I_XD_FIFO_n_59,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(49) => I_XD_FIFO_n_60,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(48) => I_XD_FIFO_n_61,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(47) => I_XD_FIFO_n_62,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(46) => I_XD_FIFO_n_63,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(45) => I_XD_FIFO_n_64,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(44) => I_XD_FIFO_n_65,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(43) => I_XD_FIFO_n_66,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(42) => I_XD_FIFO_n_67,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(41) => I_XD_FIFO_n_68,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(40) => I_XD_FIFO_n_69,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(39) => I_XD_FIFO_n_70,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(38) => I_XD_FIFO_n_71,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(37) => I_XD_FIFO_n_72,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(36) => I_XD_FIFO_n_73,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(35) => I_XD_FIFO_n_74,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(34) => I_XD_FIFO_n_75,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(33) => I_XD_FIFO_n_76,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(32) => I_XD_FIFO_n_77,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(31) => I_XD_FIFO_n_78,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(30) => I_XD_FIFO_n_79,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(29) => I_XD_FIFO_n_80,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(28) => I_XD_FIFO_n_81,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(27) => I_XD_FIFO_n_82,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(26) => I_XD_FIFO_n_83,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(25) => I_XD_FIFO_n_84,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(24) => I_XD_FIFO_n_85,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(23) => I_XD_FIFO_n_86,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(22) => I_XD_FIFO_n_87,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(21) => I_XD_FIFO_n_88,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(20) => I_XD_FIFO_n_89,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(19) => I_XD_FIFO_n_90,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(18) => I_XD_FIFO_n_91,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(17) => I_XD_FIFO_n_92,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(16) => I_XD_FIFO_n_93,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(15) => I_XD_FIFO_n_94,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(14) => I_XD_FIFO_n_95,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(13) => I_XD_FIFO_n_96,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(12) => I_XD_FIFO_n_97,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(11) => I_XD_FIFO_n_98,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(10) => I_XD_FIFO_n_99,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(9) => I_XD_FIFO_n_100,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(8) => I_XD_FIFO_n_101,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(7) => I_XD_FIFO_n_102,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(6) => I_XD_FIFO_n_103,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(5) => I_XD_FIFO_n_104,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(4) => I_XD_FIFO_n_105,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(3) => I_XD_FIFO_n_106,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(2) => I_XD_FIFO_n_107,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(1) => I_XD_FIFO_n_108,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][63]\(0) => I_XD_FIFO_n_109,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0) => I_XD_FIFO_n_45,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => \lsig_flag_slice_reg[0]_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(7) => I_XD_FIFO_n_110,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(6) => I_XD_FIFO_n_111,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(5) => I_XD_FIFO_n_112,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(4) => I_XD_FIFO_n_113,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(3) => I_XD_FIFO_n_114,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(2) => I_XD_FIFO_n_115,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(1) => I_XD_FIFO_n_116,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(0) => I_XD_FIFO_n_117,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0) => \lsig_flag_slice_reg[1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(2) => I_XD_FIFO_n_39,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(1) => I_XD_FIFO_n_40,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][7]\(0) => I_XD_FIFO_n_41,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \^sig_burst_dbeat_cntr_reg[0]_1\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \^sig_burst_dbeat_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \^include_packing.do_reg_slices[1].lsig_strb_slice_reg_reg[1][0]_0\,
      Q(0) => \sig_burst_dbeat_cntr_reg__0\(5),
      SR(0) => I_XD_FIFO_n_38,
      din(12) => sig_dre2ibtt_eop_reg,
      din(11) => sig_dre2ibtt_tlast_reg,
      din(10 downto 4) => sig_byte_cntr(10 downto 4),
      din(3) => \^q\(1),
      din(2 downto 1) => sig_byte_cntr(2 downto 1),
      din(0) => \^q\(0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => \^full\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(1 downto 0) => p_0_out(1 downto 0),
      rd_en => rd_en,
      \sig_burst_dbeat_cntr_reg[4]\ => sig_clr_dbc_reg_i_2_n_0,
      \sig_burst_dbeat_cntr_reg[5]\ => \sig_burst_dbeat_cntr_reg[5]_0\,
      \sig_byte_cntr_reg[0]\ => \^sig_byte_cntr_reg[0]_0\(0),
      \sig_byte_cntr_reg[0]_0\(0) => I_XD_FIFO_n_42,
      \sig_byte_cntr_reg[10]\(10) => I_XD_FIFO_n_118,
      \sig_byte_cntr_reg[10]\(9) => I_XD_FIFO_n_119,
      \sig_byte_cntr_reg[10]\(8) => I_XD_FIFO_n_120,
      \sig_byte_cntr_reg[10]\(7) => I_XD_FIFO_n_121,
      \sig_byte_cntr_reg[10]\(6) => I_XD_FIFO_n_122,
      \sig_byte_cntr_reg[10]\(5) => I_XD_FIFO_n_123,
      \sig_byte_cntr_reg[10]\(4) => I_XD_FIFO_n_124,
      \sig_byte_cntr_reg[10]\(3) => I_XD_FIFO_n_125,
      \sig_byte_cntr_reg[10]\(2) => I_XD_FIFO_n_126,
      \sig_byte_cntr_reg[10]\(1) => I_XD_FIFO_n_127,
      \sig_byte_cntr_reg[10]\(0) => I_XD_FIFO_n_128,
      \sig_byte_cntr_reg[3]\(1 downto 0) => \sig_byte_cntr_reg[3]_0\(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[0]\ => \sig_child_addr_cntr_lsh_reg[0]\,
      \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0) => \sig_child_addr_cntr_lsh_reg[15]\(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[3]\(0) => \sig_child_addr_cntr_lsh_reg[3]\(0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_dre2ibtt_tdata(39 downto 0) => sig_dre2ibtt_tdata(39 downto 0),
      sig_dre2ibtt_tstrb(4 downto 0) => sig_dre2ibtt_tstrb(4 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted => sig_dre_halted,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db1_reg_0 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => sig_tlast_out_reg,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      \sig_xfer_len_reg_reg[2]\ => \sig_xfer_len_reg_reg[2]\,
      wr_en => \^sig_clr_dbc_reg\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(1),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(3),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(4),
      I1 => \sig_burst_dbeat_cntr_reg__0\(2),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(1),
      I4 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\sig_burst_dbeat_cntr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(5),
      I1 => \sig_burst_dbeat_cntr_reg__0\(3),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(0),
      I4 => \sig_burst_dbeat_cntr_reg__0\(2),
      I5 => \sig_burst_dbeat_cntr_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(0),
      Q => \sig_burst_dbeat_cntr_reg__0\(0),
      R => I_XD_FIFO_n_38
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(1),
      Q => \sig_burst_dbeat_cntr_reg__0\(1),
      R => I_XD_FIFO_n_38
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(2),
      Q => \sig_burst_dbeat_cntr_reg__0\(2),
      R => I_XD_FIFO_n_38
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(3),
      Q => \sig_burst_dbeat_cntr_reg__0\(3),
      R => I_XD_FIFO_n_38
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(4),
      Q => \sig_burst_dbeat_cntr_reg__0\(4),
      R => I_XD_FIFO_n_38
    );
\sig_burst_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => \p_0_in__1\(5),
      Q => \sig_burst_dbeat_cntr_reg__0\(5),
      R => I_XD_FIFO_n_38
    );
\sig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_128,
      Q => \^q\(0),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_118,
      Q => sig_byte_cntr(10),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_127,
      Q => sig_byte_cntr(1),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_126,
      Q => sig_byte_cntr(2),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_125,
      Q => \^q\(1),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_124,
      Q => sig_byte_cntr(4),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_123,
      Q => sig_byte_cntr(5),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_122,
      Q => sig_byte_cntr(6),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_121,
      Q => sig_byte_cntr(7),
      R => I_XD_FIFO_n_42
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_120,
      Q => sig_byte_cntr(8),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_byte_cntr_reg[0]_0\(0),
      D => I_XD_FIFO_n_119,
      Q => sig_byte_cntr(9),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(4),
      I1 => \sig_burst_dbeat_cntr_reg__0\(2),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(1),
      I4 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => sig_clr_dbc_reg_i_2_n_0
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_tlast_out_reg,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_stream_rst
    );
xpm_fifo_base_inst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      O => sig_data_fifo_data_in(145)
    );
xpm_fifo_base_inst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      O => sig_data_fifo_data_in(144)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  port (
    \out\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_dre2ibtt_tvalid : out STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    \sig_max_first_increment_reg[1]\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_dre_halted_reg : out STD_LOGIC;
    sig_dre_halted : out STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    lsig_pullreg_empty : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\ : out STD_LOGIC;
    sig_init_done_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_dre2ibtt_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tstrb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg_0 : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_dre_tvalid_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_byte_cntr : in STD_LOGIC;
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sig_data_reg_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_pushreg_full_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_107\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_108\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_109\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_110\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_20\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_93\ : STD_LOGIC;
  signal \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_23 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_24 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_25 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_26 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_27 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_28 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_29 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_32 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_33 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_34 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_5 : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal \^lsig_pullreg_empty\ : STD_LOGIC;
  signal lsig_push_strt_offset_reg : STD_LOGIC;
  signal lsig_pushreg_full : STD_LOGIC;
  signal p_0_in58_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_114_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_83_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_91_out : STD_LOGIC;
  signal p_9_out_0 : STD_LOGIC;
  signal sig_advance_pipe_data117_out : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 23 downto 10 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmdcntl_sm_state : signal is "yes";
  signal sig_cmdcntl_sm_state_ns119_out : STD_LOGIC;
  signal sig_data_reg_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \sig_delay_mux_bus[0]_20\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_15\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[2]_18\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[3]_5\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^sig_dre2ibtt_tlast_reg_reg\ : STD_LOGIC;
  signal \^sig_dre_halted_reg\ : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC;
  signal \sig_final_mux_bus[2]_9\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[3]_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[4]_11\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[5]_3\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[6]_8\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_need_cmd_flush : STD_LOGIC;
  signal \sig_pass_mux_bus[7]_2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_rd_empty : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,chk_pop_first:010,ld_dre_scatter_second:011,chk_pop_second:101,error_trap:100";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,chk_pop_first:010,ld_dre_scatter_second:011,chk_pop_second:101,error_trap:100";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,chk_pop_first:010,ld_dre_scatter_second:011,chk_pop_second:101,error_trap:100";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "yes";
begin
  \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ <= \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\;
  \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\ <= \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_1\;
  \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ <= \^gen_include_dre.lsig_pushreg_full_reg_0\;
  \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ <= \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\;
  lsig_pullreg_empty <= \^lsig_pullreg_empty\;
  sig_dre2ibtt_tlast_reg_reg <= \^sig_dre2ibtt_tlast_reg_reg\;
  sig_dre_halted_reg <= \^sig_dre_halted_reg\;
  sig_dre_tvalid_i_reg <= \^sig_dre_tvalid_i_reg\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_34,
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_33,
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_32,
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_5,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_109\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre
     port map (
      D(0) => \sig_final_mux_bus[3]_1\(8),
      E(0) => p_87_out,
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_0\(0) => \sig_delay_mux_bus[0]_20\(8),
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0\(0) => \sig_delay_mux_bus[1]_15\(8),
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_0\(0) => \sig_delay_mux_bus[2]_18\(8),
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]_0\(0) => \sig_delay_mux_bus[3]_5\(8),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_0\(0) => p_0_in58_in,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_1\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0]\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\ => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_108\,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_0\ => sig_dre_halted,
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(0) => \sig_final_mux_bus[2]_9\(8),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0\(0) => \sig_final_mux_bus[4]_11\(8),
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0\(0) => \sig_final_mux_bus[5]_3\(8),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]_0\(0) => \sig_final_mux_bus[6]_8\(8),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0) => sig_dre2ibtt_tstrb(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][4]\(0) => sig_dre2ibtt_tstrb(1),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][7]\(0) => sig_dre2ibtt_tstrb(2),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(63 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(63 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(4 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(4 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\(8 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_rd_empty,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => p_35_out,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_eop_reg => lsig_eop_reg,
      lsig_pullreg_empty => \^lsig_pullreg_empty\,
      lsig_pushreg_full => lsig_pushreg_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_out(1 downto 0) => p_0_out(1 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_advance_pipe_data117_out => sig_advance_pipe_data117_out,
      \sig_byte_cntr_reg[3]\(1 downto 0) => \sig_byte_cntr_reg[3]\(1 downto 0),
      \sig_byte_cntr_reg[7]\(1 downto 0) => \sig_byte_cntr_reg[7]\(1 downto 0),
      \sig_byte_cntr_reg[7]_0\(1 downto 0) => \sig_byte_cntr_reg[7]_0\(1 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_102\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tdata(23 downto 0) => sig_dre2ibtt_tdata(23 downto 0),
      sig_dre2ibtt_tlast_reg_reg => \^sig_dre2ibtt_tlast_reg_reg\,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted_reg_0 => \^sig_dre_halted_reg\,
      sig_dre_halted_reg_1 => sig_dre_halted_reg_0,
      sig_dre_tvalid_i_reg_0 => \^sig_dre_tvalid_i_reg\,
      sig_dre_tvalid_i_reg_1(0) => sig_dre_tvalid_i_reg_1(0),
      sig_eop_halt_xfer_reg(8) => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      sig_eop_halt_xfer_reg(7 downto 0) => sig_data_reg_out(63 downto 56),
      sig_eop_halt_xfer_reg_0(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_75\,
      sig_eop_halt_xfer_reg_0(7 downto 0) => sig_data_reg_out(39 downto 32),
      sig_flush_db1_reg_0 => sig_flush_db1_reg,
      sig_flush_db1_reg_1(0) => p_57_out,
      sig_flush_db1_reg_2(0) => p_53_out,
      sig_flush_db1_reg_3(0) => p_50_out,
      sig_flush_db1_reg_4(0) => p_47_out,
      sig_flush_db1_reg_5(0) => p_44_out,
      sig_flush_db1_reg_6(0) => p_41_out,
      sig_flush_db1_reg_7(0) => p_38_out,
      sig_flush_db2_reg_0 => sig_flush_db2_reg,
      sig_flush_db2_reg_1 => sig_flush_db2_reg_0,
      sig_flush_db2_reg_10(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_21\,
      sig_flush_db2_reg_11(0) => p_27_out,
      sig_flush_db2_reg_2(0) => p_83_out,
      sig_flush_db2_reg_3(0) => p_79_out,
      sig_flush_db2_reg_4(0) => p_75_out,
      sig_flush_db2_reg_5(0) => p_71_out,
      sig_flush_db2_reg_6(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\,
      sig_flush_db2_reg_7(0) => p_43_out,
      sig_flush_db2_reg_8(0) => p_39_out,
      sig_flush_db2_reg_9(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_20\,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      \sig_next_strt_offset_reg[0]\(2) => I_DRE_CNTL_FIFO_n_23,
      \sig_next_strt_offset_reg[0]\(1) => I_DRE_CNTL_FIFO_n_24,
      \sig_next_strt_offset_reg[0]\(0) => I_DRE_CNTL_FIFO_n_25,
      \sig_next_strt_offset_reg[0]_0\ => I_DRE_CNTL_FIFO_n_26,
      \sig_next_strt_offset_reg[0]_1\ => I_DRE_CNTL_FIFO_n_27,
      \sig_next_strt_offset_reg[0]_2\ => I_DRE_CNTL_FIFO_n_28,
      \sig_next_strt_offset_reg[0]_3\ => I_DRE_CNTL_FIFO_n_29,
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(8),
      sig_sm_ld_dre_cmd_reg => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      \sig_strb_reg_out_reg[0]\(0) => p_114_out,
      \sig_strb_reg_out_reg[1]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_107\,
      \sig_strb_reg_out_reg[2]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\,
      \sig_strb_reg_out_reg[2]\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \sig_strb_reg_out_reg[2]_0\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48\,
      \sig_strb_reg_out_reg[2]_0\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \sig_strb_reg_out_reg[2]_1\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106\,
      \sig_strb_reg_out_reg[3]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_57\,
      \sig_strb_reg_out_reg[3]\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \sig_strb_reg_out_reg[3]_0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\,
      \sig_strb_reg_out_reg[4]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_66\,
      \sig_strb_reg_out_reg[4]\(7 downto 0) => sig_data_reg_out(31 downto 24),
      \sig_strb_reg_out_reg[4]_0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_104\,
      \sig_strb_reg_out_reg[5]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_103\,
      \sig_strb_reg_out_reg[6]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_84\,
      \sig_strb_reg_out_reg[6]\(7 downto 0) => sig_data_reg_out(47 downto 40),
      \sig_strb_reg_out_reg[6]_0\(0) => p_91_out,
      \sig_strb_reg_out_reg[7]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_93\,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_data_reg_out(55 downto 48),
      sig_stream_rst => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_110\,
      Q => lsig_eop_reg,
      R => '0'
    );
\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5\,
      Q => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_1\,
      R => '0'
    );
\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_tlast_out_reg,
      Q => \^lsig_pullreg_empty\,
      S => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => lsig_pushreg_full,
      D => lsig_push_strt_offset_reg,
      Q => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0]\,
      R => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_pushreg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => lsig_pushreg_full,
      D => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      Q => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\,
      R => sig_stream_rst
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
     port map (
      CO(0) => D(0),
      D(0) => \sig_final_mux_bus[3]_1\(8),
      E(0) => E(0),
      \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\(0) => p_83_out,
      \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\(0) => p_79_out,
      \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\(0) => p_75_out,
      \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\(0) => p_71_out,
      \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\(0) => \sig_final_mux_bus[5]_3\(8),
      \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_108\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_109\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_110\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => p_114_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => p_57_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_107\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => p_53_out,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_106\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \sig_final_mux_bus[2]_9\(8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_57\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0) => p_50_out,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_66\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(7 downto 0) => sig_data_reg_out(31 downto 24),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => p_47_out,
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_104\,
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\(0) => \sig_delay_mux_bus[3]_5\(8),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_75\,
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\(7 downto 0) => sig_data_reg_out(39 downto 32),
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0) => p_44_out,
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_103\,
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_84\,
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\(7 downto 0) => sig_data_reg_out(47 downto 40),
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0) => p_41_out,
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\(0) => p_91_out,
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(8) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_93\,
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\(7 downto 0) => sig_data_reg_out(55 downto 48),
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1\(0) => p_38_out,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\(0) => \sig_delay_mux_bus[2]_18\(8),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]_0\(0) => p_0_in58_in,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\(0) => p_87_out,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(8) => \^gen_input_reg[7].sig_input_data_reg_reg[7][9]\,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(7 downto 0) => sig_data_reg_out(63 downto 56),
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1\(0) => p_35_out,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\(0) => \sig_final_mux_bus[4]_11\(8),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\(0) => \sig_final_mux_bus[6]_8\(8),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0_0\(0) => \sig_delay_mux_bus[1]_15\(8),
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => \sig_delay_mux_bus[0]_20\(8),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => p_43_out,
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(0) => p_39_out,
      \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_20\,
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_21\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(0) => p_27_out,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2 downto 0) => p_8_out(2 downto 0),
      SR(0) => \sig_btt_cntr_dup_reg[0]\(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg_0 => ld_btt_cntr_reg1_reg,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_9_out_0 => p_9_out_0,
      sig_advance_pipe_data117_out => sig_advance_pipe_data117_out,
      sig_cmd_empty_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_data_reg_out_reg[63]\(63 downto 0) => \sig_data_reg_out_reg[63]\(63 downto 0),
      sig_dre_halted_reg => sig_dre_halted_reg_0,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg_0,
      sig_dre_tvalid_i_reg_0(0) => sig_dre_tvalid_i_reg_1(0),
      sig_eop_halt_xfer_reg_0 => sig_eop_halt_xfer_reg,
      sig_flush_db1_reg => \^sig_dre_tvalid_i_reg\,
      sig_flush_db2_reg => \^sig_dre_halted_reg\,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_init_reg_reg_0(0) => SR(0),
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_max_first_increment_reg[1]_0\ => \sig_max_first_increment_reg[1]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]_0\(1 downto 0) => \p_0_in__0\(2 downto 1),
      \sig_pass_mux_bus[7]_2\(0) => \sig_pass_mux_bus[7]_2\(8),
      \sig_realign_btt_reg_reg[13]\(13 downto 0) => sig_cmd_fifo_data_out(23 downto 10),
      sig_sm_ld_dre_cmd_reg => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_102\,
      sig_tlast_out_reg_0 => \^sig_dre2ibtt_tlast_reg_reg\,
      skid2dre_wlast => skid2dre_wlast,
      \storage_data_reg[13]\ => \storage_data_reg[13]\(0)
    );
I_DRE_CNTL_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\
     port map (
      D(2) => I_DRE_CNTL_FIFO_n_32,
      D(1) => I_DRE_CNTL_FIFO_n_33,
      D(0) => I_DRE_CNTL_FIFO_n_34,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => I_DRE_CNTL_FIFO_n_5,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep\ => I_DRE_CNTL_FIFO_n_28,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0\ => I_DRE_CNTL_FIFO_n_29,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep\ => I_DRE_CNTL_FIFO_n_26,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep__0\ => I_DRE_CNTL_FIFO_n_27,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(2) => I_DRE_CNTL_FIFO_n_23,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(1) => I_DRE_CNTL_FIFO_n_24,
      \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]\(0) => I_DRE_CNTL_FIFO_n_25,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_push_strt_offset_reg => lsig_push_strt_offset_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(13 downto 0) => sig_cmd_fifo_data_out(23 downto 10),
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5\,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[2]\(1 downto 0) => \p_0_in__0\(2 downto 1),
      \sig_next_strt_offset_reg[2]_0\(2 downto 0) => p_8_out(2 downto 0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_updt_cmd_tready : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    \pntr_cs_reg[1]\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    updt_done_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out_0 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_SCC_n_10 : STD_LOGIC;
  signal I_MSTR_SCC_n_11 : STD_LOGIC;
  signal I_MSTR_SCC_n_12 : STD_LOGIC;
  signal I_MSTR_SCC_n_13 : STD_LOGIC;
  signal I_MSTR_SCC_n_14 : STD_LOGIC;
  signal I_MSTR_SCC_n_15 : STD_LOGIC;
  signal I_MSTR_SCC_n_16 : STD_LOGIC;
  signal I_MSTR_SCC_n_17 : STD_LOGIC;
  signal I_MSTR_SCC_n_18 : STD_LOGIC;
  signal I_MSTR_SCC_n_19 : STD_LOGIC;
  signal I_MSTR_SCC_n_2 : STD_LOGIC;
  signal I_MSTR_SCC_n_20 : STD_LOGIC;
  signal I_MSTR_SCC_n_21 : STD_LOGIC;
  signal I_MSTR_SCC_n_22 : STD_LOGIC;
  signal I_MSTR_SCC_n_23 : STD_LOGIC;
  signal I_MSTR_SCC_n_24 : STD_LOGIC;
  signal I_MSTR_SCC_n_25 : STD_LOGIC;
  signal I_MSTR_SCC_n_26 : STD_LOGIC;
  signal I_MSTR_SCC_n_27 : STD_LOGIC;
  signal I_MSTR_SCC_n_28 : STD_LOGIC;
  signal I_MSTR_SCC_n_29 : STD_LOGIC;
  signal I_MSTR_SCC_n_30 : STD_LOGIC;
  signal I_MSTR_SCC_n_31 : STD_LOGIC;
  signal I_MSTR_SCC_n_32 : STD_LOGIC;
  signal I_MSTR_SCC_n_33 : STD_LOGIC;
  signal I_MSTR_SCC_n_4 : STD_LOGIC;
  signal I_MSTR_SCC_n_6 : STD_LOGIC;
  signal I_MSTR_SCC_n_7 : STD_LOGIC;
  signal I_MSTR_SCC_n_8 : STD_LOGIC;
  signal I_MSTR_SCC_n_9 : STD_LOGIC;
  signal \I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_6 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_7 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_okay_reg : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\
     port map (
      Q(26) => I_MSTR_SCC_n_7,
      Q(25) => I_MSTR_SCC_n_8,
      Q(24) => I_MSTR_SCC_n_9,
      Q(23) => I_MSTR_SCC_n_10,
      Q(22) => I_MSTR_SCC_n_11,
      Q(21) => I_MSTR_SCC_n_12,
      Q(20) => I_MSTR_SCC_n_13,
      Q(19) => I_MSTR_SCC_n_14,
      Q(18) => I_MSTR_SCC_n_15,
      Q(17) => I_MSTR_SCC_n_16,
      Q(16) => I_MSTR_SCC_n_17,
      Q(15) => I_MSTR_SCC_n_18,
      Q(14) => I_MSTR_SCC_n_19,
      Q(13) => I_MSTR_SCC_n_20,
      Q(12) => I_MSTR_SCC_n_21,
      Q(11) => I_MSTR_SCC_n_22,
      Q(10) => I_MSTR_SCC_n_23,
      Q(9) => I_MSTR_SCC_n_24,
      Q(8) => I_MSTR_SCC_n_25,
      Q(7) => I_MSTR_SCC_n_26,
      Q(6) => I_MSTR_SCC_n_27,
      Q(5) => I_MSTR_SCC_n_28,
      Q(4) => I_MSTR_SCC_n_29,
      Q(3) => I_MSTR_SCC_n_30,
      Q(2) => I_MSTR_SCC_n_31,
      Q(1) => I_MSTR_SCC_n_32,
      Q(0) => I_MSTR_SCC_n_33,
      SR(0) => I_ADDR_CNTL_n_32,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg => I_MSTR_SCC_n_4,
      \sig_cmd_addr_reg_reg[3]\ => I_MSTR_SCC_n_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error_reg => I_MSTR_SCC_n_6
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => I_WR_DATA_CNTL_n_7,
      Q(27) => I_CMD_STATUS_n_13,
      Q(26) => I_CMD_STATUS_n_14,
      Q(25) => I_CMD_STATUS_n_15,
      Q(24) => I_CMD_STATUS_n_16,
      Q(23) => I_CMD_STATUS_n_17,
      Q(22) => I_CMD_STATUS_n_18,
      Q(21) => I_CMD_STATUS_n_19,
      Q(20) => I_CMD_STATUS_n_20,
      Q(19) => I_CMD_STATUS_n_21,
      Q(18) => I_CMD_STATUS_n_22,
      Q(17) => I_CMD_STATUS_n_23,
      Q(16) => I_CMD_STATUS_n_24,
      Q(15) => I_CMD_STATUS_n_25,
      Q(14) => I_CMD_STATUS_n_26,
      Q(13) => I_CMD_STATUS_n_27,
      Q(12) => I_CMD_STATUS_n_28,
      Q(11) => I_CMD_STATUS_n_29,
      Q(10) => I_CMD_STATUS_n_30,
      Q(9) => I_CMD_STATUS_n_31,
      Q(8) => I_CMD_STATUS_n_32,
      Q(7) => I_CMD_STATUS_n_33,
      Q(6) => I_CMD_STATUS_n_34,
      Q(5) => I_CMD_STATUS_n_35,
      Q(4) => I_CMD_STATUS_n_36,
      Q(3) => I_CMD_STATUS_n_37,
      Q(2) => I_CMD_STATUS_n_38,
      Q(1) => I_CMD_STATUS_n_39,
      Q(0) => I_CMD_STATUS_n_40,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      p_5_out => p_5_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid_reg(0) => E(0),
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_WR_DATA_CNTL_n_6,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => sig_init_reg2,
      sig_init_done_reg_0 => I_CMD_STATUS_n_8,
      sig_init_done_reg_1 => I_CMD_STATUS_n_9,
      sig_init_reg2_reg => sig_init_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \update_address_reg[31]\(26 downto 0) => D(26 downto 0),
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => updt_done_reg,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr
     port map (
      Q(27) => I_CMD_STATUS_n_13,
      Q(26) => I_CMD_STATUS_n_14,
      Q(25) => I_CMD_STATUS_n_15,
      Q(24) => I_CMD_STATUS_n_16,
      Q(23) => I_CMD_STATUS_n_17,
      Q(22) => I_CMD_STATUS_n_18,
      Q(21) => I_CMD_STATUS_n_19,
      Q(20) => I_CMD_STATUS_n_20,
      Q(19) => I_CMD_STATUS_n_21,
      Q(18) => I_CMD_STATUS_n_22,
      Q(17) => I_CMD_STATUS_n_23,
      Q(16) => I_CMD_STATUS_n_24,
      Q(15) => I_CMD_STATUS_n_25,
      Q(14) => I_CMD_STATUS_n_26,
      Q(13) => I_CMD_STATUS_n_27,
      Q(12) => I_CMD_STATUS_n_28,
      Q(11) => I_CMD_STATUS_n_29,
      Q(10) => I_CMD_STATUS_n_30,
      Q(9) => I_CMD_STATUS_n_31,
      Q(8) => I_CMD_STATUS_n_32,
      Q(7) => I_CMD_STATUS_n_33,
      Q(6) => I_CMD_STATUS_n_34,
      Q(5) => I_CMD_STATUS_n_35,
      Q(4) => I_CMD_STATUS_n_36,
      Q(3) => I_CMD_STATUS_n_37,
      Q(2) => I_CMD_STATUS_n_38,
      Q(1) => I_CMD_STATUS_n_39,
      Q(0) => I_CMD_STATUS_n_40,
      SR(0) => I_ADDR_CNTL_n_32,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_addr_valid_reg_reg => I_MSTR_SCC_n_6,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      \sig_next_addr_reg_reg[31]\(26) => I_MSTR_SCC_n_7,
      \sig_next_addr_reg_reg[31]\(25) => I_MSTR_SCC_n_8,
      \sig_next_addr_reg_reg[31]\(24) => I_MSTR_SCC_n_9,
      \sig_next_addr_reg_reg[31]\(23) => I_MSTR_SCC_n_10,
      \sig_next_addr_reg_reg[31]\(22) => I_MSTR_SCC_n_11,
      \sig_next_addr_reg_reg[31]\(21) => I_MSTR_SCC_n_12,
      \sig_next_addr_reg_reg[31]\(20) => I_MSTR_SCC_n_13,
      \sig_next_addr_reg_reg[31]\(19) => I_MSTR_SCC_n_14,
      \sig_next_addr_reg_reg[31]\(18) => I_MSTR_SCC_n_15,
      \sig_next_addr_reg_reg[31]\(17) => I_MSTR_SCC_n_16,
      \sig_next_addr_reg_reg[31]\(16) => I_MSTR_SCC_n_17,
      \sig_next_addr_reg_reg[31]\(15) => I_MSTR_SCC_n_18,
      \sig_next_addr_reg_reg[31]\(14) => I_MSTR_SCC_n_19,
      \sig_next_addr_reg_reg[31]\(13) => I_MSTR_SCC_n_20,
      \sig_next_addr_reg_reg[31]\(12) => I_MSTR_SCC_n_21,
      \sig_next_addr_reg_reg[31]\(11) => I_MSTR_SCC_n_22,
      \sig_next_addr_reg_reg[31]\(10) => I_MSTR_SCC_n_23,
      \sig_next_addr_reg_reg[31]\(9) => I_MSTR_SCC_n_24,
      \sig_next_addr_reg_reg[31]\(8) => I_MSTR_SCC_n_25,
      \sig_next_addr_reg_reg[31]\(7) => I_MSTR_SCC_n_26,
      \sig_next_addr_reg_reg[31]\(6) => I_MSTR_SCC_n_27,
      \sig_next_addr_reg_reg[31]\(5) => I_MSTR_SCC_n_28,
      \sig_next_addr_reg_reg[31]\(4) => I_MSTR_SCC_n_29,
      \sig_next_addr_reg_reg[31]\(3) => I_MSTR_SCC_n_30,
      \sig_next_addr_reg_reg[31]\(2) => I_MSTR_SCC_n_31,
      \sig_next_addr_reg_reg[31]\(1) => I_MSTR_SCC_n_32,
      \sig_next_addr_reg_reg[31]\(0) => I_MSTR_SCC_n_33,
      \sig_next_addr_reg_reg[3]\ => I_MSTR_SCC_n_2,
      sig_posted_to_axi_2_reg => I_MSTR_SCC_n_4,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl
     port map (
      E(0) => E(0),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \out\,
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_WR_DATA_CNTL_n_7,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_WR_DATA_CNTL_n_6,
      follower_full_s2mm => follower_full_s2mm,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(0) => m_axi_sg_wdata(0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => sig_addr2data_addr_posted,
      p_2_out => p_2_out,
      \pntr_cs_reg[1]\ => \pntr_cs_reg[1]\,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \INFERRED_GEN.cnt_i_reg[0]\ => I_WR_STATUS_CNTLR_n_4,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      p_5_out => p_5_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_STATUS_n_8,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => I_CMD_STATUS_n_9,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  port (
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    sig_cmd_full : out STD_LOGIC;
    sig_sm_ld_dre_cmd : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    full : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stop_request : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_flush_db2 : out STD_LOGIC;
    sig_eop_halt_xfer : out STD_LOGIC;
    lsig_pullreg_empty : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[0]\ : out STD_LOGIC;
    lsig_packer_full : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_is_zero : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_dly3_reg : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_out : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_new_reg[31]\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_112\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_113\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_114\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_115\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_116\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_117\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_118\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_119\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_120\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_121\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_122\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_123\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_124\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_125\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_126\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_127\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_128\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_129\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_130\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_131\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_132\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_133\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_134\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_135\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_136\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_162\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_172\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_173\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_174\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_175\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal I_CMD_STATUS_n_72 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_5 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_25 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_26 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_27 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_28 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_63 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_64 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_65 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_24 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_25 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_26 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_29 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_30 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_33 : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal p_5_out_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_9_out : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal \^sig_burst_dbeat_cntr_reg[0]\ : STD_LOGIC;
  signal \^sig_burst_dbeat_cntr_reg[5]\ : STD_LOGIC;
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_byte_cntr_reg[0]\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_csm_state_ns1 : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_dre2ibtt_tlast\ : STD_LOGIC;
  signal sig_dre2ibtt_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dre2ibtt_tvalid : STD_LOGIC;
  signal \^sig_flush_db1_reg\ : STD_LOGIC;
  signal \^sig_flush_db2\ : STD_LOGIC;
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_skid_mux_out_2 : STD_LOGIC;
  signal sig_last_skid_reg_1 : STD_LOGIC;
  signal sig_ld_byte_cntr : STD_LOGIC;
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sig_sf_strt_addr_offset\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal \^sig_stat2wsc_status_ready\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal skid2dre_wdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^skid2dre_wlast\ : STD_LOGIC;
  signal skid2dre_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal skid2dre_wvalid : STD_LOGIC;
begin
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
  \sig_burst_dbeat_cntr_reg[0]\ <= \^sig_burst_dbeat_cntr_reg[0]\;
  \sig_burst_dbeat_cntr_reg[5]\ <= \^sig_burst_dbeat_cntr_reg[5]\;
  \sig_byte_cntr_reg[0]\ <= \^sig_byte_cntr_reg[0]\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_dre2ibtt_tlast <= \^sig_dre2ibtt_tlast\;
  sig_flush_db1_reg <= \^sig_flush_db1_reg\;
  sig_flush_db2 <= \^sig_flush_db2\;
  sig_halt_reg <= \^sig_halt_reg\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_init_done <= \^sig_init_done\;
  sig_init_done_0 <= \^sig_init_done_0\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_sf_strt_addr_offset <= \^sig_sf_strt_addr_offset\;
  sig_stat2wsc_status_ready <= \^sig_stat2wsc_status_ready\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
  skid2dre_wlast <= \^skid2dre_wlast\;
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
     port map (
      E(0) => sig_data_reg_out_en,
      Q(63 downto 0) => skid2dre_wdata(63 downto 0),
      SR(0) => \^sig_init_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in2_in,
      s_axis_s2mm_tdata(63 downto 0) => s_axis_s2mm_tdata(63 downto 0),
      s_axis_s2mm_tkeep(7 downto 0) => s_axis_s2mm_tkeep(7 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_halt_reg_dly2_reg => \^sig_halt_reg_dly2\,
      sig_halt_reg_dly3_reg => sig_halt_reg_dly3_reg,
      sig_halt_reg_dly3_reg_0 => \^sig_halt_reg_dly3\,
      sig_s_ready_dup_reg_0 => skid2dre_wvalid,
      sig_s_ready_out_reg_0 => dre2skid_wready,
      \sig_strb_skid_reg_reg[0]_0\ => sig_stop_request,
      \sig_strb_skid_reg_reg[7]_0\(7 downto 0) => skid2dre_wstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => \^skid2dre_wlast\
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      D(3 downto 0) => sig_xfer_len(6 downto 3),
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      E(0) => sig_good_strm_dbeat11_out,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ => \^sig_sf_strt_addr_offset\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[4]\(4 downto 0) => sig_data2wsc_bytes_rcvd(4 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(16) => sig_ibtt2wdc_eop,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(15 downto 0) => sig_ibtt2wdc_tstrb(15 downto 0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8) => sig_dre2ibtt_tstrb(0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_172\,
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_173\,
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(8) => sig_dre2ibtt_tstrb(4),
      \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\(7 downto 0) => sig_dre2ibtt_tdata(39 downto 32),
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(63) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(62) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(61) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(60) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(59) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(58) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(57) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(56) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(55) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(54) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(53) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(52) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(51) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(50) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(49) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(48) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(47) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(46) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(45) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(44) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(43) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(42) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(41) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(40) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(39) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(38) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(37) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(36) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(35) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(34) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(33) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(32) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_112\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_113\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_114\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_115\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_116\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_117\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_118\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_119\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_120\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_121\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_122\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_123\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_124\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_125\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_126\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_127\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_128\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_129\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_130\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_131\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_132\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_133\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_134\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_135\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_136\,
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(8) => sig_dre2ibtt_tstrb(7),
      \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\(7 downto 0) => sig_dre2ibtt_tdata(63 downto 56),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => lsig_packer_full,
      Q(1) => sig_byte_cntr(3),
      Q(0) => sig_byte_cntr(0),
      S(2) => I_WR_DATA_CNTL_n_63,
      S(1) => I_WR_DATA_CNTL_n_64,
      S(0) => I_WR_DATA_CNTL_n_65,
      SR(0) => \^sig_init_reg\,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      full => full,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_0_out(1 downto 0) => p_0_out_0(2 downto 1),
      rd_en => sig_pop_xd_fifo,
      \sig_burst_dbeat_cntr_reg[0]_0\ => \^sig_burst_dbeat_cntr_reg[0]\,
      \sig_burst_dbeat_cntr_reg[0]_1\ => \^lsig_0ffset_cntr\,
      \sig_burst_dbeat_cntr_reg[5]_0\ => \^sig_burst_dbeat_cntr_reg[5]\,
      \sig_byte_cntr_reg[0]_0\(0) => \^sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[3]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_174\,
      \sig_byte_cntr_reg[3]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_175\,
      \sig_child_addr_cntr_lsh_reg[0]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\,
      \sig_child_addr_cntr_lsh_reg[15]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \sig_child_addr_cntr_lsh_reg[15]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      \sig_child_addr_cntr_lsh_reg[3]\(0) => sig_child_addr_cntr_lsh_reg(3),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_skid_reg_reg[127]\(127 downto 0) => sig_ibtt2wdc_tdata(127 downto 0),
      \sig_dbeat_cntr_reg[7]\ => I_WR_DATA_CNTL_n_26,
      sig_dqual_reg_full_reg => I_WR_DATA_CNTL_n_28,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tdata(39 downto 24) => sig_dre2ibtt_tdata(55 downto 40),
      sig_dre2ibtt_tdata(23 downto 0) => sig_dre2ibtt_tdata(31 downto 8),
      sig_dre2ibtt_tstrb(4 downto 3) => sig_dre2ibtt_tstrb(6 downto 5),
      sig_dre2ibtt_tstrb(2 downto 0) => sig_dre2ibtt_tstrb(3 downto 1),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted\,
      sig_first_dbeat_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      sig_flush_db1_reg => \^sig_flush_db1_reg\,
      sig_flush_db1_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      sig_flush_db2_reg => \^sig_flush_db2\,
      sig_halt_reg_reg => I_WR_STATUS_CNTLR_n_33,
      sig_halt_reg_reg_0 => \^sig_halt_reg\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_m_valid_dup_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      sig_s_ready_out_reg => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => \^sig_dre2ibtt_tlast\,
      sig_tlast_out_reg_0 => sig_tlast_out_reg_0,
      sig_tlast_out_reg_1(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161\,
      sig_tlast_out_reg_1(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_162\,
      sig_tlast_out_reg_2(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      sig_xfer_is_seq_reg_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      \sig_xfer_len_reg_reg[2]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
     port map (
      D(3 downto 0) => sig_xfer_len(6 downto 3),
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      FIFO_Full_reg => I_ADDR_CNTL_n_9,
      FIFO_Full_reg_0 => I_WR_DATA_CNTL_n_25,
      FIFO_Full_reg_1 => I_WR_DATA_CNTL_n_0,
      FIFO_Full_reg_2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(19) => p_0_out,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(18) => p_1_out,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(17) => p_2_out,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(16 downto 3) => p_5_out_1(13 downto 0),
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\(2 downto 0) => p_6_out(2 downto 0),
      Q(46 downto 15) => sig_cmd2mstr_command(63 downto 32),
      Q(14) => sig_cmd2mstr_command(23),
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      SR(0) => \^sig_init_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_cmd2mstr_cmd_valid\,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      \in\(40) => p_13_out,
      \in\(39) => p_27_out(0),
      \in\(38 downto 32) => p_19_out(6 downto 0),
      \in\(31 downto 4) => p_30_out(31 downto 4),
      \in\(3 downto 0) => p_20_out(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_9_out => p_9_out,
      rd_en => sig_pop_xd_fifo,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg_reg(0) => sig_child_tag_reg0,
      sig_init_reg_reg_0(0) => sig_input_cache_type_reg0,
      sig_input_reg_empty_reg_0 => \^sig_psm_halt\,
      sig_input_reg_empty_reg_1 => \^sig_input_reg_empty\,
      sig_input_reg_empty_reg_2 => sig_input_reg_empty_reg,
      sig_next_cmd_cmplt_reg_reg(1) => p_12_out,
      sig_next_cmd_cmplt_reg_reg(0) => p_14_out,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_realign_calc_err_reg_reg_0 => p_10_out,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      \sig_xfer_addr_reg_reg[3]_0\(0) => sig_child_addr_cntr_lsh_reg(3),
      \sig_xfer_len_reg_reg[1]_0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75\,
      \sig_xfer_len_reg_reg[2]_0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
     port map (
      D(0) => CO(0),
      E(0) => sig_data_reg_out_en,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\ => \^sig_sf_strt_addr_offset\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ => sig_sm_ld_dre_cmd,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\ => D(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(63) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(62) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(61) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(60) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(59) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(58) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(57) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(56) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(55) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(54) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(53) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(52) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(51) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(50) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(49) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(48) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(47) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(46) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(45) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(44) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(43) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(42) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(41) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(40) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(39) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(38) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(37) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(36) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(35) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(34) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(33) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(32) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_112\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_113\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_114\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_115\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_116\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_117\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_118\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_119\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_120\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_121\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_122\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_123\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_124\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_125\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_126\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_127\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_128\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_129\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_130\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_131\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_132\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_133\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_134\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_135\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][63]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_136\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_161\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_162\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8) => sig_dre2ibtt_tstrb(2),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(7 downto 0) => sig_dre2ibtt_tdata(23 downto 16),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8) => sig_dre2ibtt_tstrb(3),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(7 downto 0) => sig_dre2ibtt_tdata(31 downto 24),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\(8) => sig_dre2ibtt_tstrb(5),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][5]\(7 downto 0) => sig_dre2ibtt_tdata(47 downto 40),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\(8) => sig_dre2ibtt_tstrb(6),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][6]_0\(7 downto 0) => sig_dre2ibtt_tdata(55 downto 48),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \^sig_burst_dbeat_cntr_reg[5]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \^sig_burst_dbeat_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\,
      \INFERRED_GEN.cnt_i_reg[1]\ => p_4_out,
      Q(8) => sig_dre2ibtt_tstrb(1),
      Q(7 downto 0) => sig_dre2ibtt_tdata(15 downto 8),
      SR(0) => \^sig_init_reg\,
      \in\(19) => p_0_out,
      \in\(18) => p_1_out,
      \in\(17) => p_2_out,
      \in\(16 downto 3) => p_5_out_1(13 downto 0),
      \in\(2 downto 0) => p_6_out(2 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      lsig_0ffset_cntr => \^lsig_0ffset_cntr\,
      lsig_pullreg_empty => lsig_pullreg_empty,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => dre2skid_wready,
      p_0_out(1 downto 0) => p_0_out_0(2 downto 1),
      p_9_out => p_9_out,
      \sig_btt_cntr_dup_reg[0]\(0) => \sig_btt_cntr_dup_reg[0]\,
      \sig_byte_cntr_reg[3]\(1) => sig_byte_cntr(3),
      \sig_byte_cntr_reg[3]\(0) => sig_byte_cntr(0),
      \sig_byte_cntr_reg[7]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_172\,
      \sig_byte_cntr_reg[7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_173\,
      \sig_byte_cntr_reg[7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_174\,
      \sig_byte_cntr_reg[7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_175\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \sig_data_reg_out_reg[63]\(63 downto 0) => skid2dre_wdata(63 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tdata(23 downto 16) => sig_dre2ibtt_tdata(63 downto 56),
      sig_dre2ibtt_tdata(15 downto 8) => sig_dre2ibtt_tdata(39 downto 32),
      sig_dre2ibtt_tdata(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      sig_dre2ibtt_tlast_reg_reg => \^sig_dre2ibtt_tlast\,
      sig_dre2ibtt_tstrb(2) => sig_dre2ibtt_tstrb(7),
      sig_dre2ibtt_tstrb(1) => sig_dre2ibtt_tstrb(4),
      sig_dre2ibtt_tstrb(0) => sig_dre2ibtt_tstrb(0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_halted => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted\,
      sig_dre_halted_reg => \^sig_flush_db2\,
      sig_dre_halted_reg_0 => \^sig_flush_db1_reg\,
      sig_dre_tvalid_i_reg => sig_flush_db1,
      sig_dre_tvalid_i_reg_0 => sig_eop_halt_xfer,
      sig_dre_tvalid_i_reg_1(0) => \^sig_byte_cntr_reg[0]\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_flush_db1_reg => sig_flush_db1_reg_0,
      sig_flush_db2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      sig_flush_db2_reg_0 => sig_flush_db2_reg,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_m_valid_dup_reg => p_0_in2_in,
      sig_m_valid_out_reg => skid2dre_wvalid,
      \sig_max_first_increment_reg[1]\ => sig_cmd_full,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => skid2dre_wstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => sig_tlast_out_reg,
      skid2dre_wlast => \^skid2dre_wlast\,
      \storage_data_reg[13]\(0) => sig_valid_fifo_ld12_out
    );
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      SR(0) => \^sig_init_reg\,
      \in\(40) => p_13_out,
      \in\(39) => p_27_out(0),
      \in\(38 downto 32) => p_19_out(6 downto 0),
      \in\(31 downto 4) => p_30_out(31 downto 4),
      \in\(3 downto 0) => p_20_out(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(6 downto 0) => m_axi_s2mm_awlen(6 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_0_in_1 => p_0_in_1,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg_0(0) => sig_calc_error_reg_reg(0),
      sig_cmd2addr_valid_reg => I_ADDR_CNTL_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_csm_ld_xfer => sig_csm_ld_xfer,
      sig_halt_reg_reg => \^sig_halt_reg\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(17) => sig_wsc2stat_status(31),
      D(16 downto 3) => sig_wsc2stat_status(21 downto 8),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => E(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => I_CMD_STATUS_n_72,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \^sig_wsc2stat_status_valid\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0) => \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0) => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      Q(46 downto 15) => sig_cmd2mstr_command(63 downto 32),
      Q(14) => sig_cmd2mstr_command(23),
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_stat2wsc_status_ready\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => \^sig_cmd2mstr_cmd_valid\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_init_done => \^sig_init_done\,
      sig_init_done_0 => \^sig_init_done_0\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_24,
      sig_init_reg_reg_0 => I_WR_STATUS_CNTLR_n_26,
      sig_input_reg_empty => \^sig_input_reg_empty\,
      sig_psm_halt => \^sig_psm_halt\,
      sig_stream_rst => sig_stream_rst
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_ASYNC_RESET.halt_i_reg\ => \GEN_ASYNC_RESET.halt_i_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      \sig_addr_posted_cntr_reg[0]\ => I_WR_DATA_CNTL_n_27,
      \sig_addr_posted_cntr_reg[1]\ => I_WR_STATUS_CNTLR_n_30,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => I_WR_STATUS_CNTLR_n_29,
      sig_halt_cmplt_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
     port map (
      D(127 downto 0) => sig_ibtt2wdc_tdata(127 downto 0),
      Q(15 downto 0) => sig_strb_skid_reg(15 downto 0),
      SR(0) => \^sig_init_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(127 downto 0) => m_axi_s2mm_wdata(127 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(15 downto 0) => m_axi_s2mm_wstrb(15 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_last_dbeat_reg => sig_skid2data_wready,
      sig_last_dbeat_reg_0 => I_S2MM_MMAP_SKID_BUF_n_5,
      sig_last_skid_mux_out => sig_last_skid_mux_out_2,
      sig_last_skid_reg => sig_last_skid_reg_1,
      sig_m_valid_out_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      \sig_next_strt_strb_reg_reg[15]\(15 downto 0) => sig_data2skid_wstrb(15 downto 0),
      \sig_next_strt_strb_reg_reg[15]_0\(15 downto 0) => sig_strb_skid_mux_out(15 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      D(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      D(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      D(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      E(0) => sig_good_strm_dbeat11_out,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ => \^sig_wsc2stat_status_valid\,
      Q(15 downto 0) => sig_strb_skid_reg(15 downto 0),
      S(2) => I_WR_DATA_CNTL_n_63,
      S(1) => I_WR_DATA_CNTL_n_64,
      S(0) => I_WR_DATA_CNTL_n_65,
      SR(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \in\(16) => sig_data2wsc_eop,
      \in\(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_addr2data_addr_posted,
      p_11_out => p_11_out,
      p_5_out => p_5_out,
      sig_cmd2data_valid_reg => I_WR_DATA_CNTL_n_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_DATA_CNTL_n_27,
      sig_halt_reg_dly2 => \^sig_halt_reg_dly2\,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_halt_reg_reg => \^sig_halt_reg\,
      sig_halt_reg_reg_0 => I_WR_STATUS_CNTLR_n_33,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_25,
      sig_last_dbeat_reg_0 => I_WR_DATA_CNTL_n_26,
      sig_last_skid_mux_out => sig_last_skid_mux_out_2,
      sig_last_skid_reg => sig_last_skid_reg_1,
      sig_m_valid_dup_reg => I_WR_DATA_CNTL_n_28,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      sig_m_valid_out_reg_0 => sig_ibtt2wdc_tvalid,
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_s_ready_dup_reg => p_0_in3_in,
      sig_s_ready_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      sig_s_ready_out_reg_0 => I_S2MM_MMAP_SKID_BUF_n_5,
      sig_s_ready_out_reg_1 => sig_skid2data_wready,
      sig_stat2wsc_status_ready => \^sig_stat2wsc_status_ready\,
      \sig_strb_reg_out_reg[15]\(15 downto 0) => sig_strb_skid_mux_out(15 downto 0),
      \sig_strb_reg_out_reg[16]\(16) => sig_ibtt2wdc_eop,
      \sig_strb_reg_out_reg[16]\(15 downto 0) => sig_ibtt2wdc_tstrb(15 downto 0),
      \sig_strb_skid_reg_reg[15]\(15 downto 0) => sig_data2skid_wstrb(15 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_xfer_calc_err_reg_reg(13) => p_13_out,
      sig_xfer_calc_err_reg_reg(12) => p_12_out,
      sig_xfer_calc_err_reg_reg(11) => p_14_out,
      sig_xfer_calc_err_reg_reg(10 downto 4) => p_19_out(6 downto 0),
      sig_xfer_calc_err_reg_reg(3 downto 0) => p_20_out(3 downto 0),
      \sig_xfer_len_reg_reg[0]\ => I_WR_DATA_CNTL_n_25
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
     port map (
      D(17) => sig_wsc2stat_status(31),
      D(16 downto 3) => sig_wsc2stat_status(21 downto 8),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      SR(0) => \^sig_init_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ => \^sig_wsc2stat_status_valid\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_72,
      \in\(16) => sig_data2wsc_eop,
      \in\(15 downto 2) => sig_data2wsc_bytes_rcvd(13 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      p_0_in => p_0_in,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_child_error_reg_reg(0) => sig_child_tag_reg0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_dqual_reg_full_reg => I_WR_DATA_CNTL_n_28,
      sig_halt_cmplt_reg => I_WR_STATUS_CNTLR_n_29,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_30,
      sig_halt_reg_dly1_reg => \^sig_halt_reg\,
      sig_init_done => \^sig_init_done\,
      sig_init_done_0 => \^sig_init_done_0\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_24,
      sig_init_done_reg_0 => I_WR_STATUS_CNTLR_n_25,
      sig_init_done_reg_1 => I_WR_STATUS_CNTLR_n_26,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      \sig_input_addr_reg_reg[31]\(0) => sig_input_cache_type_reg0,
      sig_m_valid_dup_reg => I_WR_STATUS_CNTLR_n_33,
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_s_ready_out_reg => sig_skid2data_wready,
      sig_stat2wsc_status_ready => \^sig_stat2wsc_status_ready\,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  port (
    \m_axi_sg_wstrb[0]\ : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    ftch_done_reg : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    \pntr_cs_reg[1]\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    updt_done_reg : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_ftch_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^m_axi_sg_wstrb[0]\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  \m_axi_sg_wstrb[0]\ <= \^m_axi_sg_wstrb[0]\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      Q(25 downto 0) => Q(25 downto 0),
      ftch_decerr_i => ftch_decerr_i,
      ftch_done_reg => ftch_done_reg,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \m_axi_sg_wstrb[0]\ => \^m_axi_sg_wstrb[0]\,
      p_18_out_0 => p_18_out_0,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => s_axis_ftch_cmd_tvalid_reg(0),
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap
     port map (
      D(26 downto 0) => D(26 downto 0),
      E(0) => E(0),
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      follower_full_s2mm => follower_full_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wdata(0) => m_axi_sg_wdata(0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      p_2_out => p_2_out,
      \pntr_cs_reg[1]\ => \pntr_cs_reg[1]\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb[0]\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stream_rst => sig_stream_rst,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg => updt_done_reg,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_out : in STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_new_reg[31]\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_0_in\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_1_out\ : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/p_5_out\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly2\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly3\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/p_0_in\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \I_WR_STATUS_CNTLR/sig_halt_reg\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal ld_btt_cntr_reg1_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tvalid_int\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tready\ : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db1_i_2_n_0 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_sready_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal skid2dre_wlast : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_first_dbeat_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of sig_flush_db1_i_2 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of sig_flush_db2_i_1 : label is "soft_lutpair259";
begin
  m_axis_s2mm_sts_tvalid_int <= \^m_axis_s2mm_sts_tvalid_int\;
  s_axis_s2mm_cmd_tready <= \^s_axis_s2mm_cmd_tready\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      O => \I_WR_STATUS_CNTLR/p_0_in\
    );
\GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I1 => sig_dre2ibtt_tlast,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      O => \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      I1 => sig_ibtt2wdc_tlast,
      O => \I_WR_DATA_CNTL/p_5_out\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      D(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \out\,
      \GEN_ASYNC_RESET.halt_i_reg\ => \GEN_ASYNC_RESET.halt_i_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_21\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\,
      \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0) => \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\ => \^m_axis_s2mm_sts_tvalid_int\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\(13 downto 0) => D(13 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      full => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\,
      ld_btt_cntr_reg1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_i_1_n_0,
      lsig_0ffset_cntr => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\,
      lsig_packer_full => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\,
      lsig_pullreg_empty => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(6 downto 0) => m_axi_s2mm_awlen(6 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(127 downto 0) => m_axi_s2mm_wdata(127 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(15 downto 0) => m_axi_s2mm_wstrb(15 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(0) => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      p_0_in => \I_WR_STATUS_CNTLR/p_0_in\,
      p_0_in_1 => \I_ADDR_CNTL/p_0_in\,
      p_10_out => p_10_out,
      p_4_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\,
      p_5_out => \I_WR_DATA_CNTL/p_5_out\,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => \^s_axis_s2mm_cmd_tready\,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(63 downto 0) => s_axis_s2mm_tdata(63 downto 0),
      s_axis_s2mm_tkeep(7 downto 0) => s_axis_s2mm_tkeep(7 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      \sig_btt_cntr_dup_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      sig_btt_is_zero => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero\,
      \sig_burst_dbeat_cntr_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\,
      \sig_burst_dbeat_cntr_reg[5]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      \sig_byte_cntr_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      sig_calc_error_reg_reg(0) => \I_ADDR_CNTL/p_1_out\(50),
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_full => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_i_1_n_0,
      sig_flush_db1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      sig_flush_db1_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\,
      sig_flush_db1_reg_0 => sig_flush_db1_i_2_n_0,
      sig_flush_db2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      sig_flush_db2_reg => sig_flush_db2_i_1_n_0,
      sig_halt_reg => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      sig_halt_reg_dly2 => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      sig_halt_reg_dly3 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      sig_halt_reg_dly3_reg => sig_sready_stop_reg_i_1_n_0,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg_reg => sig_m_valid_dup_i_1_n_0,
      sig_input_reg_empty => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      sig_input_reg_empty_reg => sig_calc_error_reg_i_1_n_0,
      sig_last_reg_out_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\,
      sig_last_skid_mux_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\,
      sig_last_skid_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      sig_next_cmd_cmplt_reg => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      sig_psm_halt => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => sig_halt_reg_i_1_n_0,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stop_request => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request\,
      sig_tlast_out_reg => \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\,
      sig_tlast_out_reg_0 => \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\,
      sig_valid_fifo_ld12_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      skid2dre_wlast => skid2dre_wlast
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F70"
    )
        port map (
      I0 => sig_sf_strt_addr_offset,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I3 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_dre2ibtt_tlast,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_36\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAFFC0"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I2 => sig_dre2ibtt_tlast,
      I3 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      I4 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\,
      O => \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F222222"
    )
        port map (
      I0 => \^s_axis_s2mm_cmd_tready\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      I5 => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid_int\,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      I3 => sig_stat2wsc_status_ready,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AEAEAE"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      O => ld_btt_cntr_reg1_i_1_n_0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_ADDR_CNTL/p_1_out\(50),
      O => \I_ADDR_CNTL/p_0_in\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero\,
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      I4 => p_10_out,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      O => sig_flush_db1_i_2_n_0
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_51\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      O => sig_halt_reg_i_1_n_0
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => skid2dre_wlast,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      O => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      I1 => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      I2 => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request\,
      O => sig_sready_stop_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  port (
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_nxtdesc_wren : out STD_LOGIC;
    \m_axi_sg_wstrb[0]\ : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    \axi_dma_tstvec[5]\ : out STD_LOGIC;
    sts2_queue_full : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_FETCH.ch2_ftch_idle_reg\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_halted_set_reg : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_data_reg : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_out : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : out STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : out STD_LOGIC_VECTOR ( 72 downto 0 );
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    p_3_out_0 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_data_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    counter0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    irqdelay_wren_reg : in STD_LOGIC;
    \GEN_FOR_SYNC.s_valid_d1_reg\ : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \ch2_delay_zero__6\ : in STD_LOGIC;
    \p_6_out__2\ : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    queue_sinit2 : in STD_LOGIC;
    \dmacr_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \updt_desc_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    irqthresh_wren_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_1\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\ : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_37 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_42 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_48 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_18 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_23 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_24 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_25 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_26 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_27 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_28 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_29 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_30 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_31 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_32 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_33 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_34 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_35 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_36 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_37 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_38 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_39 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_40 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_41 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_42 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_43 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_44 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_45 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_46 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_47 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_48 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_49 : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_SG/service_ch212_out\ : STD_LOGIC;
  signal \^axi_dma_tstvec[5]\ : STD_LOGIC;
  signal ch2_ftch_active : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal \^ch2_ftch_queue_empty\ : STD_LOGIC;
  signal \^ch2_nxtdesc_wren\ : STD_LOGIC;
  signal ftch_cmnd_wr : STD_LOGIC;
  signal \^ftch_error_addr_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ftch_stale_desc : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in8_in : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_18_out_0 : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_19_out_3 : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal p_20_out : STD_LOGIC;
  signal p_20_out_1 : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal \^p_23_out\ : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal \p_3_out__0\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_5_out_2 : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal \^ptr2_queue_full\ : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal updt_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  \axi_dma_tstvec[5]\ <= \^axi_dma_tstvec[5]\;
  ch2_ftch_queue_empty <= \^ch2_ftch_queue_empty\;
  ch2_nxtdesc_wren <= \^ch2_nxtdesc_wren\;
  \ftch_error_addr_reg[31]_0\(25 downto 0) <= \^ftch_error_addr_reg[31]_0\(25 downto 0);
  m_axi_sg_wdata(19 downto 0) <= \^m_axi_sg_wdata\(19 downto 0);
  p_23_out <= \^p_23_out\;
  p_24_out <= \^p_24_out\;
  ptr2_queue_full <= \^ptr2_queue_full\;
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr
     port map (
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ => I_SG_FETCH_MNGR_n_49,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_1\,
      Q(26 downto 1) => p_19_out_3(63 downto 38),
      Q(0) => p_19_out_3(36),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => I_SG_AXI_DATAMOVER_n_48,
      \axi_dma_tstvec[5]\ => \^axi_dma_tstvec[5]\,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      \ftch_error_addr_reg[31]\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => p_16_out(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_20_out_1 => p_20_out_1,
      p_21_out => p_21_out,
      p_26_out => p_26_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      \p_3_out__0\ => \p_3_out__0\,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_5_out_2 => p_5_out_2,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      service_ch212_out => \I_UPDT_SG/service_ch212_out\,
      sg_decerr_reg => p_22_out,
      sg_decerr_reg_0 => sg_decerr_reg,
      sg_decerr_reg_1 => sg_decerr_reg_0,
      sg_interr_reg => \^p_24_out\,
      sg_interr_reg_0 => sg_interr_reg,
      sg_interr_reg_1 => sg_interr_reg_0,
      sg_slverr_reg => \^p_23_out\,
      sg_slverr_reg_0 => sg_slverr_reg,
      sg_slverr_reg_1 => sg_slverr_reg_0,
      sinit => sinit,
      \updt_curdesc_reg[31]\(25 downto 0) => updt_curdesc(31 downto 6),
      updt_curdesc_wren_reg(0) => p_15_out,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr
     port map (
      E(0) => E(0),
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_1\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^axi_dma_tstvec[5]\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19 downto 0) => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => I_SG_AXI_DATAMOVER_n_42,
      Q(25 downto 0) => updt_curdesc(31 downto 6),
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(19 downto 0) => \^m_axi_sg_wdata\(19 downto 0),
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_2_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_5_out_2 => p_5_out_2,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      ptr2_queue_full => \^ptr2_queue_full\,
      service_ch212_out => \I_UPDT_SG/service_ch212_out\,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      \update_address_reg[4]\(0) => p_15_out,
      updt_data_reg(0) => updt_data_reg_0(0),
      \updt_desc_reg0_reg[31]\(25 downto 0) => \updt_desc_reg0_reg[31]_0\(25 downto 0)
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt
     port map (
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^axi_dma_tstvec[5]\,
      \GEN_FOR_SYNC.s_valid_d1_reg\ => \GEN_FOR_SYNC.s_valid_d1_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0),
      Q(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0),
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      \ch2_delay_zero__6\ => \ch2_delay_zero__6\,
      irqdelay_wren_reg => irqdelay_wren_reg,
      irqthresh_wren_reg(0) => irqthresh_wren_reg(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      \p_6_out__2\ => \p_6_out__2\,
      s2mm_dmacr(15 downto 0) => s2mm_dmacr(17 downto 2),
      sinit => sinit
    );
I_SG_AXI_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover
     port map (
      D(26 downto 1) => p_19_out_3(63 downto 38),
      D(0) => p_19_out_3(36),
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_1\,
      Q(25 downto 0) => \^ftch_error_addr_reg[31]_0\(25 downto 0),
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_done_reg => I_SG_AXI_DATAMOVER_n_37,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(0) => \^m_axi_sg_wdata\(19),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      \m_axi_sg_wstrb[0]\ => \m_axi_sg_wstrb[0]\,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      p_2_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out\,
      \pntr_cs_reg[1]\ => I_SG_AXI_DATAMOVER_n_42,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_done_reg => I_SG_AXI_DATAMOVER_n_48,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr
     port map (
      CO(0) => CO(0),
      D(25) => I_SG_FETCH_MNGR_n_23,
      D(24) => I_SG_FETCH_MNGR_n_24,
      D(23) => I_SG_FETCH_MNGR_n_25,
      D(22) => I_SG_FETCH_MNGR_n_26,
      D(21) => I_SG_FETCH_MNGR_n_27,
      D(20) => I_SG_FETCH_MNGR_n_28,
      D(19) => I_SG_FETCH_MNGR_n_29,
      D(18) => I_SG_FETCH_MNGR_n_30,
      D(17) => I_SG_FETCH_MNGR_n_31,
      D(16) => I_SG_FETCH_MNGR_n_32,
      D(15) => I_SG_FETCH_MNGR_n_33,
      D(14) => I_SG_FETCH_MNGR_n_34,
      D(13) => I_SG_FETCH_MNGR_n_35,
      D(12) => I_SG_FETCH_MNGR_n_36,
      D(11) => I_SG_FETCH_MNGR_n_37,
      D(10) => I_SG_FETCH_MNGR_n_38,
      D(9) => I_SG_FETCH_MNGR_n_39,
      D(8) => I_SG_FETCH_MNGR_n_40,
      D(7) => I_SG_FETCH_MNGR_n_41,
      D(6) => I_SG_FETCH_MNGR_n_42,
      D(5) => I_SG_FETCH_MNGR_n_43,
      D(4) => I_SG_FETCH_MNGR_n_44,
      D(3) => I_SG_FETCH_MNGR_n_45,
      D(2) => I_SG_FETCH_MNGR_n_46,
      D(1) => I_SG_FETCH_MNGR_n_47,
      D(0) => I_SG_FETCH_MNGR_n_48,
      E(0) => \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1 downto 0) => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1 downto 0),
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_CH2_FETCH.ch2_ftch_idle_reg\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2 downto 0) => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2 downto 0),
      \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\ => I_SG_FETCH_MNGR_n_18,
      \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\ => \^ch2_nxtdesc_wren\,
      \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ => \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => s2mm_stop_i2_out,
      Q(0) => p_0_in8_in,
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0) => \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0),
      S(5 downto 0) => S(5 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_SG_AXI_DATAMOVER_n_37,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => \^ch2_ftch_queue_empty\,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      cmnds_queued_shift(0) => cmnds_queued_shift(0),
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      \ftch_error_addr_reg[31]\ => I_SG_FETCH_MNGR_n_49,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => \^ftch_error_addr_reg[31]_0\(25 downto 0),
      \ftch_error_addr_reg[6]\(0) => ftch_cmnd_wr,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_18_out_0 => p_18_out_0,
      p_23_out => \^p_23_out\,
      p_24_out => \^p_24_out\,
      p_26_out => p_26_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_3_out => p_3_out,
      \p_3_out__0\ => \p_3_out__0\,
      p_5_out => p_5_out,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_halted_set_reg => s2mm_halted_set_reg,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sg_ftch_error0 => sg_ftch_error0,
      sinit => sinit,
      soft_reset => soft_reset,
      \updt_error_addr_reg[31]\(25 downto 0) => p_16_out(31 downto 6)
    );
I_SG_FETCH_QUEUE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr
     port map (
      D(0) => D(0),
      E(0) => \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\,
      \GEN_CH2_FETCH.ch2_active_i_reg\ => I_SG_FETCH_MNGR_n_18,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ => \^ch2_nxtdesc_wren\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25 downto 0) => \^ftch_error_addr_reg[31]_0\(25 downto 0),
      \GEN_S2MM.queue_dout2_valid_reg\ => \GEN_S2MM.queue_dout2_valid_reg\,
      Q(25 downto 0) => Q(25 downto 0),
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => \^ch2_ftch_queue_empty\,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      counter0 => counter0,
      \counter_reg[2]_0\(0) => p_0_in8_in,
      \dmacr_i_reg[0]\(0) => \dmacr_i_reg[0]_0\(0),
      ftch_error_reg(0) => ftch_cmnd_wr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_3_out_0 => p_3_out_0,
      p_8_out => p_8_out,
      ptr2_queue_full => \^ptr2_queue_full\,
      queue_sinit2 => queue_sinit2,
      s2mm_dmacr(0) => s2mm_dmacr(1),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sinit => sinit,
      updt_data_reg => updt_data_reg,
      \updt_desc_reg0_reg[31]\(72 downto 0) => \updt_desc_reg0_reg[31]\(72 downto 0)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_44,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(4),
      R => sinit
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_43,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5),
      R => sinit
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_42,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(6),
      R => sinit
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_41,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(7),
      R => sinit
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_40,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(8),
      R => sinit
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_39,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(9),
      R => sinit
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_38,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(10),
      R => sinit
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_37,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(11),
      R => sinit
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_36,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(12),
      R => sinit
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_35,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(13),
      R => sinit
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_34,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(14),
      R => sinit
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_33,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(15),
      R => sinit
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_32,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(16),
      R => sinit
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_31,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(17),
      R => sinit
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_30,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(18),
      R => sinit
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_29,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(19),
      R => sinit
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_28,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(20),
      R => sinit
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_27,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(21),
      R => sinit
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_26,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22),
      R => sinit
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_25,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(23),
      R => sinit
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_24,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(24),
      R => sinit
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_23,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25),
      R => sinit
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_48,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(0),
      R => sinit
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_47,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(1),
      R => sinit
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_46,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(2),
      R => sinit
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_18\,
      D => I_SG_FETCH_MNGR_n_45,
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(3),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 128;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 64;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 64;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_3_out\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_102\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_104\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_42\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_49\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_50\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_51\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_52\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_53\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_54\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_57\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_60\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_84\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_7\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\ : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_22 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_23 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_24 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_25 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_26 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_27 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_28 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_29 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_57 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_59 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_60 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_62 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_64 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_65 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_66 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_67 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_68 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_69 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_70 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_71 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_72 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_13 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_14 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_15 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_16 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_17 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_18 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_19 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_20 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_21 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_22 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_23 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_24 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_25 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_26 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_27 : STD_LOGIC;
  signal I_RST_MODULE_n_13 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_9_in\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/counter0\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/p_3_out\ : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_nxtdesc_wren : STD_LOGIC;
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 38 );
  signal m_axi_s2mm_aresetn : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_8_out : STD_LOGIC;
  signal p_8_out_0 : STD_LOGIC;
  signal ptr2_queue_full : STD_LOGIC;
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i2_out : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata_split : STD_LOGIC_VECTOR ( 23 to 23 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal s_axis_s2mm_updtptr_tlast : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tlast : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
  signal sts2_queue_full : STD_LOGIC;
  signal updt_desc_reg0 : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5) <= \^axi_dma_tstvec\(5);
  axi_dma_tstvec(4) <= \<const0>\;
  axi_dma_tstvec(3 downto 2) <= \^axi_dma_tstvec\(3 downto 2);
  axi_dma_tstvec(1) <= \<const0>\;
  axi_dma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_araddr(31) <= \<const0>\;
  m_axi_mm2s_araddr(30) <= \<const0>\;
  m_axi_mm2s_araddr(29) <= \<const0>\;
  m_axi_mm2s_araddr(28) <= \<const0>\;
  m_axi_mm2s_araddr(27) <= \<const0>\;
  m_axi_mm2s_araddr(26) <= \<const0>\;
  m_axi_mm2s_araddr(25) <= \<const0>\;
  m_axi_mm2s_araddr(24) <= \<const0>\;
  m_axi_mm2s_araddr(23) <= \<const0>\;
  m_axi_mm2s_araddr(22) <= \<const0>\;
  m_axi_mm2s_araddr(21) <= \<const0>\;
  m_axi_mm2s_araddr(20) <= \<const0>\;
  m_axi_mm2s_araddr(19) <= \<const0>\;
  m_axi_mm2s_araddr(18) <= \<const0>\;
  m_axi_mm2s_araddr(17) <= \<const0>\;
  m_axi_mm2s_araddr(16) <= \<const0>\;
  m_axi_mm2s_araddr(15) <= \<const0>\;
  m_axi_mm2s_araddr(14) <= \<const0>\;
  m_axi_mm2s_araddr(13) <= \<const0>\;
  m_axi_mm2s_araddr(12) <= \<const0>\;
  m_axi_mm2s_araddr(11) <= \<const0>\;
  m_axi_mm2s_araddr(10) <= \<const0>\;
  m_axi_mm2s_araddr(9) <= \<const0>\;
  m_axi_mm2s_araddr(8) <= \<const0>\;
  m_axi_mm2s_araddr(7) <= \<const0>\;
  m_axi_mm2s_araddr(6) <= \<const0>\;
  m_axi_mm2s_araddr(5) <= \<const0>\;
  m_axi_mm2s_araddr(4) <= \<const0>\;
  m_axi_mm2s_araddr(3) <= \<const0>\;
  m_axi_mm2s_araddr(2) <= \<const0>\;
  m_axi_mm2s_araddr(1) <= \<const0>\;
  m_axi_mm2s_araddr(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \<const0>\;
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_mm2s_arvalid <= \<const0>\;
  m_axi_mm2s_rready <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6 downto 0) <= \^m_axi_s2mm_awlen\(6 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \^m_axi_s2mm_awsize\(2);
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arlen(1) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \^m_axi_sg_awaddr\(4);
  m_axi_sg_awaddr(3) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awaddr(2) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 26) <= \^m_axi_sg_wdata\(31 downto 26);
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13 downto 0) <= \^m_axi_sg_wdata\(13 downto 0);
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  m_axis_mm2s_tdata(31) <= \<const0>\;
  m_axis_mm2s_tdata(30) <= \<const0>\;
  m_axis_mm2s_tdata(29) <= \<const0>\;
  m_axis_mm2s_tdata(28) <= \<const0>\;
  m_axis_mm2s_tdata(27) <= \<const0>\;
  m_axis_mm2s_tdata(26) <= \<const0>\;
  m_axis_mm2s_tdata(25) <= \<const0>\;
  m_axis_mm2s_tdata(24) <= \<const0>\;
  m_axis_mm2s_tdata(23) <= \<const0>\;
  m_axis_mm2s_tdata(22) <= \<const0>\;
  m_axis_mm2s_tdata(21) <= \<const0>\;
  m_axis_mm2s_tdata(20) <= \<const0>\;
  m_axis_mm2s_tdata(19) <= \<const0>\;
  m_axis_mm2s_tdata(18) <= \<const0>\;
  m_axis_mm2s_tdata(17) <= \<const0>\;
  m_axis_mm2s_tdata(16) <= \<const0>\;
  m_axis_mm2s_tdata(15) <= \<const0>\;
  m_axis_mm2s_tdata(14) <= \<const0>\;
  m_axis_mm2s_tdata(13) <= \<const0>\;
  m_axis_mm2s_tdata(12) <= \<const0>\;
  m_axis_mm2s_tdata(11) <= \<const0>\;
  m_axis_mm2s_tdata(10) <= \<const0>\;
  m_axis_mm2s_tdata(9) <= \<const0>\;
  m_axis_mm2s_tdata(8) <= \<const0>\;
  m_axis_mm2s_tdata(7) <= \<const0>\;
  m_axis_mm2s_tdata(6) <= \<const0>\;
  m_axis_mm2s_tdata(5) <= \<const0>\;
  m_axis_mm2s_tdata(4) <= \<const0>\;
  m_axis_mm2s_tdata(3) <= \<const0>\;
  m_axis_mm2s_tdata(2) <= \<const0>\;
  m_axis_mm2s_tdata(1) <= \<const0>\;
  m_axis_mm2s_tdata(0) <= \<const0>\;
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const0>\;
  m_axis_mm2s_tkeep(1) <= \<const0>\;
  m_axis_mm2s_tkeep(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \<const0>\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \<const0>\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  mm2s_introut <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg
     port map (
      CO(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_9_in\,
      D(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      E(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_60\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => dm_m_axi_sg_aresetn,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_42\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => p_4_out(31 downto 6),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(2) => I_AXI_DMA_REG_MODULE_n_70,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(1) => I_AXI_DMA_REG_MODULE_n_71,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\(0) => I_AXI_DMA_REG_MODULE_n_72,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19) => s_axis_s2mm_updtsts_tlast,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(18) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(17) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(16) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(15) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(14) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(13) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(12) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(11) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(10) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(9) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(8) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(7) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(6) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(5) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(4) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(3) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(2) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\,
      \GEN_FOR_SYNC.s_valid_d1_reg\ => \^axi_dma_tstvec\(2),
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_104\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0) => p_16_out(7 downto 0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0) => p_15_out(7 downto 0),
      \GEN_S2MM.queue_dout2_valid_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12\,
      \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_102\,
      Q(25 downto 0) => s2mm_curdesc(31 downto 6),
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]\(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out\,
      S(5) => I_AXI_DMA_REG_MODULE_n_64,
      S(4) => I_AXI_DMA_REG_MODULE_n_65,
      S(3) => I_AXI_DMA_REG_MODULE_n_66,
      S(2) => I_AXI_DMA_REG_MODULE_n_67,
      S(1) => I_AXI_DMA_REG_MODULE_n_68,
      S(0) => I_AXI_DMA_REG_MODULE_n_69,
      SR(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      \axi_dma_tstvec[5]\ => \^axi_dma_tstvec\(5),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      \ch2_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      cmnds_queued_shift(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\(0),
      counter0 => \I_SG_FETCH_QUEUE/counter0\,
      dma_decerr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_51\,
      dma_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_24,
      dma_interr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_49\,
      dma_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_22,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_50\,
      dma_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_23,
      \dmacr_i_reg[0]\ => I_AXI_DMA_REG_MODULE_n_60,
      \dmacr_i_reg[0]_0\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => ftch_cmnd_data(63 downto 38),
      irqdelay_wren_reg => I_AXI_DMA_REG_MODULE_n_57,
      irqthresh_wren_reg(0) => I_AXI_DMA_REG_MODULE_n_62,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arlen(0) => \^m_axi_sg_arlen\(1),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 2) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(1) => \^m_axi_sg_awaddr\(4),
      m_axi_sg_awaddr(0) => \^m_axi_sg_awaddr\(2),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(19 downto 14) => \^m_axi_sg_wdata\(31 downto 26),
      m_axi_sg_wdata(13 downto 0) => \^m_axi_sg_wdata\(13 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      \m_axi_sg_wstrb[0]\ => \^m_axi_sg_wstrb\(0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => m_axi_sg_aresetn,
      p_0_in => p_0_in,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_3_out => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_3_out\,
      p_3_out_0 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out\,
      \p_6_out__2\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__2\,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(17 downto 2) => s2mm_dmacr(31 downto 16),
      s2mm_dmacr(1) => s2mm_dmacr(4),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_halted_set_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_57\,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sg_decerr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_54\,
      sg_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_27,
      sg_ftch_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_interr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_52\,
      sg_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_25,
      sg_slverr_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_53\,
      sg_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_26,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      soft_reset => soft_reset,
      sts2_queue_full => sts2_queue_full,
      updt_data_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_84\,
      updt_data_reg_0(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\,
      \updt_desc_reg0_reg[31]\(72 downto 47) => p_11_out(96 downto 71),
      \updt_desc_reg0_reg[31]\(46) => p_11_out(64),
      \updt_desc_reg0_reg[31]\(45 downto 0) => p_11_out(45 downto 0),
      \updt_desc_reg0_reg[31]_0\(25 downto 0) => updt_desc_reg0(31 downto 6)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr
     port map (
      D(13) => I_PRMRY_DATAMOVER_n_14,
      D(12) => I_PRMRY_DATAMOVER_n_15,
      D(11) => I_PRMRY_DATAMOVER_n_16,
      D(10) => I_PRMRY_DATAMOVER_n_17,
      D(9) => I_PRMRY_DATAMOVER_n_18,
      D(8) => I_PRMRY_DATAMOVER_n_19,
      D(7) => I_PRMRY_DATAMOVER_n_20,
      D(6) => I_PRMRY_DATAMOVER_n_21,
      D(5) => I_PRMRY_DATAMOVER_n_22,
      D(4) => I_PRMRY_DATAMOVER_n_23,
      D(3) => I_PRMRY_DATAMOVER_n_24,
      D(2) => I_PRMRY_DATAMOVER_n_25,
      D(1) => I_PRMRY_DATAMOVER_n_26,
      D(0) => I_PRMRY_DATAMOVER_n_27,
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => I_PRMRY_DATAMOVER_n_13,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_84\,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_57\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(19) => s_axis_s2mm_updtsts_tlast,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(18) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(17) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(16) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(15) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(14) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(13) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(12) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(11) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(10) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(9) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(8) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(7) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(6) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(5) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(4) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(3) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(2) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\,
      \GEN_S2MM.queue_dout2_new_reg[64]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_104\,
      \GEN_S2MM.queue_dout2_new_reg[90]\(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      \GEN_S2MM.queue_dout2_new_reg[90]_0\(26 downto 1) => p_11_out(96 downto 71),
      \GEN_S2MM.queue_dout2_new_reg[90]_0\(0) => p_11_out(64),
      \GEN_S2MM.queue_dout2_valid_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_12\,
      Q(25 downto 0) => updt_desc_reg0(31 downto 6),
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]\(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\(0),
      SR(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out\,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_102\,
      \dmacr_i_reg[0]_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_60\,
      halted_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_7\,
      halted_reg_0 => I_AXI_DMA_REG_MODULE_n_28,
      idle_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      idle_reg_0 => I_AXI_DMA_REG_MODULE_n_29,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => m_axi_sg_aresetn,
      p_0_in => p_0_in,
      p_3_out => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out\,
      p_3_out_1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_3_out\,
      p_8_out => p_8_out,
      p_8_out_0 => p_8_out_0,
      ptr2_queue_full => ptr2_queue_full,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      sts2_queue_full => sts2_queue_full
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen
     port map (
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      axi_dma_tstvec(1 downto 0) => \^axi_dma_tstvec\(3 downto 2),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      dly_irq_reg => I_AXI_DMA_REG_MODULE_n_59,
      irqdelay_wren_reg => I_AXI_DMA_REG_MODULE_n_57,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => s2mm_prmry_resetn,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_AXI_DMA_REG_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module
     port map (
      CO(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_9_in\,
      D(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => I_RST_MODULE_n_13,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => m_axi_sg_hrdresetn,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ => I_AXI_DMA_REG_MODULE_n_29,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_7\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => I_RST_MODULE_n_15,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => m_axi_sg_aresetn,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_51\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_49\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_50\,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_54\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_52\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_53\,
      \GEN_DESC_REG_FOR_SG.error_pointer_set_reg\ => I_AXI_DMA_REG_MODULE_n_28,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => I_AXI_DMA_REG_MODULE_n_59,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0) => p_16_out(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(17 downto 2) => s2mm_dmacr(31 downto 16),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(1) => s2mm_dmacr(4),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\(0) => s2mm_dmacr(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ => I_AXI_DMA_REG_MODULE_n_57,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0) => I_AXI_DMA_REG_MODULE_n_62,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0) => p_15_out(7 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => ftch_cmnd_data(63 downto 38),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => I_AXI_DMA_REG_MODULE_n_60,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(2) => I_AXI_DMA_REG_MODULE_n_70,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(1) => I_AXI_DMA_REG_MODULE_n_71,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\(0) => I_AXI_DMA_REG_MODULE_n_72,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_42\,
      \GEN_S2MM.queue_dout2_new_reg[90]\(25 downto 0) => p_11_out(96 downto 71),
      Q(25 downto 0) => s2mm_curdesc(31 downto 6),
      S(5) => I_AXI_DMA_REG_MODULE_n_64,
      S(4) => I_AXI_DMA_REG_MODULE_n_65,
      S(3) => I_AXI_DMA_REG_MODULE_n_66,
      S(2) => I_AXI_DMA_REG_MODULE_n_67,
      S(1) => I_AXI_DMA_REG_MODULE_n_68,
      S(0) => I_AXI_DMA_REG_MODULE_n_69,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => s_axis_s2mm_cmd_tdata_split(23),
      all_is_idle_d1_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(5),
      \ch2_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      error_d1_reg => I_AXI_DMA_REG_MODULE_n_25,
      error_d1_reg_0 => I_AXI_DMA_REG_MODULE_n_26,
      error_d1_reg_1 => I_AXI_DMA_REG_MODULE_n_27,
      \ftch_error_addr_reg[31]\(25 downto 0) => p_4_out(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      \out\ => axi_lite_reset_n,
      p_0_in => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      \p_6_out__2\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_6_out__2\,
      p_8_out => p_8_out,
      queue_sinit2 => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      rdy_to2 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\,
      s2mm_introut => s2mm_introut,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 1) => s_axi_lite_wdata(4 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\,
      sg_ftch_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_updt_error_reg => I_AXI_DMA_REG_MODULE_n_22,
      sg_updt_error_reg_0 => I_AXI_DMA_REG_MODULE_n_23,
      sg_updt_error_reg_1 => I_AXI_DMA_REG_MODULE_n_24,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\
    );
I_PRMRY_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      D(13) => I_PRMRY_DATAMOVER_n_14,
      D(12) => I_PRMRY_DATAMOVER_n_15,
      D(11) => I_PRMRY_DATAMOVER_n_16,
      D(10) => I_PRMRY_DATAMOVER_n_17,
      D(9) => I_PRMRY_DATAMOVER_n_18,
      D(8) => I_PRMRY_DATAMOVER_n_19,
      D(7) => I_PRMRY_DATAMOVER_n_20,
      D(6) => I_PRMRY_DATAMOVER_n_21,
      D(5) => I_PRMRY_DATAMOVER_n_22,
      D(4) => I_PRMRY_DATAMOVER_n_23,
      D(3) => I_PRMRY_DATAMOVER_n_24,
      D(2) => I_PRMRY_DATAMOVER_n_25,
      D(1) => I_PRMRY_DATAMOVER_n_26,
      D(0) => I_PRMRY_DATAMOVER_n_27,
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_ASYNC_RESET.halt_i_reg\ => I_RST_MODULE_n_17,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => m_axi_sg_aresetn,
      \GEN_S2MM.queue_dout2_new_reg[31]\(46 downto 15) => p_11_out(31 downto 0),
      \GEN_S2MM.queue_dout2_new_reg[31]\(14) => s_axis_s2mm_cmd_tdata_split(23),
      \GEN_S2MM.queue_dout2_new_reg[31]\(13 downto 0) => p_11_out(45 downto 32),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => I_PRMRY_DATAMOVER_n_13,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(6 downto 0) => \^m_axi_s2mm_awlen\(6 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => \^m_axi_s2mm_awsize\(2),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(127 downto 0) => m_axi_s2mm_wdata(127 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(15 downto 0) => m_axi_s2mm_wstrb(15 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => m_axi_s2mm_aresetn,
      p_8_out => p_8_out_0,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(63 downto 0) => s_axis_s2mm_tdata(63 downto 0),
      s_axis_s2mm_tkeep(7 downto 0) => s_axis_s2mm_tkeep(7 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module
     port map (
      \GEN_ASYNC_READ.rvalid_reg\ => I_RST_MODULE_n_13,
      \GEN_ASYNC_RESET.scndry_resetn_i_reg\ => dm_m_axi_sg_aresetn,
      \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ => axi_lite_reset_n,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_57\,
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ => m_axi_sg_hrdresetn,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      axi_resetn => axi_resetn,
      counter0 => \I_SG_FETCH_QUEUE/counter0\,
      \dmacr_i_reg[0]\ => I_RST_MODULE_n_15,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => m_axi_sg_aresetn,
      p_0_in => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\,
      rdy_to2 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_prmry_reset_out_n_0 => s2mm_prmry_resetn,
      s2mm_prmry_reset_out_n_1 => m_axi_s2mm_aresetn,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_17,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_dma_1,axi_dma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_dma,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 128;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 64;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 64;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of m_axi_sg_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK";
  attribute x_interface_parameter of m_axi_sg_aclk : signal is "XIL_INTERFACENAME M_AXI_SG_CLK, ASSOCIATED_BUSIF M_AXI_SG, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute x_interface_info of m_axi_sg_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
  attribute x_interface_info of m_axi_sg_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
  attribute x_interface_info of m_axi_sg_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
  attribute x_interface_info of m_axi_sg_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
  attribute x_interface_info of m_axi_sg_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
  attribute x_interface_info of m_axi_sg_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
  attribute x_interface_info of m_axi_sg_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
  attribute x_interface_info of m_axi_sg_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
  attribute x_interface_info of m_axi_sg_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
  attribute x_interface_info of m_axi_sg_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
  attribute x_interface_info of m_axi_sg_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
  attribute x_interface_info of m_axi_sg_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST";
  attribute x_interface_parameter of s2mm_prmry_reset_out_n : signal is "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 16, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of m_axi_sg_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
  attribute x_interface_info of m_axi_sg_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
  attribute x_interface_info of m_axi_sg_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
  attribute x_interface_info of m_axi_sg_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
  attribute x_interface_info of m_axi_sg_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
  attribute x_interface_info of m_axi_sg_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
  attribute x_interface_info of m_axi_sg_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
  attribute x_interface_parameter of m_axi_sg_awaddr : signal is "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_sg_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
  attribute x_interface_info of m_axi_sg_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
  attribute x_interface_info of m_axi_sg_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
  attribute x_interface_info of m_axi_sg_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
  attribute x_interface_info of m_axi_sg_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
  attribute x_interface_info of m_axi_sg_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
  attribute x_interface_info of m_axi_sg_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
  attribute x_interface_info of m_axi_sg_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
  attribute x_interface_info of m_axi_sg_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
  attribute x_interface_info of m_axi_sg_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma
     port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => '0',
      m_axi_mm2s_araddr(31 downto 0) => NLW_U0_m_axi_mm2s_araddr_UNCONNECTED(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => '0',
      m_axi_mm2s_arsize(2 downto 0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED,
      m_axi_mm2s_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_mm2s_rlast => '0',
      m_axi_mm2s_rready => NLW_U0_m_axi_mm2s_rready_UNCONNECTED,
      m_axi_mm2s_rresp(1 downto 0) => B"00",
      m_axi_mm2s_rvalid => '0',
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(127 downto 0) => m_axi_s2mm_wdata(127 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(15 downto 0) => m_axi_s2mm_wstrb(15 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tlast => NLW_U0_m_axis_mm2s_tlast_UNCONNECTED,
      m_axis_mm2s_tready => '0',
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => NLW_U0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_sts_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(63 downto 0) => s_axis_s2mm_tdata(63 downto 0),
      s_axis_s2mm_tdest(4 downto 0) => B"00000",
      s_axis_s2mm_tid(4 downto 0) => B"00000",
      s_axis_s2mm_tkeep(7 downto 0) => s_axis_s2mm_tkeep(7 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3 downto 0) => B"0000",
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
