
ubuntu-preinstalled/ntfsfallocate:     file format elf32-littlearm


Disassembly of section .init:

00000fe4 <.init>:
 fe4:	push	{r3, lr}
 fe8:	bl	24a8 <ntfs_volume_get_free_space@plt+0x11e4>
 fec:	pop	{r3, pc}

Disassembly of section .plt:

00000ff0 <calloc@plt-0x14>:
     ff0:	push	{lr}		; (str lr, [sp, #-4]!)
     ff4:	ldr	lr, [pc, #4]	; 1000 <calloc@plt-0x4>
     ff8:	add	lr, pc, lr
     ffc:	ldr	pc, [lr, #8]!
    1000:			; <UNDEFINED> instruction: 0x00014eb0

00001004 <calloc@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #20, 20	; 0x14000
    100c:	ldr	pc, [ip, #3760]!	; 0xeb0

00001010 <ntfs_log_redirect@plt>:
    1010:			; <UNDEFINED> instruction: 0x46c04778
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #20, 20	; 0x14000
    101c:	ldr	pc, [ip, #3748]!	; 0xea4

00001020 <ntfs_umount@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #20, 20	; 0x14000
    1028:	ldr	pc, [ip, #3740]!	; 0xe9c

0000102c <__cxa_finalize@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #20, 20	; 0x14000
    1034:	ldr	pc, [ip, #3732]!	; 0xe94

00001038 <ntfs_attr_find_in_attrdef@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #20, 20	; 0x14000
    1040:	ldr	pc, [ip, #3724]!	; 0xe8c

00001044 <ntfs_attr_truncate_solid@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #20, 20	; 0x14000
    104c:	ldr	pc, [ip, #3716]!	; 0xe84

00001050 <ntfs_malloc@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #20, 20	; 0x14000
    1058:	ldr	pc, [ip, #3708]!	; 0xe7c

0000105c <free@plt>:
    105c:			; <UNDEFINED> instruction: 0x46c04778
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #20, 20	; 0x14000
    1068:	ldr	pc, [ip, #3696]!	; 0xe70

0000106c <ntfs_pwrite@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #20, 20	; 0x14000
    1074:	ldr	pc, [ip, #3688]!	; 0xe68

00001078 <memcpy@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #20, 20	; 0x14000
    1080:	ldr	pc, [ip, #3680]!	; 0xe60

00001084 <ntfs_ucsnlen@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #20, 20	; 0x14000
    108c:	ldr	pc, [ip, #3672]!	; 0xe58

00001090 <__stack_chk_fail@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #20, 20	; 0x14000
    1098:	ldr	pc, [ip, #3664]!	; 0xe50

0000109c <realloc@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #20, 20	; 0x14000
    10a4:	ldr	pc, [ip, #3656]!	; 0xe48

000010a8 <ntfs_attr_truncate@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #20, 20	; 0x14000
    10b0:	ldr	pc, [ip, #3648]!	; 0xe40

000010b4 <ntfs_check_if_mounted@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #20, 20	; 0x14000
    10bc:	ldr	pc, [ip, #3640]!	; 0xe38

000010c0 <fwrite@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #20, 20	; 0x14000
    10c8:	ldr	pc, [ip, #3632]!	; 0xe30

000010cc <ntfs_ucsfree@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #20, 20	; 0x14000
    10d4:	ldr	pc, [ip, #3624]!	; 0xe28

000010d8 <strtoll@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #20, 20	; 0x14000
    10e0:	ldr	pc, [ip, #3616]!	; 0xe20

000010e4 <ntfs_log_clear_levels@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #20, 20	; 0x14000
    10ec:	ldr	pc, [ip, #3608]!	; 0xe18

000010f0 <ntfs_log_set_handler@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #20, 20	; 0x14000
    10f8:	ldr	pc, [ip, #3600]!	; 0xe10

000010fc <ntfs_ucstombs@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #20, 20	; 0x14000
    1104:	ldr	pc, [ip, #3592]!	; 0xe08

00001108 <malloc@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #20, 20	; 0x14000
    1110:	ldr	pc, [ip, #3584]!	; 0xe00

00001114 <ntfs_attr_close@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #20, 20	; 0x14000
    111c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001120 <__libc_start_main@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #20, 20	; 0x14000
    1128:	ldr	pc, [ip, #3568]!	; 0xdf0

0000112c <strerror@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #20, 20	; 0x14000
    1134:	ldr	pc, [ip, #3560]!	; 0xde8

00001138 <__vfprintf_chk@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #20, 20	; 0x14000
    1140:	ldr	pc, [ip, #3552]!	; 0xde0

00001144 <__gmon_start__@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3544]!	; 0xdd8

00001150 <getopt_long@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3536]!	; 0xdd0

0000115c <ntfs_pathname_to_inode@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3528]!	; 0xdc8

00001168 <ntfs_cluster_alloc@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3520]!	; 0xdc0

00001174 <exit@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #20, 20	; 0x14000
    117c:	ldr	pc, [ip, #3512]!	; 0xdb8

00001180 <strtoul@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #20, 20	; 0x14000
    1188:	ldr	pc, [ip, #3504]!	; 0xdb0

0000118c <strchr@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #20, 20	; 0x14000
    1194:	ldr	pc, [ip, #3496]!	; 0xda8

00001198 <ntfs_attr_put_search_ctx@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #20, 20	; 0x14000
    11a0:	ldr	pc, [ip, #3488]!	; 0xda0

000011a4 <ntfs_attr_pread@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #20, 20	; 0x14000
    11ac:	ldr	pc, [ip, #3480]!	; 0xd98

000011b0 <__errno_location@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #20, 20	; 0x14000
    11b8:	ldr	pc, [ip, #3472]!	; 0xd90

000011bc <ntfs_attr_open@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #20, 20	; 0x14000
    11c4:	ldr	pc, [ip, #3464]!	; 0xd88

000011c8 <snprintf@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #20, 20	; 0x14000
    11d0:	ldr	pc, [ip, #3456]!	; 0xd80

000011d4 <memset@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #20, 20	; 0x14000
    11dc:	ldr	pc, [ip, #3448]!	; 0xd78

000011e0 <ntfs_file_record_read@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #20, 20	; 0x14000
    11e8:	ldr	pc, [ip, #3440]!	; 0xd70

000011ec <__fprintf_chk@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #20, 20	; 0x14000
    11f4:	ldr	pc, [ip, #3432]!	; 0xd68

000011f8 <ntfs_inode_close@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #20, 20	; 0x14000
    1200:	ldr	pc, [ip, #3424]!	; 0xd60

00001204 <setlocale@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #20, 20	; 0x14000
    120c:	ldr	pc, [ip, #3416]!	; 0xd58

00001210 <ntfs_mount@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #20, 20	; 0x14000
    1218:	ldr	pc, [ip, #3408]!	; 0xd50

0000121c <ntfs_attr_map_whole_runlist@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #20, 20	; 0x14000
    1224:	ldr	pc, [ip, #3400]!	; 0xd48

00001228 <ntfs_runlists_merge@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #20, 20	; 0x14000
    1230:	ldr	pc, [ip, #3392]!	; 0xd40

00001234 <ntfs_attr_update_mapping_pairs@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #20, 20	; 0x14000
    123c:	ldr	pc, [ip, #3384]!	; 0xd38

00001240 <fputc@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #20, 20	; 0x14000
    1248:	ldr	pc, [ip, #3376]!	; 0xd30

0000124c <ntfs_mbstoucs@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #20, 20	; 0x14000
    1254:	ldr	pc, [ip, #3368]!	; 0xd28

00001258 <ntfs_attr_lookup@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #20, 20	; 0x14000
    1260:	ldr	pc, [ip, #3360]!	; 0xd20

00001264 <ntfs_bitmap_clear_run@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #20, 20	; 0x14000
    126c:	ldr	pc, [ip, #3352]!	; 0xd18

00001270 <ntfs_attr_get_search_ctx@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #20, 20	; 0x14000
    1278:	ldr	pc, [ip, #3344]!	; 0xd10

0000127c <ntfs_inode_open@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3336]!	; 0xd08

00001288 <ntfs_log_set_levels@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #3328]!	; 0xd00

00001294 <__xstat64@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #20, 20	; 0x14000
    129c:	ldr	pc, [ip, #3320]!	; 0xcf8

000012a0 <fputs@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #20, 20	; 0x14000
    12a8:	ldr	pc, [ip, #3312]!	; 0xcf0

000012ac <abort@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #20, 20	; 0x14000
    12b4:	ldr	pc, [ip, #3304]!	; 0xce8

000012b8 <__snprintf_chk@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #20, 20	; 0x14000
    12c0:	ldr	pc, [ip, #3296]!	; 0xce0

000012c4 <ntfs_volume_get_free_space@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #20, 20	; 0x14000
    12cc:	ldr	pc, [ip, #3288]!	; 0xcd8

Disassembly of section .text:

000012d0 <.text>:
    12d0:	svcmi	0x00f0e92d
    12d4:			; <UNDEFINED> instruction: 0xf8dfb0bd
    12d8:	strmi	r4, [r1], r0, asr #24
    12dc:	ldccs	8, cr15, [ip], #-892	; 0xfffffc84
    12e0:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    12e4:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    12e8:	ldcpl	8, cr15, [r8], #-892	; 0xfffffc84
    12ec:	andsls	r5, r0, #10616832	; 0xa20000
    12f0:	eorsls	r6, fp, #1179648	; 0x120000
    12f4:			; <UNDEFINED> instruction: 0xf7ff58e0
    12f8:			; <UNDEFINED> instruction: 0xf8dfeefc
    12fc:	tstcs	r0, ip, lsr #24
    1300:	stccs	8, cr15, [r8], #-892	; 0xfffffc84
    1304:	andcs	r4, r0, fp, ror r4
    1308:	smlabtne	r0, r3, r9, lr
    130c:	smlabtne	r2, r3, r9, lr
    1310:	tstcs	r0, r9, lsl r1
    1314:	stmib	r3, {r0, r1, r5, r6, r8, fp, ip, lr}^
    1318:	movwls	r0, #49408	; 0xc100
    131c:	movwls	r5, #43171	; 0xa8a3
    1320:	smlabteq	r0, r3, r9, lr
    1324:	svceq	0x0000f1b9
    1328:			; <UNDEFINED> instruction: 0xf8d8d006
    132c:	tstlt	fp, r0
    1330:	blcs	fff3f6b4 <opt_alloc_len@@Base+0xfff2924c>
    1334:	andsvs	r4, r3, sl, ror r4
    1338:	bleq	ffe3f6bc <opt_alloc_len@@Base+0xffe29254>
    133c:			; <UNDEFINED> instruction: 0xf8df2101
    1340:			; <UNDEFINED> instruction: 0xf06f3bf8
    1344:			; <UNDEFINED> instruction: 0xf8df4700
    1348:			; <UNDEFINED> instruction: 0xf04f2bf4
    134c:	ldrbtmi	r3, [fp], #-1791	; 0xfffff901
    1350:			; <UNDEFINED> instruction: 0xf8df5820
    1354:	ldrbtmi	fp, [sl], #-3052	; 0xfffff414
    1358:			; <UNDEFINED> instruction: 0xf8df681b
    135c:	ldrbtmi	sl, [fp], #3048	; 0xbe8
    1360:			; <UNDEFINED> instruction: 0xf8df9200
    1364:	ldrbtmi	r2, [sl], #3044	; 0xbe4
    1368:	ldrbtmi	r9, [sl], #-13
    136c:			; <UNDEFINED> instruction: 0xf7ff6800
    1370:	stmib	sp, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    1374:	ldrbmi	r6, [pc], -r8, lsl #14
    1378:	strcs	r4, [r0, #-1618]	; 0xfffff9ae
    137c:	strls	r4, [r0, #-1595]	; 0xfffff9c5
    1380:	strbmi	r4, [r8], -r1, asr #12
    1384:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1388:			; <UNDEFINED> instruction: 0xf0001c42
    138c:	stmdacc	lr, {r0, r2, r3, r4, r5, r7, pc}^
    1390:	vadd.i8	d2, d0, d24
    1394:	ldm	pc, {r1, r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    1398:	addeq	pc, r9, r0, lsl r0	; <UNPREDICTABLE>
    139c:	subseq	r0, r4, #84, 4	; 0x40000005
    13a0:	subseq	r0, r4, #84, 4	; 0x40000005
    13a4:	subseq	r0, r4, #84, 4	; 0x40000005
    13a8:	rsbseq	r0, lr, r4, asr r2
    13ac:	subseq	r0, r4, #84, 4	; 0x40000005
    13b0:	subseq	r0, r4, #84, 4	; 0x40000005
    13b4:	subseq	r0, r4, #84, 4	; 0x40000005
    13b8:	subseq	r0, r4, #84, 4	; 0x40000005
    13bc:	subseq	r0, r4, #84, 4	; 0x40000005
    13c0:	subseq	r0, r4, #84, 4	; 0x40000005
    13c4:	subseq	r0, r4, #84, 4	; 0x40000005
    13c8:	rsbseq	r0, r8, r4, asr r2
    13cc:	subseq	r0, r1, #84, 4	; 0x40000005
    13d0:	subseq	r0, r4, #84, 4	; 0x40000005
    13d4:	subseq	r0, sp, r4, asr r2
    13d8:	subseq	r0, r7, r4, asr r2
    13dc:	subseq	r0, r4, #60	; 0x3c
    13e0:	subseq	r0, r4, #51	; 0x33
    13e4:	subseq	r0, r4, #84, 4	; 0x40000005
    13e8:	eoreq	r0, r9, r4, asr r2
    13ec:	blcs	173f770 <opt_alloc_len@@Base+0x1729308>
    13f0:	ldrbtmi	r2, [sl], #-16
    13f4:	movwcc	r6, #6355	; 0x18d3
    13f8:			; <UNDEFINED> instruction: 0xf7ff60d3
    13fc:	ldr	lr, [fp, r6, asr #30]!
    1400:	blcc	133f784 <opt_alloc_len@@Base+0x132931c>
    1404:	andcs	r2, r1, #4
    1408:	addsvs	r4, sl, fp, ror r4
    140c:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1410:			; <UNDEFINED> instruction: 0xf8dfe7b2
    1414:	stmiapl	r5!, {r6, r8, r9, fp, ip, sp}^
    1418:			; <UNDEFINED> instruction: 0xf103682b
    141c:	blcc	52224 <opt_alloc_len@@Base+0x3bdbc>
    1420:	eoreq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1424:			; <UNDEFINED> instruction: 0xf8eaf001
    1428:	strmi	r2, [sl], -r0, lsl #16
    142c:	movweq	pc, #370	; 0x172	; <UNPREDICTABLE>
    1430:	blle	1292c3c <opt_alloc_len@@Base+0x127c7d4>
    1434:			; <UNDEFINED> instruction: 0xbc08e9dd
    1438:	svclt	0x00084562
    143c:	eorsle	r4, fp, r8, asr r5
    1440:	stmib	r3, {r1, r3, r8, r9, fp, ip, pc}^
    1444:	ldr	r1, [r7, r0, lsl #4]
    1448:	blcc	33f7cc <opt_alloc_len@@Base+0x329364>
    144c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1450:			; <UNDEFINED> instruction: 0xe791605a
    1454:	bcc	fff3f7d8 <opt_alloc_len@@Base+0xfff29370>
    1458:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    145c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    1460:			; <UNDEFINED> instruction: 0xf8583b01
    1464:			; <UNDEFINED> instruction: 0xf0010023
    1468:	stmdacs	r1, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    146c:			; <UNDEFINED> instruction: 0xf172460a
    1470:	strmi	r0, [r1], -r0, lsl #6
    1474:	ldmib	sp, {r0, r2, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    1478:	strbmi	fp, [r2, #-3080]!	; 0xfffff3f8
    147c:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
    1480:	blls	335540 <opt_alloc_len@@Base+0x31f0d8>
    1484:	andne	lr, r0, #3194880	; 0x30c000
    1488:			; <UNDEFINED> instruction: 0xf8dfe776
    148c:	andcs	r3, r1, #208, 20	; 0xd0000
    1490:	tstvs	sl, fp, ror r4
    1494:			; <UNDEFINED> instruction: 0xf8dfe770
    1498:	bls	34ffc0 <opt_alloc_len@@Base+0x339b58>
    149c:	ldmdavs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}
    14a0:			; <UNDEFINED> instruction: 0xf7ff6818
    14a4:	strdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    14a8:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    14ac:	bcc	fed3f830 <opt_alloc_len@@Base+0xfed293c8>
    14b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    14b4:	smmla	pc, sl, r0, r6	; <UNPREDICTABLE>
    14b8:	andne	lr, lr, #3358720	; 0x334000
    14bc:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    14c0:	andne	lr, lr, #3620864	; 0x374000
    14c4:	blcs	89b4d8 <opt_alloc_len@@Base+0x885070>
    14c8:	stmdavs	fp!, {r1, r3, r4, r5, r7, r8, ip, lr, pc}
    14cc:	beq	fe63f850 <opt_alloc_len@@Base+0xfe6293e8>
    14d0:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    14d4:	ldrbtmi	r3, [r8], #-2817	; 0xfffff4ff
    14d8:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0xf958f001
    14e0:	andne	lr, lr, #3358720	; 0x334000
    14e4:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    14e8:	andne	lr, lr, #3620864	; 0x374000
    14ec:	blcs	89b500 <opt_alloc_len@@Base+0x885098>
    14f0:	stmdavs	fp!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    14f4:	beq	1d3f878 <opt_alloc_len@@Base+0x1d29410>
    14f8:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    14fc:	ldrbtmi	r3, [r8], #-2817	; 0xfffff4ff
    1500:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1504:			; <UNDEFINED> instruction: 0xf944f001
    1508:	ldmib	r3, {r2, r3, r8, r9, fp, ip, pc}^
    150c:	b	1401914 <opt_alloc_len@@Base+0x13eb4ac>
    1510:			; <UNDEFINED> instruction: 0xf0000301
    1514:			; <UNDEFINED> instruction: 0xf8df86fe
    1518:	tstcs	r0, #88, 20	; 0x58000
    151c:	bvc	153f8a0 <opt_alloc_len@@Base+0x1529438>
    1520:	subne	pc, r7, #64, 4
    1524:			; <UNDEFINED> instruction: 0xf8df447e
    1528:	ldrbtmi	ip, [pc], #-2640	; 1530 <ntfs_volume_get_free_space@plt+0x26c>
    152c:	ldrbtmi	r3, [ip], #1548	; 0x60c
    1530:	smlabteq	r4, sp, r9, lr
    1534:	smlabteq	r2, sp, r9, lr
    1538:	strls	r4, [r0, #-1593]	; 0xfffff9c7
    153c:			; <UNDEFINED> instruction: 0xf8cd4630
    1540:			; <UNDEFINED> instruction: 0xf7ffc004
    1544:	blls	2bcaec <opt_alloc_len@@Base+0x2a6684>
    1548:	bgt	c3f8cc <opt_alloc_len@@Base+0xc29464>
    154c:			; <UNDEFINED> instruction: 0x46394630
    1550:	subne	pc, r9, #64, 4
    1554:	blge	3bca8 <opt_alloc_len@@Base+0x25840>
    1558:	strls	r4, [r0, #-1276]	; 0xfffffb04
    155c:			; <UNDEFINED> instruction: 0xf8cd2310
    1560:	stmib	sp, {r2, lr, pc}^
    1564:	stmib	sp, {r2, r8, r9, fp, sp, pc}^
    1568:			; <UNDEFINED> instruction: 0xf7ffab02
    156c:			; <UNDEFINED> instruction: 0xf8dfed54
    1570:	stmiapl	r5!, {r2, r5, r6, r7, r8, fp, ip, sp}^
    1574:	ldrmi	r6, [r9, #2091]	; 0x82b
    1578:	msrhi	SPSR_xc, r0
    157c:	bcc	3f900 <opt_alloc_len@@Base+0x29498>
    1580:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1584:	vstrle	d2, [r2, #-4]
    1588:			; <UNDEFINED> instruction: 0xf7ff2017
    158c:	stmdavs	sl!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    1590:			; <UNDEFINED> instruction: 0xf8df2700
    1594:	tstcs	r0, #240, 18	; 0x3c0000
    1598:	stmibvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    159c:			; <UNDEFINED> instruction: 0xf8df1c50
    15a0:	ldrbtmi	sl, [lr], #-2540	; 0xfffff614
    15a4:	eorgt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    15a8:	bleq	33d9c8 <opt_alloc_len@@Base+0x327560>
    15ac:			; <UNDEFINED> instruction: 0xf8546028
    15b0:	ldrbtmi	r6, [sl], #14
    15b4:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15b8:	adcvc	pc, sl, #1325400064	; 0x4f000000
    15bc:	ldrbmi	r9, [r8], -r0, lsl #14
    15c0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    15c4:	ldrbmi	r1, [r1], -r1, lsl #24
    15c8:	andgt	pc, r0, r6, asr #17
    15cc:			; <UNDEFINED> instruction: 0xf7ff9608
    15d0:	stmdavs	sl!, {r1, r5, r8, sl, fp, sp, lr, pc}
    15d4:			; <UNDEFINED> instruction: 0xf0004591
    15d8:			; <UNDEFINED> instruction: 0xf8df8134
    15dc:	mrrcne	9, 11, lr, r3, cr8	; <UNPREDICTABLE>
    15e0:	eorgt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    15e4:	eorvs	r4, fp, r1, asr r6
    15e8:			; <UNDEFINED> instruction: 0xf8544658
    15ec:	tstcs	r0, #14
    15f0:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15f4:	andgt	pc, r8, sp, asr #17
    15f8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    15fc:	vhsub.s8	d23, d0, d0
    1600:			; <UNDEFINED> instruction: 0xf8c6125b
    1604:	ldrls	ip, [r1], -r0
    1608:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    160c:	ldrmi	r6, [r9, #2091]	; 0x82b
    1610:	adcshi	pc, fp, r0, asr #32
    1614:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1618:			; <UNDEFINED> instruction: 0xf8df2180
    161c:	vaddge.f16	s6, s21, s8	; <UNPREDICTABLE>
    1620:	andls	r5, lr, #10616832	; 0xa20000
    1624:			; <UNDEFINED> instruction: 0xf8df4610
    1628:	andvs	r2, r1, ip, ror r9
    162c:	ldrbtmi	r5, [sl], #-2277	; 0xfffff71b
    1630:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1634:			; <UNDEFINED> instruction: 0xf8546155
    1638:			; <UNDEFINED> instruction: 0xf8cbb003
    163c:	bls	39d644 <opt_alloc_len@@Base+0x3871dc>
    1640:			; <UNDEFINED> instruction: 0xf8df2310
    1644:			; <UNDEFINED> instruction: 0xf04f4968
    1648:			; <UNDEFINED> instruction: 0xf8df0900
    164c:	ldmdavs	r2, {r2, r5, r6, r8, fp, pc}
    1650:	ldrbtmi	r4, [r8], #1148	; 0x47c
    1654:			; <UNDEFINED> instruction: 0xf8df340c
    1658:			; <UNDEFINED> instruction: 0x4617c95c
    165c:	ldrbtmi	r4, [ip], #1568	; 0x620
    1660:	sbcvc	pc, r1, #1325400064	; 0x4f000000
    1664:	stmib	sp, {r0, r6, r9, sl, lr}^
    1668:			; <UNDEFINED> instruction: 0xf8cdc701
    166c:			; <UNDEFINED> instruction: 0xf7ff9000
    1670:			; <UNDEFINED> instruction: 0xf8dfecd2
    1674:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
    1678:	adcmi	r6, fp, #1490944	; 0x16c000
    167c:	msrhi	SPSR_sx, r0
    1680:	ldrdcc	pc, [r0], -fp
    1684:	bls	e92f0c <opt_alloc_len@@Base+0xe7caa4>
    1688:			; <UNDEFINED> instruction: 0xf8df4641
    168c:	movwls	r4, #14640	; 0x3930
    1690:	ldrbtmi	r2, [ip], #-784	; 0xfffffcf0
    1694:			; <UNDEFINED> instruction: 0xf8cd9202
    1698:	vst4.8	{d25-d28}, [pc], r0
    169c:	strls	r7, [r1], #-708	; 0xfffffd3c
    16a0:	ldc	7, cr15, [r8], #1020	; 0x3fc
    16a4:			; <UNDEFINED> instruction: 0xf914f001
    16a8:	ldrtmi	r9, [r1], -r8, lsl #22
    16ac:			; <UNDEFINED> instruction: 0xf7ff6818
    16b0:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    16b4:	sbchi	pc, r8, r0, asr #32
    16b8:			; <UNDEFINED> instruction: 0x07dc9b3a
    16bc:	cmphi	r4, r0, lsl #2	; <UNPREDICTABLE>
    16c0:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16c4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    16c8:			; <UNDEFINED> instruction: 0xf0402a00
    16cc:	ldmdbvs	fp, {r2, r4, r6, r7, pc}
    16d0:	svclt	0x00142b00
    16d4:	orrpl	pc, r0, pc, asr #32
    16d8:	blls	209ae0 <opt_alloc_len@@Base+0x1f3678>
    16dc:			; <UNDEFINED> instruction: 0xf7ff6818
    16e0:	pkhbtmi	lr, r2, r8, lsl #27
    16e4:			; <UNDEFINED> instruction: 0xf0002800
    16e8:	bhi	10e2f50 <opt_alloc_len@@Base+0x10ccae8>
    16ec:	strle	r0, [r6, #-2010]	; 0xfffff826
    16f0:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16f4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    16f8:			; <UNDEFINED> instruction: 0xf0002b00
    16fc:			; <UNDEFINED> instruction: 0x46508637
    1700:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1704:	stmdacs	r0, {r0, r9, sl, lr}
    1708:	ldrhi	pc, [r7], -r0, asr #32
    170c:			; <UNDEFINED> instruction: 0x46509b11
    1710:			; <UNDEFINED> instruction: 0xf7ff681a
    1714:	strmi	lr, [r1], r4, lsr #26
    1718:			; <UNDEFINED> instruction: 0xf0002800
    171c:			; <UNDEFINED> instruction: 0xf8df85ec
    1720:	ldrbtmi	r3, [fp], #-2216	; 0xfffff758
    1724:	stccs	8, cr6, [r0], {28}
    1728:	sbcshi	pc, r6, r0
    172c:			; <UNDEFINED> instruction: 0xf7ff4648
    1730:	strmi	lr, [r4], -r4, ror #26
    1734:			; <UNDEFINED> instruction: 0xf0402800
    1738:			; <UNDEFINED> instruction: 0x465085d0
    173c:			; <UNDEFINED> instruction: 0xf7ff4621
    1740:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    1744:	adcshi	pc, r2, r0, asr #32
    1748:	ldrdcc	pc, [r0], -fp
    174c:			; <UNDEFINED> instruction: 0xf0402b00
    1750:			; <UNDEFINED> instruction: 0xf8df80a6
    1754:	strcs	r1, [r0], #-2168	; 0xfffff788
    1758:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    175c:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    1760:			; <UNDEFINED> instruction: 0xf8df9101
    1764:	ldrbtmi	r1, [r8], #-2160	; 0xfffff790
    1768:	rsbscc	pc, lr, #64, 4
    176c:	andscc	r9, ip, r0, lsl #8
    1770:			; <UNDEFINED> instruction: 0xf7ff4479
    1774:	blls	43c8bc <opt_alloc_len@@Base+0x426454>
    1778:			; <UNDEFINED> instruction: 0x46209a3b
    177c:	addsmi	r6, sl, #1769472	; 0x1b0000
    1780:	ldrbhi	pc, [r9, #64]	; 0x40	; <UNPREDICTABLE>
    1784:	pop	{r0, r2, r3, r4, r5, ip, sp, pc}
    1788:			; <UNDEFINED> instruction: 0xf8588ff0
    178c:	cdpge	0, 3, cr10, cr10, cr3, {1}
    1790:	movwcc	r4, #5690	; 0x163a
    1794:	eorvs	r4, fp, r1, lsr r6
    1798:			; <UNDEFINED> instruction: 0xf7ff4650
    179c:	blls	ebcb6c <opt_alloc_len@@Base+0xea6704>
    17a0:			; <UNDEFINED> instruction: 0x4607781b
    17a4:	teqle	sp, r0, lsl #22
    17a8:	eorsle	r2, fp, r0, lsl #16
    17ac:	eorsle	r1, r4, r3, asr #24
    17b0:	ubfxcc	pc, pc, #17, #9
    17b4:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    17b8:	movwls	r4, #58769	; 0xe591
    17bc:	tstle	lr, pc, lsl r0
    17c0:			; <UNDEFINED> instruction: 0x17dcf8df
    17c4:			; <UNDEFINED> instruction: 0xf8df2000
    17c8:			; <UNDEFINED> instruction: 0xf8df2810
    17cc:	stmdapl	r5!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
    17d0:	cmpvs	r5, sl, ror r4
    17d4:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    17d8:	andeq	pc, r0, fp, asr #17
    17dc:			; <UNDEFINED> instruction: 0xf858e72f
    17e0:	andcc	r7, r1, #34	; 0x22
    17e4:	ubfxne	pc, pc, #17, #21
    17e8:	ldrbtmi	r6, [r9], #-42	; 0xffffffd6
    17ec:	tstcc	r4, r8, lsr r6
    17f0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    17f4:	sbfxcc	pc, pc, #17, #17
    17f8:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    17fc:			; <UNDEFINED> instruction: 0xf8cb2800
    1800:	vaddl.s8	q8, d0, d0
    1804:	stmdavs	fp!, {r3, r5, r7, r8, sl, pc}
    1808:	movwcc	r9, #5946	; 0x173a
    180c:	ldrmi	r6, [r9, #43]	; 0x2b
    1810:			; <UNDEFINED> instruction: 0xf8dfd117
    1814:	stmiapl	r5!, {r2, r3, r7, r8, r9, sl, ip, sp}^
    1818:			; <UNDEFINED> instruction: 0xf7ffe711
    181c:	stmdavs	r3, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    1820:	bicle	r2, r5, r2, lsr #22
    1824:	stcl	7, cr15, [r4], {255}	; 0xff
    1828:			; <UNDEFINED> instruction: 0xf7ff6800
    182c:	ldrbmi	lr, [r1], -r0, lsl #25
    1830:			; <UNDEFINED> instruction: 0xf8df4602
    1834:	ldrbtmi	r0, [r8], #-1964	; 0xfffff854
    1838:			; <UNDEFINED> instruction: 0xffaaf000
    183c:			; <UNDEFINED> instruction: 0xf0002000
    1840:	andcs	pc, r1, pc, ror #30
    1844:			; <UNDEFINED> instruction: 0xff6cf000
    1848:	tstcs	r0, r8, lsl #22
    184c:			; <UNDEFINED> instruction: 0x0794f8df
    1850:			; <UNDEFINED> instruction: 0x4794f8df
    1854:	ldrbtmi	r6, [r8], #-2074	; 0xfffff7e6
    1858:	ldrbtmi	r9, [ip], #-256	; 0xffffff00
    185c:			; <UNDEFINED> instruction: 0x178cf8df
    1860:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1864:	andscc	r9, ip, r2, lsl #4
    1868:	eorscc	pc, lr, #64, 4
    186c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    1870:	bl	ff43f874 <opt_alloc_len@@Base+0xff42940c>
    1874:			; <UNDEFINED> instruction: 0xf8dfe724
    1878:	andcs	r1, r0, #120, 14	; 0x1e00000
    187c:			; <UNDEFINED> instruction: 0x0774f8df
    1880:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    1884:			; <UNDEFINED> instruction: 0xf8df9101
    1888:	ldrbtmi	r1, [r8], #-1904	; 0xfffff890
    188c:	andscc	r9, ip, r0, lsl #4
    1890:	vqshl.s8	q10, <illegal reg q12.5>, q0
    1894:			; <UNDEFINED> instruction: 0xf7ff3249
    1898:			; <UNDEFINED> instruction: 0x2101ebbe
    189c:			; <UNDEFINED> instruction: 0xf8dfe71d
    18a0:	ldrbtmi	r3, [fp], #-1884	; 0xfffff8a4
    18a4:			; <UNDEFINED> instruction: 0xf7ff6958
    18a8:	smmla	r2, r2, ip, lr
    18ac:			; <UNDEFINED> instruction: 0xf44f9b08
    18b0:			; <UNDEFINED> instruction: 0xf8df725e
    18b4:			; <UNDEFINED> instruction: 0xf8df174c
    18b8:	ldmdavs	sp, {r2, r3, r6, r8, r9, sl}
    18bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    18c0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    18c4:	andscc	r9, ip, r0, lsl #8
    18c8:	strne	lr, [r1, #-2509]	; 0xfffff633
    18cc:			; <UNDEFINED> instruction: 0x1738f8df
    18d0:			; <UNDEFINED> instruction: 0xf7ff4479
    18d4:	ldr	lr, [r7, -r0, lsr #23]!
    18d8:	stmdbls	lr, {r1, r3, r8, sl, fp, ip, pc}
    18dc:	ldmib	r5, {r1, r3, r4, r6, r8, fp, sp, lr}^
    18e0:			; <UNDEFINED> instruction: 0xf8db5600
    18e4:	stmdavs	r9, {ip, sp}
    18e8:	strpl	lr, [sl], -sp, asr #19
    18ec:	stmdavs	lr!, {r2, r3, r8, sl, fp, ip, pc}
    18f0:	strls	r6, [sp], -sp, ror #16
    18f4:			; <UNDEFINED> instruction: 0xf7ff9514
    18f8:	andls	lr, ip, r2, ror #24
    18fc:			; <UNDEFINED> instruction: 0xf0002800
    1900:	blls	322c68 <opt_alloc_len@@Base+0x30c800>
    1904:			; <UNDEFINED> instruction: 0xf0118999
    1908:	subsle	r0, r2, r1, lsl #2
    190c:	strbmi	r4, [r8], -r1, lsr #12
    1910:	stc	7, cr15, [lr], #1020	; 0x3fc
    1914:	rsble	r2, r2, r0, lsl #16
    1918:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    191c:			; <UNDEFINED> instruction: 0xf8df447a
    1920:	strcs	r1, [r0], #-1776	; 0xfffff910
    1924:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    1928:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    192c:			; <UNDEFINED> instruction: 0xf8df9101
    1930:	ldrbtmi	r1, [r8], #-1768	; 0xfffff918
    1934:	eorcc	r9, r4, r2, lsl #4
    1938:	rscscs	pc, pc, #64, 4
    193c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    1940:	bl	1a3f944 <opt_alloc_len@@Base+0x1a294dc>
    1944:			; <UNDEFINED> instruction: 0xf7ff980c
    1948:	strbt	lr, [pc], r6, ror #23
    194c:			; <UNDEFINED> instruction: 0x56ccf8df
    1950:			; <UNDEFINED> instruction: 0xf8cd4641
    1954:	strtmi	r9, [r0], -r0
    1958:	tstcs	r0, #2097152000	; 0x7d000000
    195c:	sbcvc	pc, r2, #1325400064	; 0x4f000000
    1960:			; <UNDEFINED> instruction: 0xf7ff9501
    1964:			; <UNDEFINED> instruction: 0xe69deb58
    1968:			; <UNDEFINED> instruction: 0xf44f9b08
    196c:			; <UNDEFINED> instruction: 0xf8df7250
    1970:	ldmdavs	r9, {r4, r5, r7, r9, sl, lr}
    1974:	andls	r4, r0, ip, ror r4
    1978:			; <UNDEFINED> instruction: 0xf8df2380
    197c:	stmib	sp, {r3, r5, r7, r9, sl}^
    1980:			; <UNDEFINED> instruction: 0xf8df4101
    1984:	ldrbtmi	r1, [r8], #-1700	; 0xfffff95c
    1988:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
    198c:	bl	10bf990 <opt_alloc_len@@Base+0x10a9528>
    1990:			; <UNDEFINED> instruction: 0x3698f8df
    1994:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1998:			; <UNDEFINED> instruction: 0xf0002800
    199c:	blls	362e40 <opt_alloc_len@@Base+0x34c9d8>
    19a0:			; <UNDEFINED> instruction: 0xf8df223a
    19a4:	smlabbcs	r1, ip, r6, r0
    19a8:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    19ac:	bl	fe23f9b0 <opt_alloc_len@@Base+0xfe229548>
    19b0:	strbmi	lr, [r8], -r6, lsl #13
    19b4:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    19b8:	orrlt	r9, r0, r5, lsl r0
    19bc:	ldrmi	r9, [r8], -ip, lsl #22
    19c0:	strcc	lr, [r8], #-2515	; 0xfffff62d
    19c4:	strtcc	lr, [r0], #-2509	; 0xfffff633
    19c8:	strcc	lr, [sl], #-2521	; 0xfffff627
    19cc:	strtcc	lr, [r2], #-2509	; 0xfffff633
    19d0:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    19d4:	ldmdals	r5, {r3, r4, r5, r8, ip, sp, pc}
    19d8:	bl	ff7bf9dc <opt_alloc_len@@Base+0xff7a9574>
    19dc:			; <UNDEFINED> instruction: 0xf8dfe7b2
    19e0:	ldrbtmi	r2, [sl], #-1620	; 0xfffff9ac
    19e4:	blls	33b858 <opt_alloc_len@@Base+0x3253f0>
    19e8:	stccs	8, cr6, [r0], {28}
    19ec:			; <UNDEFINED> instruction: 0x4621d0f3
    19f0:	movwcs	lr, #18897	; 0x49d1
    19f4:	tstcc	r8, r1
    19f8:	mvnsle	r4, r3, lsl r3
    19fc:	blx	14ae66 <opt_alloc_len@@Base+0x1349fe>
    1a00:	strtmi	pc, [r8], -r0, lsl #10
    1a04:	bl	fe03fa08 <opt_alloc_len@@Base+0xfe0295a0>
    1a08:	stmdacs	r0, {r0, r1, r2, r5, ip, pc}
    1a0c:	strtmi	sp, [sl], -r3, ror #1
    1a10:			; <UNDEFINED> instruction: 0xf7ff4621
    1a14:	stmdbls	ip, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    1a18:	movwcs	lr, #35281	; 0x89d1
    1a1c:	strmi	lr, [ip, #-2513]	; 0xfffff62f
    1a20:	ldrdeq	lr, [sl, -r1]
    1a24:	strmi	lr, [ip, #-2509]!	; 0xfffff633
    1a28:	smlawteq	lr, sp, r9, lr
    1a2c:	ldrdeq	lr, [sl, -sp]
    1a30:			; <UNDEFINED> instruction: 0x41994290
    1a34:	subhi	pc, r1, #128, 4
    1a38:	strmi	lr, [sl, #-2525]	; 0xfffff623
    1a3c:	stmdane	r1!, {r0, r2, r3, fp, ip, pc}
    1a40:	tstls	r2, r4, lsl r8
    1a44:	tsteq	r0, r5, asr #22
    1a48:	ldmib	sp, {r0, r1, r4, r8, ip, pc}^
    1a4c:	addmi	r0, r2, #-2147483644	; 0x80000004
    1a50:	vaddw.s8	q2, q8, d11
    1a54:	ldmib	sp, {r1, r5, r7, pc}^
    1a58:	stmdals	ip, {r1, r4, r8, r9, sp}
    1a5c:	bl	93fa60 <opt_alloc_len@@Base+0x9295f8>
    1a60:			; <UNDEFINED> instruction: 0xf0002800
    1a64:	blls	321cd4 <opt_alloc_len@@Base+0x30b86c>
    1a68:	eorne	lr, ip, #3620864	; 0x374000
    1a6c:	andne	lr, ip, #3194880	; 0x30c000
    1a70:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
    1a74:	stmib	r1, {r1, r2, r3, r5, r8, r9, sp}^
    1a78:			; <UNDEFINED> instruction: 0xf7ff230a
    1a7c:	bls	33c8ec <opt_alloc_len@@Base+0x326484>
    1a80:	rsbge	pc, r0, sp, asr #17
    1a84:	rsbls	pc, r8, sp, asr #17
    1a88:	ldmdavs	r2, {r0, r1, r4, r6, fp, sp, lr}
    1a8c:	rsbslt	pc, r0, sp, asr #17
    1a90:	ldreq	pc, [r8, #-258]	; 0xfffffefe
    1a94:	cmncc	ip, #14352384	; 0xdb0000
    1a98:	stmdavs	r1, {r2, r4, r8, r9, ip, pc}
    1a9c:	tstls	r6, r2, lsl r0
    1aa0:	eorne	lr, r0, #3620864	; 0x374000
    1aa4:	andne	lr, ip, #3293184	; 0x324000
    1aa8:	eorne	lr, r2, #3620864	; 0x374000
    1aac:	andne	lr, sl, #3293184	; 0x324000
    1ab0:	ldrcc	lr, [r8, #-0]
    1ab4:	smlsdvs	r2, r5, r9, lr
    1ab8:	tsteq	r8, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    1abc:	andeq	lr, r7, #352256	; 0x56000
    1ac0:	ldmdb	r5, {r1, r4, r6, ip, lr, pc}^
    1ac4:	tstcc	r1, r4, lsl #2
    1ac8:			; <UNDEFINED> instruction: 0xf1b0bf08
    1acc:	ldrshtle	r3, [r0], #255	; 0xff
    1ad0:			; <UNDEFINED> instruction: 0xf1a59a27
    1ad4:	stmib	sp, {r4, r8}^
    1ad8:			; <UNDEFINED> instruction: 0xf102310d
    1adc:	ldmdb	r5, {r3, r4, sl}^
    1ae0:	strbtmi	ip, [r1], -r6, lsl #4
    1ae4:	and	r4, r0, r0, lsl r6
    1ae8:	ldmdb	r4, {r3, r4, sl, ip, sp}^
    1aec:	bl	58a6fc <opt_alloc_len@@Base+0x574294>
    1af0:	bl	11c42fc <opt_alloc_len@@Base+0x11ade94>
    1af4:	ldmdb	r4, {r8, r9, fp}^
    1af8:	stmib	sp, {r1, r2, r8, fp, pc}^
    1afc:	tstmi	r3, #671088640	; 0x28000000
    1b00:	strbmi	sp, [r2, #28]
    1b04:	movweq	lr, #39803	; 0x9b7b
    1b08:	ldmdb	r4, {r0, r1, r4, r6, r7, r8, r9, fp, ip, lr, pc}^
    1b0c:	movwcc	r2, #4868	; 0x1304
    1b10:			; <UNDEFINED> instruction: 0xf1b2bf08
    1b14:	strdle	r3, [r7, #255]!	; 0xff
    1b18:	movwcs	lr, #43485	; 0xa9dd
    1b1c:	stmib	sp, {r0, r2, r3, r8, fp, ip, pc}^
    1b20:	stmib	sp, {r8, r9, sl, sp, lr}^
    1b24:	ldmdals	r4, {r2, r8, r9, sp}
    1b28:	stmib	sp, {r1, r2, r3, r9, fp, ip, pc}^
    1b2c:			; <UNDEFINED> instruction: 0xf0008902
    1b30:	ldmdb	r5, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    1b34:	ldmdb	r5, {r1, r8, r9, sl, sp, lr}^
    1b38:	ldrb	r1, [r5, r6]
    1b3c:	blls	353284 <opt_alloc_len@@Base+0x33ce1c>
    1b40:	andeq	lr, fp, #123904	; 0x1e400
    1b44:	bl	feeb8620 <opt_alloc_len@@Base+0xfeea21b8>
    1b48:	ldrmi	r0, [r9], -r8, lsl #4
    1b4c:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1b50:	movweq	lr, #39787	; 0x9b6b
    1b54:	strvs	lr, [r0, -sp, asr #19]
    1b58:	movwcs	lr, #18893	; 0x49cd
    1b5c:	andseq	pc, r0, #1073741865	; 0x40000029
    1b60:			; <UNDEFINED> instruction: 0xf0009814
    1b64:	str	pc, [r4, r1, asr #28]!
    1b68:			; <UNDEFINED> instruction: 0xf8dd9c0c
    1b6c:			; <UNDEFINED> instruction: 0xf8dda060
    1b70:	stmdavs	r0!, {r3, r5, r6, ip, pc}
    1b74:	ldrsbtlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1b78:	b	1cbfb7c <opt_alloc_len@@Base+0x1ca9714>
    1b7c:	ldrtmi	r9, [fp], -r7, lsr #20
    1b80:	eorvs	r4, r2, r0, lsr #12
    1b84:			; <UNDEFINED> instruction: 0xf7ff4632
    1b88:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1b8c:	cmphi	fp, #64	; 0x40	; <UNPREDICTABLE>
    1b90:			; <UNDEFINED> instruction: 0x461a9b12
    1b94:	andsvs	r9, r3, r6, lsl fp
    1b98:	blls	33b814 <opt_alloc_len@@Base+0x3253ac>
    1b9c:	ldmib	sp, {r8, sp}^
    1ba0:	andcs	r5, r0, #10485760	; 0xa00000
    1ba4:	andsne	lr, r6, #3358720	; 0x334000
    1ba8:			; <UNDEFINED> instruction: 0x4631685b
    1bac:	ldmvs	fp, {r3, r5, r9, sl, lr}^
    1bb0:			; <UNDEFINED> instruction: 0xf8939336
    1bb4:			; <UNDEFINED> instruction: 0xf1c33024
    1bb8:			; <UNDEFINED> instruction: 0xf1b30420
    1bbc:	blx	42444 <opt_alloc_len@@Base+0x2bfdc>
    1bc0:	blx	83dfd8 <opt_alloc_len@@Base+0x827b70>
    1bc4:	b	103dbd8 <opt_alloc_len@@Base+0x1027770>
    1bc8:	tstls	r6, r1, lsl #2
    1bcc:	ldmdbls	r6, {r2, sl, ip, lr, pc}
    1bd0:	vpmax.s8	<illegal reg q7.5>, q1, q3
    1bd4:	tstls	r6, r1, lsl r3
    1bd8:	andcs	r9, r0, r6, lsr sl
    1bdc:	stmib	sp, {r0, r1, r3, r8, fp, ip, pc}^
    1be0:	ldmibvs	r2, {r2, r5, r8, fp, sp, pc}
    1be4:	tstls	r7, r9, lsl r1
    1be8:	stmib	sp, {r8, sp}^
    1bec:	ldmib	sp, {r3, r4, r8}^
    1bf0:			; <UNDEFINED> instruction: 0xf8cd0112
    1bf4:	stmne	r0, {r3, r4, r7, ip, sp, pc}
    1bf8:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    1bfc:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    1c00:			; <UNDEFINED> instruction: 0xf142460a
    1c04:	ldrshmi	r3, [r8], #31
    1c08:	eoreq	pc, r0, #-1073741780	; 0xc000002c
    1c0c:	vst1.8	{d15-d16}, [r4], r1
    1c10:	blx	1071978 <opt_alloc_len@@Base+0x105b510>
    1c14:	b	103e424 <opt_alloc_len@@Base+0x1027fbc>
    1c18:	andsls	r0, r8, r4
    1c1c:	tstmi	r0, #88, 30	; 0x160
    1c20:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    1c24:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q0.5>
    1c28:	ldrbtmi	r9, [sl], #-793	; 0xfffffce7
    1c2c:	strcc	pc, [ip], #-2271	; 0xfffff721
    1c30:	andsls	fp, r8, r8, asr pc
    1c34:	tstls	lr, #2063597568	; 0x7b000000
    1c38:	movtcc	r4, #50707	; 0xc613
    1c3c:	blls	3268c0 <opt_alloc_len@@Base+0x310458>
    1c40:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1c44:	ssatmi	r6, #21, lr, lsl #16
    1c48:			; <UNDEFINED> instruction: 0x6718e9dd
    1c4c:			; <UNDEFINED> instruction: 0xf10ce001
    1c50:	ldmib	ip, {r3, r4, sl, fp}^
    1c54:	b	148a86c <opt_alloc_len@@Base+0x1474404>
    1c58:			; <UNDEFINED> instruction: 0xf0000103
    1c5c:	ldmib	ip, {r0, r2, r3, r4, r6, r7, pc}^
    1c60:	stmdacs	r0, {r1, r8}
    1c64:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    1c68:	ldmib	ip, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}^
    1c6c:	bl	493074 <opt_alloc_len@@Base+0x47cc0c>
    1c70:	bl	10c4488 <opt_alloc_len@@Base+0x10ae020>
    1c74:	ldrbmi	r0, [r0, #2821]	; 0xb05
    1c78:	movweq	lr, #47993	; 0xbb79
    1c7c:	adcsmi	sp, r4, #946176	; 0xe7000
    1c80:	movweq	lr, #31605	; 0x7b75
    1c84:	ldmib	sp, {r0, r1, r5, r6, r7, r9, fp, ip, lr, pc}^
    1c88:			; <UNDEFINED> instruction: 0x46660116
    1c8c:	ldmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1c90:	strmi	r4, [fp], -r0, lsr #5
    1c94:	strmi	r4, [r2], -r9, lsr #3
    1c98:	svclt	0x00bc4639
    1c9c:	strtmi	r4, [fp], -r2, lsr #12
    1ca0:			; <UNDEFINED> instruction: 0x464045ba
    1ca4:	smlsdxeq	r8, fp, fp, lr
    1ca8:			; <UNDEFINED> instruction: 0x4658bfbc
    1cac:	bne	fe2535f8 <opt_alloc_len@@Base+0xfe23d190>
    1cb0:	bl	1826120 <opt_alloc_len@@Base+0x180fcb8>
    1cb4:	tstls	fp, r3, lsl #2
    1cb8:	tsteq	r5, r4, asr sl
    1cbc:	addhi	pc, r2, r0
    1cc0:	stmdavc	r4, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    1cc4:			; <UNDEFINED> instruction: 0xf1782f00
    1cc8:	blle	1ec20d0 <opt_alloc_len@@Base+0x1eabc68>
    1ccc:	ldcmi	8, cr15, [r8], {86}	; 0x56
    1cd0:			; <UNDEFINED> instruction: 0xf85619d0
    1cd4:	bl	10d8d2c <opt_alloc_len@@Base+0x10c28c4>
    1cd8:	blne	2100 <ntfs_volume_get_free_space@plt+0xe3c>
    1cdc:	tsteq	r5, r1, ror #22
    1ce0:	ldrmi	lr, [sl, #-2525]	; 0xfffff623
    1ce4:			; <UNDEFINED> instruction: 0xf1752c01
    1ce8:	blle	1bc34f0 <opt_alloc_len@@Base+0x1bad088>
    1cec:	smlabteq	r2, sp, r9, lr
    1cf0:	ldmib	sp, {r0, sl, sp}^
    1cf4:	svcls	0x0036011a
    1cf8:	stmib	sp, {r2, sl, ip, pc}^
    1cfc:	ldrtmi	r0, [r8], -r0, lsl #2
    1d00:	b	cbfd04 <opt_alloc_len@@Base+0xca989c>
    1d04:	stmdacs	r0, {r7, r9, sl, lr}
    1d08:	addhi	pc, r1, r0
    1d0c:	ldmib	r0, {r2, r3, r8, sl, fp, ip, pc}^
    1d10:	stmdavs	sl!, {r8, r9}^
    1d14:			; <UNDEFINED> instruction: 0xf89768d6
    1d18:			; <UNDEFINED> instruction: 0xf8962024
    1d1c:	eorsls	r1, r7, #36	; 0x24
    1d20:			; <UNDEFINED> instruction: 0x932b408b
    1d24:	eoreq	pc, r0, #1073741864	; 0x40000028
    1d28:	blx	299dc <opt_alloc_len@@Base+0x13574>
    1d2c:			; <UNDEFINED> instruction: 0xf1c1f202
    1d30:	tstmi	r7, #32, 6	; 0x80000000
    1d34:	vpmax.u8	d15, d3, d16
    1d38:			; <UNDEFINED> instruction: 0xf101fa00
    1d3c:	ldrtmi	r9, [sl], -sl, lsr #2
    1d40:	eorls	r4, fp, #1744830464	; 0x68000000
    1d44:	ldrdeq	lr, [sl, -sp]!
    1d48:	movwcs	lr, #51669	; 0xc9d5
    1d4c:	bl	1c52794 <opt_alloc_len@@Base+0x1c3c32c>
    1d50:	vsubw.s8	q8, q0, d3
    1d54:	stmdals	ip, {r1, r2, r4, r6, r7, r8, pc}
    1d58:	ldreq	r8, [r3], #-2434	; 0xfffff67e
    1d5c:	orrhi	pc, r0, r0, lsl #2
    1d60:	strbmi	r9, [r1], -ip, lsl #22
    1d64:			; <UNDEFINED> instruction: 0xf7ff6818
    1d68:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
    1d6c:	tsthi	r2, #0	; <UNPREDICTABLE>
    1d70:	andcs	r9, r0, #12, 18	; 0x30000
    1d74:	andvs	r2, r8, r0, lsl #6
    1d78:			; <UNDEFINED> instruction: 0xf7ff4608
    1d7c:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    1d80:	svcge	0x005df43f
    1d84:	andcs	r4, r0, #2850816	; 0x2b8000
    1d88:	orrcs	r4, r0, #11403264	; 0xae0000
    1d8c:	tstls	r1, r9, ror r4
    1d90:	ldrbtmi	r4, [r8], #-2477	; 0xfffff653
    1d94:	subscc	r9, ip, r0, lsl #4
    1d98:	andsvc	pc, r0, #1325400064	; 0x4f000000
    1d9c:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1da0:			; <UNDEFINED> instruction: 0xf8dda924
    1da4:			; <UNDEFINED> instruction: 0xf7ffb098
    1da8:	blls	33c288 <opt_alloc_len@@Base+0x325e20>
    1dac:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
    1db0:	stmib	r1, {r2, r3, r5, r8, r9, sp}^
    1db4:	blls	30a9ec <opt_alloc_len@@Base+0x2f4584>
    1db8:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
    1dbc:	stmib	r1, {r1, r2, r3, r5, r8, r9, sp}^
    1dc0:	ldrb	r2, [sl], -sl, lsl #6
    1dc4:	rscscc	pc, pc, pc, asr #32
    1dc8:	str	r4, [r9, r1, lsl #12]
    1dcc:			; <UNDEFINED> instruction: 0x2100489f
    1dd0:	orrcs	r4, r0, #651264	; 0x9f000
    1dd4:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    1dd8:	ldrbtmi	r4, [sl], #-2462	; 0xfffff662
    1ddc:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1de0:	andls	r3, r1, #52	; 0x34
    1de4:	vqshl.s8	q10, <illegal reg q12.5>, q0
    1de8:	ldmib	sp, {r1, r2, r4, r5, r6, r9, sp}^
    1dec:			; <UNDEFINED> instruction: 0xf8dda924
    1df0:			; <UNDEFINED> instruction: 0xf7ffb098
    1df4:			; <UNDEFINED> instruction: 0xf7ffe910
    1df8:	movwcs	lr, #23004	; 0x59dc
    1dfc:	ldrb	r6, [r4, r3]
    1e00:	stmib	sp, {r1, r4, fp, ip, pc}^
    1e04:			; <UNDEFINED> instruction: 0xf7ff9a28
    1e08:	svccs	0x0000e92c
    1e0c:	ldmib	sp, {r0, r1, r5, r7, ip, lr, pc}^
    1e10:			; <UNDEFINED> instruction: 0xf8dda924
    1e14:	bfi	fp, r8, #1, #8
    1e18:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
    1e1c:			; <UNDEFINED> instruction: 0xf8dda924
    1e20:			; <UNDEFINED> instruction: 0x4619b098
    1e24:			; <UNDEFINED> instruction: 0x232ce9dd
    1e28:	movwcs	lr, #51649	; 0xc9c1
    1e2c:	ldrbtmi	r4, [fp], #-2954	; 0xfffff476
    1e30:	blcs	1bfa4 <opt_alloc_len@@Base+0x5b3c>
    1e34:	blls	335fa8 <opt_alloc_len@@Base+0x31fb40>
    1e38:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
    1e3c:	stmib	r1, {r1, r2, r3, r5, r8, r9, sp}^
    1e40:	bmi	fe18aa70 <opt_alloc_len@@Base+0xfe174608>
    1e44:	blls	549e4c <opt_alloc_len@@Base+0x5339e4>
    1e48:	stmib	sp, {r8, sp}^
    1e4c:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    1e50:	strcs	r9, [r0], #-2062	; 0xfffff7f2
    1e54:	strtmi	r9, [r3], -r4, lsl #6
    1e58:	strls	r9, [r2], #-1027	; 0xfffffbfd
    1e5c:	stmdavs	r0, {r0, r4, r6, r8, fp, sp, lr}
    1e60:	ldrdcs	pc, [r0], -fp
    1e64:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e68:			; <UNDEFINED> instruction: 0xf0402800
    1e6c:	sfmls	f0, 1, [ip, #-524]	; 0xfffffdf4
    1e70:	ldmib	r5, {r0, r2, r4, r8, r9, fp, ip, pc}^
    1e74:	ldmdavs	fp, {r2, r3, sp}^
    1e78:	ldrdmi	lr, [sl, -r5]
    1e7c:			; <UNDEFINED> instruction: 0x6708e9d5
    1e80:			; <UNDEFINED> instruction: 0xf9b5639a
    1e84:	tstvs	ip, #12
    1e88:	cmpvs	r9, #0, 20
    1e8c:	addsvs	r6, lr, #216, 6	; 0x60000003
    1e90:	ble	daa14 <opt_alloc_len@@Base+0xc45ac>
    1e94:	blvs	ffb5cd3c <opt_alloc_len@@Base+0xffb468d4>
    1e98:	ldrbvs	r6, [sp], #-1048	; 0xfffffbe8
    1e9c:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    1ea0:			; <UNDEFINED> instruction: 0xf0002b80
    1ea4:	stmdals	r7!, {r5, r6, r7, r8, pc}
    1ea8:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eac:			; <UNDEFINED> instruction: 0x3010f8d9
    1eb0:	movweq	pc, #36931	; 0x9043	; <UNPREDICTABLE>
    1eb4:	andscc	pc, r0, r9, asr #17
    1eb8:	ldmib	sp, {r0, r2, r3, r7, r8, sl, sp, lr, pc}^
    1ebc:	stmdals	ip, {r1, r3, r8, r9, sp}
    1ec0:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec4:			; <UNDEFINED> instruction: 0xf47f2800
    1ec8:	ldmib	sp, {r1, r2, r3, r6, r7, r8, sl, fp, sp, pc}^
    1ecc:	cfsh32ls	mvfx4, mvfx12, #10
    1ed0:	ldmdbls	r4, {r0, r2, r3, r9, fp, ip, pc}
    1ed4:	ldrtmi	r1, [r0], -r2, lsr #17
    1ed8:	movweq	lr, #6981	; 0x1b45
    1edc:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ee0:			; <UNDEFINED> instruction: 0x232ce9dd
    1ee4:	movwcs	lr, #51654	; 0xc9c6
    1ee8:	addsle	r2, pc, r0, lsl #16
    1eec:	ldmib	sp, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    1ef0:	bls	342320 <opt_alloc_len@@Base+0x32beb8>
    1ef4:	teqls	r2, #8585216	; 0x830000
    1ef8:	bl	1068b50 <opt_alloc_len@@Base+0x10526e8>
    1efc:	teqls	r3, #201326592	; 0xc000000
    1f00:	eorsne	lr, r2, #3620864	; 0x374000
    1f04:	strtcc	lr, [lr], #-2525	; 0xfffff623
    1f08:	bl	1c92974 <opt_alloc_len@@Base+0x1c7c50c>
    1f0c:	blle	fe482b24 <opt_alloc_len@@Base+0xfe46c6bc>
    1f10:	stmib	r3, {r2, r3, r8, r9, fp, ip, pc}^
    1f14:	ldr	r1, [r4, sl, lsl #4]
    1f18:	andeq	r4, r1, sl, asr #23
    1f1c:	andeq	r0, r0, r8, lsl r1
    1f20:	andeq	r0, r0, r0, lsr #2
    1f24:	andeq	r0, r0, r8, asr #2
    1f28:	andeq	r4, r1, r4, lsr #26
    1f2c:	andeq	r0, r0, ip, lsl r1
    1f30:	ldrdeq	r4, [r1], -r0
    1f34:	andeq	r0, r0, ip, lsr #2
    1f38:			; <UNDEFINED> instruction: 0x00014cb6
    1f3c:	andeq	r2, r0, lr, ror #27
    1f40:	andeq	r4, r1, r6, lsr #19
    1f44:	andeq	r2, r0, lr, lsl lr
    1f48:	andeq	r2, r0, r2, asr #27
    1f4c:	andeq	r4, r1, r6, lsr ip
    1f50:	andeq	r4, r1, r0, lsr #24
    1f54:	andeq	r0, r0, r4, lsr #2
    1f58:	ldrdeq	r4, [r1], -sl
    1f5c:	muleq	r1, r8, fp
    1f60:	andeq	r0, r0, r8, lsl #2
    1f64:	andeq	r4, r1, r6, ror fp
    1f68:	muleq	r0, r6, ip
    1f6c:	andeq	r2, r0, r6, asr ip
    1f70:	andeq	r2, r0, r0, lsl #16
    1f74:	andeq	r2, r0, lr, ror fp
    1f78:	andeq	r2, r0, lr, ror ip
    1f7c:	andeq	r2, r0, ip, ror #24
    1f80:	andeq	r4, r1, r8, lsr #21
    1f84:	andeq	r0, r0, r4, lsr r1
    1f88:	andeq	r2, r0, r2, lsl #15
    1f8c:	strdeq	r2, [r0], -r6
    1f90:	andeq	r2, r0, ip, lsl ip
    1f94:	andeq	r0, r0, r4, lsl r1
    1f98:	strdeq	r2, [r0], -r8
    1f9c:	andeq	r0, r0, r0, lsl #2
    1fa0:	andeq	r0, r0, r0, lsl r1
    1fa4:	strdeq	r4, [r1], -sl
    1fa8:	andeq	r0, r0, ip, lsr r1
    1fac:	ldrdeq	r2, [r0], -r4
    1fb0:	andeq	r2, r0, r6, asr sl
    1fb4:	andeq	r2, r0, sl, ror #23
    1fb8:			; <UNDEFINED> instruction: 0x000149b2
    1fbc:	andeq	r2, r0, lr, ror #23
    1fc0:	andeq	r4, r1, r4, ror #18
    1fc4:	andeq	r4, r1, r4, lsr r9
    1fc8:	andeq	r4, r1, r6, lsl #18
    1fcc:	andeq	r2, r0, r2, lsl lr
    1fd0:			; <UNDEFINED> instruction: 0x000025be
    1fd4:	andeq	r2, r0, r8, lsr r9
    1fd8:	andeq	r4, r1, r8, asr r8
    1fdc:	andeq	r4, r1, lr, lsr r8
    1fe0:	andeq	r2, r0, lr, asr #19
    1fe4:	andeq	r2, r0, lr, asr #9
    1fe8:	andeq	r2, r0, lr, asr sl
    1fec:	andeq	r2, r0, sl, lsr r8
    1ff0:	andeq	r2, r0, r2, asr #21
    1ff4:	muleq	r0, sl, r4
    1ff8:	andeq	r2, r0, r8, lsl r8
    1ffc:	andeq	r4, r1, r6, lsl #15
    2000:	muleq	r0, r4, ip
    2004:	andeq	r2, r0, r6, ror #8
    2008:	ldrdeq	r2, [r0], -r8
    200c:	andeq	r2, r0, ip, ror #15
    2010:	ldrdeq	r2, [r0], -lr
    2014:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2018:	andeq	r2, r0, sl, ror #14
    201c:	andeq	r2, r0, r8, lsl #18
    2020:	andeq	r2, r0, r0, ror r9
    2024:	muleq	r0, lr, r3
    2028:	andeq	r2, r0, lr, lsl r7
    202c:	muleq	r1, r4, r6
    2030:	andeq	r2, r0, lr, asr r9
    2034:	andeq	r2, r0, r2, lsl #14
    2038:	strdeq	r2, [r0], -sl
    203c:	andeq	r2, r0, r4, ror r4
    2040:	andeq	r2, r0, r8, lsr r7
    2044:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    2048:	andeq	r2, r0, ip, lsl #6
    204c:	andeq	r1, r0, lr, asr #30
    2050:	andeq	r2, r0, lr, lsr #12
    2054:	andeq	r2, r0, r4, asr #5
    2058:	strdeq	r4, [r1], -sl
    205c:	ldrdeq	r4, [r1], -sl
    2060:	blls	de90d4 <opt_alloc_len@@Base+0xdd2c6c>
    2064:			; <UNDEFINED> instruction: 0xf1a34625
    2068:	ldrmi	r0, [lr], -r0, lsr #2
    206c:	blx	1538e4 <opt_alloc_len@@Base+0x13d47c>
    2070:	ldcls	3, cr15, [sl, #-12]
    2074:	strteq	pc, [r0], #-452	; 0xfffffe3c
    2078:			; <UNDEFINED> instruction: 0xf101fa05
    207c:	movwmi	r4, #46597	; 0xb605
    2080:	ldmdals	sl, {r0, r7, r8, r9, fp, sp, lr}
    2084:	vst1.8	{d15-d16}, [r4 :128], r0
    2088:			; <UNDEFINED> instruction: 0x432340b0
    208c:	stmdane	r1, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr}^
    2090:	cmnmi	r3, r0, lsr r1
    2094:	ldmib	sp, {r0, r4, r5, r8, r9, ip, pc}^
    2098:	ldmib	r5, {r4, r5, r8, r9, sl, sp, lr}^
    209c:	addmi	r0, r6, #8, 2
    20a0:	strvs	lr, [lr, -r5, asr #19]
    20a4:	streq	lr, [r1], #-2935	; 0xfffff489
    20a8:	mrcge	6, 2, APSR_nzcv, cr10, cr15, {7}
    20ac:	vrshr.u64	d20, d16, #62
    20b0:	bl	1c428f0 <opt_alloc_len@@Base+0x1c2c488>
    20b4:			; <UNDEFINED> instruction: 0x81aa0307
    20b8:	mrcge	6, 2, APSR_nzcv, cr2, cr15, {5}
    20bc:	ldrtmi	r9, [r3], -ip, lsl #20
    20c0:	smlabteq	r6, sp, r9, lr
    20c4:	stmib	sp, {r2, r3, r4, r5, r9, sl, lr}^
    20c8:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    20cc:	ldrdeq	lr, [sl, -r2]
    20d0:	stclmi	3, cr2, [r8], {128}	; 0x80
    20d4:	eorcs	pc, pc, #64, 4
    20d8:	stmib	sp, {r8, sl, ip, pc}^
    20dc:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    20e0:	stmibmi	r6, {r0, r2, r6, r7, fp, lr}^
    20e4:	strls	r4, [r1], #-1144	; 0xfffffb88
    20e8:	subscc	r4, ip, r9, ror r4
    20ec:	stmdbge	r4!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    20f0:			; <UNDEFINED> instruction: 0xb098f8dd
    20f4:	svc	0x008ef7fe
    20f8:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20fc:	andvs	r2, r3, r5, lsl #6
    2100:			; <UNDEFINED> instruction: 0x4621e653
    2104:			; <UNDEFINED> instruction: 0xf7fe69b0
    2108:	andsls	lr, r2, lr, ror pc
    210c:			; <UNDEFINED> instruction: 0xf0002800
    2110:			; <UNDEFINED> instruction: 0xf8d88155
    2114:	strcs	r2, [r0, -r4]
    2118:	mlagt	r4, r6, r8, pc	; <UNPREDICTABLE>
    211c:	ldrdcc	pc, [r0], -r8
    2120:	vpmax.s8	d15, d12, d2
    2124:	stmdals	r9!, {r0, r3, r5, r9, ip, pc}
    2128:	msreq	CPSR_, ip, lsr #3
    212c:			; <UNDEFINED> instruction: 0xf101fa03
    2130:	eoreq	pc, r0, #204, 2	; 0x33
    2134:	blx	8d2d5c <opt_alloc_len@@Base+0x8bc8f4>
    2138:	blx	fe948 <opt_alloc_len@@Base+0xe84e0>
    213c:	msrls	CPSR_f, #12, 6	; 0x30000000
    2140:	tstmi	r1, #1048576	; 0x100000
    2144:	stmib	sp, {r0, r3, r5, r8, ip, pc}^
    2148:			; <UNDEFINED> instruction: 0x46c3ab34
    214c:	bls	a3c8c8 <opt_alloc_len@@Base+0xa26460>
    2150:	ldrbtmi	r4, [sl], #-2731	; 0xfffff555
    2154:	ldmib	fp, {r2, r3, r4, r9, ip, pc}^
    2158:	b	148ad70 <opt_alloc_len@@Base+0x1474908>
    215c:			; <UNDEFINED> instruction: 0xf43f0103
    2160:	svccs	0x0000ae4f
    2164:	addshi	pc, sp, r0, asr #32
    2168:	ldmib	r1, {r2, r3, r8, fp, ip, pc}^
    216c:	strmi	r0, [r1, #268]	; 0x10c
    2170:	tsteq	r1, sl, ror fp
    2174:	addhi	pc, pc, r0, lsl #5
    2178:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    217c:	svccs	0x0000e045
    2180:			; <UNDEFINED> instruction: 0xf8d8d15e
    2184:			; <UNDEFINED> instruction: 0xf1ac2008
    2188:			; <UNDEFINED> instruction: 0xf8d80e20
    218c:			; <UNDEFINED> instruction: 0xf1cc300c
    2190:	ldmdbls	r2, {r5}
    2194:	bl	1148424 <opt_alloc_len@@Base+0x1131fbc>
    2198:	blx	82dac <opt_alloc_len@@Base+0x6c944>
    219c:	blx	8c19dc <opt_alloc_len@@Base+0x8ab574>
    21a0:	mrsls	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    21a4:	vpmax.u8	d15, d12, d3
    21a8:	b	10dc874 <opt_alloc_len@@Base+0x10c640c>
    21ac:	movwmi	r0, #13070	; 0x330e
    21b0:	vpmax.s8	d15, d12, d2
    21b4:	tstls	r0, r1, lsl #14
    21b8:			; <UNDEFINED> instruction: 0xf7fe6830
    21bc:			; <UNDEFINED> instruction: 0xf8d6ef58
    21c0:	movwcs	ip, #24
    21c4:	svclt	0x00084299
    21c8:	andsle	r4, r3, r0, ror #10
    21cc:	orrcs	r9, r0, #28, 20	; 0x1c000
    21d0:			; <UNDEFINED> instruction: 0xf04f9700
    21d4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    21d8:	andls	r1, r1, #30
    21dc:	andcs	pc, r1, #64, 4
    21e0:	bls	bc91c <opt_alloc_len@@Base+0xa64b4>
    21e4:	svc	0x0016f7fe
    21e8:	svc	0x00e2f7fe
    21ec:	andvs	r2, r3, r5, lsl #6
    21f0:			; <UNDEFINED> instruction: 0xc018f8d6
    21f4:	stmdbeq	ip, {r0, r3, r4, r8, r9, fp, sp, lr, pc}
    21f8:	movwcs	lr, #18907	; 0x49db
    21fc:	beq	3e72c <opt_alloc_len@@Base+0x282c4>
    2200:	mlagt	r4, r6, r8, pc	; <UNPREDICTABLE>
    2204:			; <UNDEFINED> instruction: 0xf1453401
    2208:	addsmi	r0, r4, #0, 10
    220c:	movweq	lr, #15221	; 0x3b75
    2210:			; <UNDEFINED> instruction: 0xf8dbdbb5
    2214:			; <UNDEFINED> instruction: 0xf1ac3018
    2218:			; <UNDEFINED> instruction: 0xf8db0120
    221c:			; <UNDEFINED> instruction: 0xf1cc001c
    2220:			; <UNDEFINED> instruction: 0xf10b0220
    2224:	blx	c4e8c <opt_alloc_len@@Base+0xaea24>
    2228:	blx	8fe634 <opt_alloc_len@@Base+0x8e81cc>
    222c:	blx	3ea3c <opt_alloc_len@@Base+0x285d4>
    2230:	blx	100a68 <opt_alloc_len@@Base+0xea600>
    2234:	b	12c066c <opt_alloc_len@@Base+0x12aa204>
    2238:	b	1284a44 <opt_alloc_len@@Base+0x126e5dc>
    223c:	str	r0, [sl, r2, lsl #20]
    2240:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    2244:	stmdbmi	pc!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    2248:	stmdami	pc!, {r9, sp}^	; <UNPREDICTABLE>
    224c:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2250:	stmdbmi	lr!, {r0, r8, ip, pc}^
    2254:	andls	r4, r0, #120, 8	; 0x78000000
    2258:	vhadd.s8	d19, d16, d12
    225c:	ldrbtmi	r1, [r9], #-733	; 0xfffffd23
    2260:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    2264:			; <UNDEFINED> instruction: 0xf8dbe494
    2268:	blcs	e270 <_IO_stdin_used@@Base+0xa54c>
    226c:	mrcge	4, 0, APSR_nzcv, cr11, cr15, {3}
    2270:	bcs	282a8 <opt_alloc_len@@Base+0x11e40>
    2274:	svclt	0x00b86843
    2278:	stmib	r3, {r1, r3, r4, r6, r8, fp, sp, lr}^
    227c:	svclt	0x00bb410a
    2280:	ldrdeq	lr, [lr, -r0]
    2284:	andvc	pc, r0, #1107296256	; 0x42000000
    2288:	strvs	lr, [ip, -r3, asr #19]
    228c:	svclt	0x00b8615a
    2290:	smlabteq	ip, r3, r9, lr
    2294:	ldmdals	r2, {r0, r1, r2, r9, sl, sp, lr, pc}
    2298:	bls	a3c9d4 <opt_alloc_len@@Base+0xa2656c>
    229c:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    22a0:	ldmdals	r2, {r0, r3, r4, r6, r8, sl, sp, lr, pc}
    22a4:	stmdbge	r4!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    22a8:			; <UNDEFINED> instruction: 0xb098f8dd
    22ac:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    22b0:	blls	3bb8a4 <opt_alloc_len@@Base+0x3a543c>
    22b4:	rscscs	pc, r1, #64, 4
    22b8:	ldmdavs	ip, {r0, r2, r4, r6, r8, fp, lr}
    22bc:	andls	r4, r0, r9, ror r4
    22c0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    22c4:	stmib	sp, {r0, r1, r4, r6, fp, lr}^
    22c8:	ldmdbmi	r3, {r0, sl, ip}^
    22cc:	eorcc	r4, r4, r8, ror r4
    22d0:			; <UNDEFINED> instruction: 0xf7fe4479
    22d4:			; <UNDEFINED> instruction: 0xf7ffeea0
    22d8:			; <UNDEFINED> instruction: 0xf7feba29
    22dc:	blls	47e08c <opt_alloc_len@@Base+0x467c24>
    22e0:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
    22e4:	svc	0x0022f7fe
    22e8:	strtmi	r4, [r2], -ip, asr #18
    22ec:			; <UNDEFINED> instruction: 0x46034479
    22f0:			; <UNDEFINED> instruction: 0xf0004650
    22f4:			; <UNDEFINED> instruction: 0xf7fef93d
    22f8:	blls	47e070 <opt_alloc_len@@Base+0x467c08>
    22fc:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
    2300:	svc	0x0014f7fe
    2304:	strtmi	r4, [r2], -r6, asr #18
    2308:			; <UNDEFINED> instruction: 0x46034479
    230c:			; <UNDEFINED> instruction: 0xf0004650
    2310:	stmdami	r4, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
    2314:			; <UNDEFINED> instruction: 0xf0004478
    2318:			; <UNDEFINED> instruction: 0xf7fefa3b
    231c:	blls	23e04c <opt_alloc_len@@Base+0x227be4>
    2320:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
    2324:	svc	0x0002f7fe
    2328:			; <UNDEFINED> instruction: 0x4622493f
    232c:			; <UNDEFINED> instruction: 0x46034479
    2330:			; <UNDEFINED> instruction: 0xf0004650
    2334:			; <UNDEFINED> instruction: 0xf7fef91d
    2338:			; <UNDEFINED> instruction: 0xf7feeeac
    233c:	blls	23e02c <opt_alloc_len@@Base+0x227bc4>
    2340:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
    2344:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2348:			; <UNDEFINED> instruction: 0x46224938
    234c:			; <UNDEFINED> instruction: 0x46034479
    2350:			; <UNDEFINED> instruction: 0xf0004650
    2354:			; <UNDEFINED> instruction: 0xf7fef90d
    2358:	stmdavs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    235c:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2360:			; <UNDEFINED> instruction: 0x46024639
    2364:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    2368:	blx	4be370 <opt_alloc_len@@Base+0x4a7f08>
    236c:	ldrbtmi	r4, [r9], #-2353	; 0xfffff6cf
    2370:			; <UNDEFINED> instruction: 0xf8fef000
    2374:	orrcs	r4, r0, #48, 18	; 0xc0000
    2378:	vtst.8	d20, d0, d16
    237c:	ldrbtmi	r2, [r9], #-703	; 0xfffffd41
    2380:	smlabtmi	r0, sp, r9, lr
    2384:	ldrbtmi	r4, [r8], #-2350	; 0xfffff6d2
    2388:	ldrbtmi	r3, [r9], #-116	; 0xffffff8c
    238c:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2390:	bllt	1d00394 <opt_alloc_len@@Base+0x1ce9f2c>
    2394:	orrcs	r4, r0, #704512	; 0xac000
    2398:			; <UNDEFINED> instruction: 0xf2404c2b
    239c:	ldrbtmi	r2, [r9], #-569	; 0xfffffdc7
    23a0:	stmdbge	r4!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    23a4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    23a8:			; <UNDEFINED> instruction: 0xf1010400
    23ac:	stmdbmi	r7!, {r2, r3, r4, r6}
    23b0:			; <UNDEFINED> instruction: 0xb098f8dd
    23b4:			; <UNDEFINED> instruction: 0xf7fe4479
    23b8:	ldrbt	lr, [r6], #3630	; 0xe2e
    23bc:	orrcs	r9, r0, #4608	; 0x1200
    23c0:	vst2.8	{d20,d22}, [pc :128], r3
    23c4:	stmdami	r3!, {r0, r1, r9, ip, sp, lr}
    23c8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    23cc:	stmdbmi	r2!, {r8, lr}
    23d0:	subcc	r4, ip, r8, ror r4
    23d4:	stmdbge	r4!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    23d8:			; <UNDEFINED> instruction: 0xf8dd4479
    23dc:			; <UNDEFINED> instruction: 0xf7feb098
    23e0:			; <UNDEFINED> instruction: 0xf7feee1a
    23e4:	tstcs	ip, #3680	; 0xe60
    23e8:	ldrb	r6, [lr], #3
    23ec:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    23f0:			; <UNDEFINED> instruction: 0xf8bef000
    23f4:	andeq	r2, r0, lr, ror r3
    23f8:	andeq	r1, r0, r0, asr #24
    23fc:	andeq	r1, r0, r0, asr #31
    2400:	andeq	r2, r0, lr, asr #5
    2404:			; <UNDEFINED> instruction: 0x000022b6
    2408:	ldrdeq	r1, [r0], -r0
    240c:	andeq	r1, r0, sl, asr #28
    2410:	andeq	r2, r0, r8, lsr #2
    2414:	andeq	r1, r0, r8, asr sl
    2418:	ldrdeq	r1, [r0], -r8
    241c:	andeq	r2, r0, r0, asr #4
    2420:	strheq	r2, [r0], -ip
    2424:	andeq	r1, r0, ip, ror lr
    2428:	andeq	r2, r0, r4, lsr r0
    242c:	andeq	r2, r0, r4, asr r0
    2430:			; <UNDEFINED> instruction: 0x00001ebe
    2434:	andeq	r2, r0, sl
    2438:	andeq	r2, r0, r6, ror #2
    243c:	muleq	r0, lr, r9
    2440:	andeq	r1, r0, lr, lsl sp
    2444:	andeq	r1, r0, r6, lsl #19
    2448:	strdeq	r2, [r0], -ip
    244c:	strdeq	r1, [r0], -r4
    2450:	andeq	r2, r0, r8, ror r0
    2454:	andeq	r1, r0, r4, asr r9
    2458:	ldrdeq	r1, [r0], -r0
    245c:	andeq	r1, r0, r6, lsl #30
    2460:	bleq	3e5a4 <opt_alloc_len@@Base+0x2813c>
    2464:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2468:	strbtmi	fp, [sl], -r2, lsl #24
    246c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2470:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2474:	ldrmi	sl, [sl], #776	; 0x308
    2478:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    247c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2480:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2484:			; <UNDEFINED> instruction: 0xf85a4b06
    2488:	stmdami	r6, {r0, r1, ip, sp}
    248c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2490:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2494:	svc	0x000af7fe
    2498:	andeq	r3, r1, r8, lsl sl
    249c:	strdeq	r0, [r0], -ip
    24a0:	andeq	r0, r0, r8, lsr r1
    24a4:	andeq	r0, r0, r4, asr #2
    24a8:	ldr	r3, [pc, #20]	; 24c4 <ntfs_volume_get_free_space@plt+0x1200>
    24ac:	ldr	r2, [pc, #20]	; 24c8 <ntfs_volume_get_free_space@plt+0x1204>
    24b0:	add	r3, pc, r3
    24b4:	ldr	r2, [r3, r2]
    24b8:	cmp	r2, #0
    24bc:	bxeq	lr
    24c0:	b	1144 <__gmon_start__@plt>
    24c4:	strdeq	r3, [r1], -r8
    24c8:	andeq	r0, r0, r0, lsr r1
    24cc:	blmi	1d44ec <opt_alloc_len@@Base+0x1be084>
    24d0:	bmi	1d36b8 <opt_alloc_len@@Base+0x1bd250>
    24d4:	addmi	r4, r3, #2063597568	; 0x7b000000
    24d8:	andle	r4, r3, sl, ror r4
    24dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    24e0:	ldrmi	fp, [r8, -r3, lsl #2]
    24e4:	svclt	0x00004770
    24e8:	andeq	r3, r1, r4, asr fp
    24ec:	andeq	r3, r1, r0, asr fp
    24f0:	ldrdeq	r3, [r1], -r4
    24f4:	andeq	r0, r0, ip, lsl #2
    24f8:	blmi	254520 <opt_alloc_len@@Base+0x23e0b8>
    24fc:	bmi	2536e4 <opt_alloc_len@@Base+0x23d27c>
    2500:	bne	6536f4 <opt_alloc_len@@Base+0x63d28c>
    2504:	addne	r4, r9, sl, ror r4
    2508:	bicsvc	lr, r1, r1, lsl #22
    250c:	andle	r1, r3, r9, asr #32
    2510:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2514:	ldrmi	fp, [r8, -r3, lsl #2]
    2518:	svclt	0x00004770
    251c:	andeq	r3, r1, r8, lsr #22
    2520:	andeq	r3, r1, r4, lsr #22
    2524:	andeq	r3, r1, r8, lsr #19
    2528:	andeq	r0, r0, ip, asr #2
    252c:	blmi	2af954 <opt_alloc_len@@Base+0x2994ec>
    2530:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2534:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2538:	blmi	270aec <opt_alloc_len@@Base+0x25a684>
    253c:	ldrdlt	r5, [r3, -r3]!
    2540:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2544:			; <UNDEFINED> instruction: 0xf7fe6818
    2548:			; <UNDEFINED> instruction: 0xf7ffed72
    254c:	blmi	1c2450 <opt_alloc_len@@Base+0x1abfe8>
    2550:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2554:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2558:	strdeq	r3, [r1], -r2
    255c:	andeq	r3, r1, r8, ror r9
    2560:	andeq	r0, r0, r4, lsl #2
    2564:			; <UNDEFINED> instruction: 0x00013abe
    2568:	ldrdeq	r3, [r1], -r2
    256c:	svclt	0x0000e7c4
    2570:	mrcmi	13, 0, r4, cr12, cr11, {0}
    2574:	strlt	r4, [lr], #-1149	; 0xfffffb83
    2578:	strlt	r2, [r0, #519]	; 0x207
    257c:	stmibpl	lr!, {r0, r1, r7, ip, sp, pc}
    2580:	blmi	66d59c <opt_alloc_len@@Base+0x657134>
    2584:			; <UNDEFINED> instruction: 0xf8544607
    2588:	tstcs	r1, r4, lsl #22
    258c:	ldmdami	r7, {r1, r2, r4, r5, fp, sp, lr}
    2590:	ldrbtmi	r9, [r8], #-1537	; 0xfffff9ff
    2594:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2598:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    259c:	strtmi	r4, [r3], -r2, asr #12
    25a0:	ldmdavs	r0!, {r0, r8, sp}
    25a4:			; <UNDEFINED> instruction: 0xf7fe9400
    25a8:	ldmdami	r1, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    25ac:	ldmdavs	r3!, {r2, r3, r9, sp}
    25b0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25b4:	stc	7, cr15, [r4, #1016]	; 0x3f8
    25b8:	ldrtmi	fp, [r8], -r7, lsr #2
    25bc:			; <UNDEFINED> instruction: 0xf7fe2100
    25c0:	ldmdblt	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    25c4:			; <UNDEFINED> instruction: 0xf7fe2001
    25c8:	blmi	2bdd28 <opt_alloc_len@@Base+0x2a78c0>
    25cc:	bmi	28a9d8 <opt_alloc_len@@Base+0x274570>
    25d0:	stmiapl	fp!, {r4, r5, fp, sp, lr}^
    25d4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    25d8:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    25dc:	svclt	0x0000e7f2
    25e0:	andeq	r3, r1, r8, lsr r9
    25e4:	andeq	r0, r0, r8, lsl r1
    25e8:	andeq	r0, r0, ip, lsr #2
    25ec:	andeq	r1, r0, lr, lsr #16
    25f0:	andeq	r1, r0, r6, lsl r8
    25f4:	andeq	r0, r0, r4, lsr r1
    25f8:	andeq	r1, r0, r4, lsl #16
    25fc:	andcs	r4, r0, #68, 22	; 0x11000
    2600:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    2604:	addlt	r4, r3, r3, asr #24
    2608:	strbtmi	r4, [r9], -r7, lsl #12
    260c:	ldmdavs	r3!, {r1, r2, r3, r4, r8, fp, ip, lr}
    2610:			; <UNDEFINED> instruction: 0xf7fe9301
    2614:			; <UNDEFINED> instruction: 0xf06fed62
    2618:			; <UNDEFINED> instruction: 0xf04f4300
    261c:	addsmi	r3, r9, #-268435441	; 0xf000000f
    2620:	svclt	0x00084604
    2624:			; <UNDEFINED> instruction: 0x460d4290
    2628:	blls	36698 <opt_alloc_len@@Base+0x20230>
    262c:	ldmdblt	sl!, {r1, r3, r4, fp, ip, sp, lr}
    2630:	strtmi	r9, [r0], -r1, lsl #20
    2634:			; <UNDEFINED> instruction: 0x46296833
    2638:			; <UNDEFINED> instruction: 0xd167429a
    263c:	ldcllt	0, cr11, [r0, #12]!
    2640:	andls	r1, r0, r8, asr ip
    2644:	bcc	11606b4 <opt_alloc_len@@Base+0x114a24c>
    2648:	ldmdale	sp, {r0, r1, r2, r3, r9, fp, sp}
    264c:			; <UNDEFINED> instruction: 0xf002e8df
    2650:	stcne	12, cr1, [r8], #-168	; 0xffffff58
    2654:	stcne	12, cr1, [r6], #-112	; 0xffffff90
    2658:	andscs	r1, ip, #36, 24	; 0x2400
    265c:	tstne	ip, #28, 24	; 0x1c00
    2660:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    2664:	blcs	89c678 <opt_alloc_len@@Base+0x886210>
    2668:	stmdbmi	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    266c:	andcs	r4, r0, sl, lsr r6
    2670:			; <UNDEFINED> instruction: 0xf7ff4479
    2674:	andcs	pc, r3, #500	; 0x1f4
    2678:			; <UNDEFINED> instruction: 0x91001c99
    267c:	stmdbcs	r2, {r0, r3, r4, r6, fp, ip, sp, lr}^
    2680:	stmdbcs	r9!, {r0, r2, r3, r4, r5, ip, lr, pc}^
    2684:	cmnlt	r9, r2, lsr r0
    2688:	ldrtmi	r4, [sl], -r4, lsr #18
    268c:	ldrbtmi	r2, [r9], #-0
    2690:			; <UNDEFINED> instruction: 0xff6ef7ff
    2694:	strb	r2, [pc, r4, lsl #4]!
    2698:	strb	r2, [sp, r1, lsl #4]!
    269c:	strb	r2, [fp, r0, lsl #4]!
    26a0:	strb	r2, [r9, r2, lsl #4]!
    26a4:	strb	r2, [r7, r5, lsl #4]!
    26a8:	ldmdavc	fp, {ip, pc}^
    26ac:	mvnle	r2, r0, lsl #22
    26b0:	cfstrsvs	mvf15, [r0], {79}	; 0x4f
    26b4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    26b8:	rscscc	pc, pc, pc, asr #32
    26bc:	mvnsvc	pc, pc, asr #12
    26c0:	vsubl.s8	q10, d16, d16
    26c4:	bl	1c42b48 <opt_alloc_len@@Base+0x1c2c6e0>
    26c8:	ble	1032e4 <opt_alloc_len@@Base+0xece7c>
    26cc:	adcmi	lr, r0, #53739520	; 0x3340000
    26d0:	movweq	lr, #23409	; 0x5b71
    26d4:	blx	139602 <opt_alloc_len@@Base+0x12319a>
    26d8:	bcc	7f318 <opt_alloc_len@@Base+0x68eb0>
    26dc:	movwcc	pc, #23308	; 0x5b0c	; <UNPREDICTABLE>
    26e0:	strmi	pc, [ip, #-2980]	; 0xfffff45c
    26e4:	cfldrdne	mvd4, [r3], {29}
    26e8:			; <UNDEFINED> instruction: 0xe7a1d1f1
    26ec:	ldrdls	r1, [r0, -r9]
    26f0:	stmdbcs	r2, {r0, r3, r4, r7, fp, ip, sp, lr}^
    26f4:	ldmvc	fp, {r3, r6, r7, r8, ip, lr, pc}^
    26f8:	bicle	r2, r5, r0, lsl #22
    26fc:	ldmvc	fp, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2700:	bicle	r2, r1, r0, lsl #22
    2704:	vst1.32	{d20-d22}, [pc :64], lr
    2708:			; <UNDEFINED> instruction: 0xe7d57c7a
    270c:	stcl	7, cr15, [r0], {254}	; 0xfe
    2710:	andeq	r3, r1, sl, lsr #17
    2714:	andeq	r0, r0, r8, lsl r1
    2718:	andeq	r1, r0, r8, lsl #15
    271c:	andeq	r1, r0, lr, ror r7
    2720:			; <UNDEFINED> instruction: 0x46064c13
    2724:	rsbcs	r4, sl, #19456	; 0x4c00
    2728:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    272c:	addlt	fp, r3, r0, lsl #10
    2730:	smlattcs	r1, r5, r8, r5
    2734:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    2738:	stcl	7, cr15, [r2], {254}	; 0xfe
    273c:	bmi	415380 <opt_alloc_len@@Base+0x3fef18>
    2740:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2744:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    2748:			; <UNDEFINED> instruction: 0xf7fe681b
    274c:	bmi	37dc94 <opt_alloc_len@@Base+0x36782c>
    2750:	tstcs	r1, sp, lsl #22
    2754:	stmiapl	r5!, {r3, r5, fp, sp, lr}
    2758:	bmi	318af0 <opt_alloc_len@@Base+0x302688>
    275c:	stmdavs	r4!, {r0, r1, r3, r5, fp, sp, lr}
    2760:	strls	r4, [r0], #-1146	; 0xfffffb86
    2764:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    2768:			; <UNDEFINED> instruction: 0xf7fe4630
    276c:	svclt	0x0000ed04
    2770:	andeq	r3, r1, r4, lsl #15
    2774:	andeq	r0, r0, ip, lsr #2
    2778:	strdeq	r1, [r0], -r0
    277c:	andeq	r3, r1, r2, asr #17
    2780:	andeq	r1, r0, sl, asr #14
    2784:	andeq	r0, r0, r0, asr #2
    2788:	strdeq	r0, [r0], -r8
    278c:	andeq	r1, r0, r0, asr #18
    2790:	andcs	fp, r7, #251658240	; 0xf000000
    2794:	tstcs	r1, r0, lsl fp
    2798:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    279c:	strlt	r4, [r0, #3344]	; 0xd10
    27a0:	ldmdapl	pc, {r1, r7, ip, sp, pc}	; <UNPREDICTABLE>
    27a4:	stmdami	pc, {r2, sl, fp, sp, pc}	; <UNPREDICTABLE>
    27a8:	blvs	140900 <opt_alloc_len@@Base+0x12a498>
    27ac:	ldrbtmi	r6, [r8], #-2111	; 0xfffff7c1
    27b0:	ldmdbpl	sp, {r0, r8, r9, sl, ip, pc}^
    27b4:			; <UNDEFINED> instruction: 0xf7fe682b
    27b8:	ldrtmi	lr, [r2], -r4, lsl #25
    27bc:	tstcs	r1, r3, lsr #12
    27c0:	strls	r6, [r0], #-2088	; 0xfffff7d8
    27c4:	ldc	7, cr15, [r8], #1016	; 0x3f8
    27c8:	andcs	r6, sl, r9, lsr #16
    27cc:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    27d0:			; <UNDEFINED> instruction: 0xf7ff2001
    27d4:	svclt	0x0000ffa5
    27d8:	andeq	r3, r1, r2, lsl r7
    27dc:	andeq	r0, r0, r8, lsl r1
    27e0:	andeq	r0, r0, ip, lsr #2
    27e4:	andeq	r1, r0, r2, lsl r6
    27e8:	svcmi	0x00f0e92d
    27ec:	ldmib	r1, {r0, r1, r2, r7, ip, sp, pc}^
    27f0:	ldmib	sp, {r8, sl, lr}^
    27f4:			; <UNDEFINED> instruction: 0xf8dd6712
    27f8:	ldmib	sp, {r6, lr, pc}^
    27fc:	adcsmi	r3, r4, #20, 28	; 0x140
    2800:	andeq	lr, r4, #3358720	; 0x334000
    2804:	andeq	lr, r7, r5, ror fp
    2808:	stmib	sp, {r0, r4, r9, fp, ip, pc}^
    280c:	svclt	0x00b84502
    2810:	strvs	lr, [r2, -sp, asr #19]
    2814:	stmdaeq	ip, {r2, r4, r8, r9, fp, sp, lr, pc}
    2818:	stmdbeq	r2, {r0, r2, r6, r8, r9, fp, sp, lr, pc}
    281c:	beq	1bd470 <opt_alloc_len@@Base+0x1a7008>
    2820:	bleq	1fd560 <opt_alloc_len@@Base+0x1e70f8>
    2824:	bl	1e53f6c <opt_alloc_len@@Base+0x1e3db04>
    2828:	ldmib	sp, {r0, r1, r3, r8, r9}^
    282c:	svclt	0x00bc2302
    2830:	strbmi	r4, [r2], fp, asr #13
    2834:	bl	1cd3d84 <opt_alloc_len@@Base+0x1cbd91c>
    2838:	blle	8346c <opt_alloc_len@@Base+0x6d004>
    283c:	pop	{r0, r1, r2, ip, sp, pc}
    2840:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2844:	strmi	r0, [pc], -r4, lsl #12
    2848:	stmdbls	r3, {r1, r8, r9, fp, ip, pc}
    284c:	stmdaeq	r3, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2850:	bl	1adc920 <opt_alloc_len@@Base+0x1ac64b8>
    2854:	ldmib	sp, {r0, r8, fp}^
    2858:	ldmdavs	r3!, {r1, r8, r9, fp, sp, pc}^
    285c:	andeq	lr, r2, #26624	; 0x6800
    2860:	ldrbmi	r6, [r9], -r0, lsl #16
    2864:	movweq	lr, #15169	; 0x3b41
    2868:			; <UNDEFINED> instruction: 0xf8cd1b12
    286c:	bl	18e6884 <opt_alloc_len@@Base+0x18d041c>
    2870:			; <UNDEFINED> instruction: 0xf8cd0305
    2874:			; <UNDEFINED> instruction: 0xf7fe8000
    2878:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    287c:	ldmib	r6, {r1, r2, r3, r4, r6, r7, ip, lr, pc}^
    2880:	ldmib	sp, {r8, ip, sp}^
    2884:	ldmib	r7, {r1, r9, sl, ip, lr}^
    2888:	stmiane	fp!, {sl, sp}^
    288c:	bl	11948c8 <opt_alloc_len@@Base+0x117e460>
    2890:	bne	fe682c9c <opt_alloc_len@@Base+0xfe66c834>
    2894:	tsteq	r4, r1, ror #22
    2898:	strcs	r4, [r0], #-1144	; 0xfffffb88
    289c:	stmib	sp, {r0, r2, r4, r8, ip, pc}^
    28a0:	orrcs	r4, r0, #16
    28a4:	stmdami	r9, {r3, r8, fp, lr}
    28a8:	ldrbtmi	r9, [r9], #-532	; 0xfffffdec
    28ac:	subhi	pc, r8, sp, asr #17
    28b0:	adcsne	pc, r5, #64, 4
    28b4:	subls	pc, ip, sp, asr #17
    28b8:	andlt	r4, r7, r8, ror r4
    28bc:	svcmi	0x00f0e8bd
    28c0:	bllt	fe9c08c0 <opt_alloc_len@@Base+0xfe9aa458>
    28c4:	andeq	r1, r0, r0, lsr #16
    28c8:	strdeq	r1, [r0], -lr
    28cc:	andeq	r1, r0, ip, ror #8
    28d0:	andcs	r4, r6, pc, lsl #18
    28d4:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    28d8:			; <UNDEFINED> instruction: 0xf7feb085
    28dc:			; <UNDEFINED> instruction: 0xb110ec94
    28e0:	andlt	r2, r5, r0
    28e4:			; <UNDEFINED> instruction: 0x4604bd30
    28e8:	andcs	r4, r6, r1, lsl #12
    28ec:			; <UNDEFINED> instruction: 0xf7fe4d09
    28f0:	stmdbmi	r9, {r1, r3, r7, sl, fp, sp, lr, pc}
    28f4:	strls	r4, [r0], #-1149	; 0xfffffb83
    28f8:	addcs	r2, sp, #128, 6
    28fc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2900:	stmdami	r6, {r0, ip, lr}
    2904:			; <UNDEFINED> instruction: 0xf7fe4478
    2908:	andcs	lr, r1, r6, lsl #23
    290c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    2910:	andeq	r1, r0, sl, ror #16
    2914:	strdeq	r1, [r0], -r0
    2918:	andeq	r1, r0, r0, ror #27
    291c:	andeq	r1, r0, r8, lsl #26
    2920:	push	{r5, r8, r9, fp, lr}
    2924:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    2928:	addlt	r4, r2, pc, lsl ip
    292c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    2930:	cmnlt	r9, #67108864	; 0x4000000
    2934:	strmi	r6, [r8], fp, lsl #16
    2938:			; <UNDEFINED> instruction: 0x4669b31b
    293c:	ldrmi	r2, [r7], -r0, lsl #6
    2940:			; <UNDEFINED> instruction: 0xf7fe9300
    2944:	cdpne	12, 0, cr14, cr5, cr4, {4}
    2948:			; <UNDEFINED> instruction: 0x1c6edb13
    294c:			; <UNDEFINED> instruction: 0xf8d842bd
    2950:	b	13c2958 <opt_alloc_len@@Base+0x13ac4f0>
    2954:	blle	144274 <opt_alloc_len@@Base+0x12de0c>
    2958:			; <UNDEFINED> instruction: 0xf7fe4631
    295c:	lsrlt	lr, r0, #23
    2960:	andeq	pc, r0, r8, asr #17
    2964:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
    2968:	bl	fe1c0968 <opt_alloc_len@@Base+0xfe1aa500>
    296c:			; <UNDEFINED> instruction: 0xf7fe9800
    2970:	bls	7d758 <opt_alloc_len@@Base+0x672f0>
    2974:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    2978:			; <UNDEFINED> instruction: 0xd110429a
    297c:	pop	{r1, ip, sp, pc}
    2980:			; <UNDEFINED> instruction: 0xf7fe81f0
    2984:	strmi	lr, [r5], -r4, ror #24
    2988:			; <UNDEFINED> instruction: 0xf04fe7f3
    298c:			; <UNDEFINED> instruction: 0xe7ed35ff
    2990:	stc	7, cr15, [lr], {254}	; 0xfe
    2994:	ldrbcc	pc, [pc, #79]!	; 29eb <ntfs_volume_get_free_space@plt+0x1727>	; <UNPREDICTABLE>
    2998:	andvs	r2, r3, r6, lsl r3
    299c:			; <UNDEFINED> instruction: 0xf7fee7e9
    29a0:	svclt	0x0000eb78
    29a4:	andeq	r3, r1, r6, lsl #11
    29a8:	andeq	r0, r0, r8, lsl r1
    29ac:	bmi	16d571c <opt_alloc_len@@Base+0x16bf2b4>
    29b0:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    29b4:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    29b8:			; <UNDEFINED> instruction: 0x2600589d
    29bc:	strls	r4, [r5], -r4, lsl #12
    29c0:			; <UNDEFINED> instruction: 0x9321682b
    29c4:	suble	r2, r1, r0, lsl #16
    29c8:	bge	19420c <opt_alloc_len@@Base+0x17dda4>
    29cc:	andcs	r4, r3, r1, lsl #12
    29d0:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    29d4:	eorle	r3, r3, r1
    29d8:	strtmi	sl, [r0], -r5, lsl #18
    29dc:	bl	1ac09dc <opt_alloc_len@@Base+0x1aaa574>
    29e0:	cmple	r8, r0, lsl #16
    29e4:	ldrbeq	r9, [fp, r5, lsl #22]
    29e8:	strcs	fp, [r1], #-3928	; 0xfffff0a8
    29ec:	svccs	0x0000d510
    29f0:	stmdbmi	fp, {r2, r5, r6, ip, lr, pc}^
    29f4:	mcrrmi	3, 4, r2, fp, cr0
    29f8:	ldrbtmi	r2, [r9], #-760	; 0xfffffd08
    29fc:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    2a00:			; <UNDEFINED> instruction: 0xf1010400
    2a04:	stmdbmi	r8, {r2, r4}^
    2a08:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    2a0c:	bl	c0a0c <opt_alloc_len@@Base+0xaa5a4>
    2a10:	strtmi	r9, [r0], -r1, lsr #20
    2a14:	addsmi	r6, sl, #2818048	; 0x2b0000
    2a18:	eorlt	sp, r3, ip, ror r1
    2a1c:	mvnshi	lr, #12386304	; 0xbd0000
    2a20:	bl	ff1c0a20 <opt_alloc_len@@Base+0xff1aa5b8>
    2a24:	blcs	9ca38 <opt_alloc_len@@Base+0x865d0>
    2a28:	stmdbmi	r0, {r0, r2, r4, ip, lr, pc}^
    2a2c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2a30:	rsccs	r4, r2, #4128768	; 0x3f0000
    2a34:	tstls	r1, r9, ror r4
    2a38:	ldrbtmi	r4, [r8], #-2366	; 0xfffff6c2
    2a3c:	andscc	r9, r4, r2, lsl #8
    2a40:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    2a44:	b	ff9c0a44 <opt_alloc_len@@Base+0xff9aa5dc>
    2a48:			; <UNDEFINED> instruction: 0xe7e14634
    2a4c:	bl	fec40a4c <opt_alloc_len@@Base+0xfec2a5e4>
    2a50:	andvs	r2, r3, r6, lsl r3
    2a54:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2a58:	ldmdami	r8!, {r7, r8, r9, sp}
    2a5c:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
    2a60:	ldmdbmi	r7!, {r0, r8, ip, pc}
    2a64:	strls	r4, [r2], #-1144	; 0xfffffb88
    2a68:			; <UNDEFINED> instruction: 0x96003014
    2a6c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a70:			; <UNDEFINED> instruction: 0x4634ead2
    2a74:			; <UNDEFINED> instruction: 0xf8dfe7cc
    2a78:	vst4.<illegal width 64>	{d24-d27}, [pc], ip
    2a7c:			; <UNDEFINED> instruction: 0xf8df7380
    2a80:	rsccs	r9, r9, #200	; 0xc8
    2a84:			; <UNDEFINED> instruction: 0xf8df44f8
    2a88:	ldrbtmi	ip, [r9], #196	; 0xc4
    2a8c:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    2a90:	strls	r4, [r2], #-1276	; 0xfffffb04
    2a94:	strbmi	r9, [r0], -r0, lsl #12
    2a98:			; <UNDEFINED> instruction: 0xf8cd4649
    2a9c:			; <UNDEFINED> instruction: 0xf7fec004
    2aa0:	cmplt	pc, #761856	; 0xba000
    2aa4:	strbmi	r4, [r9], -sl, lsr #24
    2aa8:	strbmi	r9, [r0], -r0, lsl #12
    2aac:	movtcs	r4, #1148	; 0x47c
    2ab0:	rsccs	r9, pc, #16777216	; 0x1000000
    2ab4:	b	febc0ab4 <opt_alloc_len@@Base+0xfebaa64c>
    2ab8:	str	r2, [r9, r1, lsl #8]!
    2abc:	orrcs	r4, r0, #9472	; 0x2500
    2ac0:	rscscs	r4, r2, #592	; 0x250
    2ac4:			; <UNDEFINED> instruction: 0xf8df447c
    2ac8:	ldrcc	lr, [r4], #-148	; 0xffffff6c
    2acc:			; <UNDEFINED> instruction: 0xf8df447e
    2ad0:	ldrbtmi	ip, [lr], #144	; 0x90
    2ad4:	ldrtmi	r4, [r1], -r0, lsr #12
    2ad8:			; <UNDEFINED> instruction: 0x970044fc
    2adc:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    2ae0:	b	fe640ae0 <opt_alloc_len@@Base+0xfe62a678>
    2ae4:			; <UNDEFINED> instruction: 0x46204a1f
    2ae8:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    2aec:	andls	r9, r1, #0, 14
    2af0:	rscscs	r2, r5, #128, 6
    2af4:			; <UNDEFINED> instruction: 0xf7fe463c
    2af8:	str	lr, [r9, lr, lsl #21]
    2afc:			; <UNDEFINED> instruction: 0x46494c1a
    2b00:	strbmi	r9, [r0], -r0, lsl #14
    2b04:	orrcs	r4, r0, #124, 8	; 0x7c000000
    2b08:	rsccs	r9, ip, #16777216	; 0x1000000
    2b0c:	b	fe0c0b0c <opt_alloc_len@@Base+0xfe0aa6a4>
    2b10:			; <UNDEFINED> instruction: 0xe77d463c
    2b14:	b	fef40b14 <opt_alloc_len@@Base+0xfef2a6ac>
    2b18:	strdeq	r3, [r1], -ip
    2b1c:	andeq	r0, r0, r8, lsl r1
    2b20:	andeq	r1, r0, r2, lsl ip
    2b24:	andeq	r1, r0, r4, lsl #27
    2b28:	ldrdeq	r1, [r0], -r2
    2b2c:	strdeq	r1, [r0], -ip
    2b30:	ldrdeq	r1, [r0], -r2
    2b34:	muleq	r0, sl, ip
    2b38:			; <UNDEFINED> instruction: 0x00001cb2
    2b3c:	andeq	r1, r0, r8, lsr #23
    2b40:	andeq	r1, r0, r0, ror ip
    2b44:	andeq	r1, r0, r8, lsl #23
    2b48:	andeq	r1, r0, r2, asr ip
    2b4c:	andeq	r1, r0, r8, lsr #16
    2b50:	ldrdeq	r1, [r0], -r4
    2b54:	andeq	r1, r0, r8, asr #22
    2b58:	andeq	r1, r0, r0, lsl ip
    2b5c:	andeq	r1, r0, r6, asr #25
    2b60:	andeq	r1, r0, r8, ror ip
    2b64:	andeq	r1, r0, r6, lsl #27
    2b68:	andeq	r1, r0, r0, asr ip
    2b6c:	mvnsmi	lr, sp, lsr #18
    2b70:	addlt	r4, r4, r6, lsl #12
    2b74:			; <UNDEFINED> instruction: 0xf001b348
    2b78:	strmi	r5, [ip], -r0, lsl #11
    2b7c:			; <UNDEFINED> instruction: 0xf7ff4629
    2b80:	mvnlt	pc, r5, lsl pc	; <UNPREDICTABLE>
    2b84:	ldrtmi	r4, [r0], -r1, lsr #12
    2b88:	bl	10c0b88 <opt_alloc_len@@Base+0x10aa720>
    2b8c:	stmdacs	r0, {r2, r9, sl, lr}
    2b90:	bhi	10f6c84 <opt_alloc_len@@Base+0x10e081c>
    2b94:	strle	r0, [pc, #-2011]	; 23c1 <ntfs_volume_get_free_space@plt+0x10fd>
    2b98:	ldmdbmi	r9, {r0, r2, r8, r9, ip, sp, pc}^
    2b9c:	ldmdami	r9, {r9, sp}^
    2ba0:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2ba4:	ldmdbmi	r8, {r0, r8, ip, pc}^
    2ba8:	andls	r4, r0, #120, 8	; 0x78000000
    2bac:	vhadd.s8	d19, d0, d24
    2bb0:	ldrbtmi	r1, [r9], #-569	; 0xfffffdc7
    2bb4:	b	bc0bb4 <opt_alloc_len@@Base+0xbaa74c>
    2bb8:	andlt	r4, r4, r0, lsr #12
    2bbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2bc0:	strtmi	r2, [r0], -r0, lsl #8
    2bc4:	pop	{r2, ip, sp, pc}
    2bc8:			; <UNDEFINED> instruction: 0xf7fe81f0
    2bcc:			; <UNDEFINED> instruction: 0x4634eaf2
    2bd0:	andvs	r2, r3, r6, lsl r3
    2bd4:	andlt	r4, r4, r0, lsr #12
    2bd8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2bdc:	orrcs	r4, r0, #1228800	; 0x12c000
    2be0:	vst2.16	{d20-d21}, [pc], fp
    2be4:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    2be8:	tstls	r1, sl, asr #28
    2bec:	stmdbmi	sl, {r3, r4, r5, r6, sl, lr}^
    2bf0:	strls	r4, [r0, #-1150]	; 0xfffffb82
    2bf4:	strls	r3, [r2], -r8, lsr #32
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4479
    2bfc:	strtmi	lr, [r9], -ip, lsl #20
    2c00:	strtmi	r4, [ip], -r0, lsr #12
    2c04:	b	340c04 <opt_alloc_len@@Base+0x32a79c>
    2c08:	stclmi	7, cr14, [r4, #-856]	; 0xfffffca8
    2c0c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2c10:	ldrdhi	pc, [ip, -pc]
    2c14:	addvc	pc, pc, #1325400064	; 0x4f000000
    2c18:	svcmi	0x0042447d
    2c1c:	strcc	r4, [r8, #-1272]!	; 0xfffffb08
    2c20:	ldrbtmi	r9, [pc], #-0	; 2c28 <ntfs_volume_get_free_space@plt+0x1964>
    2c24:	strls	r4, [r2], -r1, asr #12
    2c28:	strls	r4, [r1, -r8, lsr #12]
    2c2c:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c30:	b	fefc0c30 <opt_alloc_len@@Base+0xfefaa7c8>
    2c34:	blcs	59cc48 <opt_alloc_len@@Base+0x5867e0>
    2c38:	blcs	176ca0 <opt_alloc_len@@Base+0x160838>
    2c3c:	blcs	76cd0 <opt_alloc_len@@Base+0x60868>
    2c40:	blcs	17f6d08 <opt_alloc_len@@Base+0x17e08a0>
    2c44:	blcs	436d40 <opt_alloc_len@@Base+0x4208d8>
    2c48:	blcs	1b6d78 <opt_alloc_len@@Base+0x1a0910>
    2c4c:	bmi	db7334 <opt_alloc_len@@Base+0xda0ecc>
    2c50:	cfmsuba32mi	mvax2, mvax4, mvfx6, mvfx1
    2c54:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2c58:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2c5c:	orrcs	r9, r0, #536870912	; 0x20000000
    2c60:	addsvc	pc, r5, #1325400064	; 0x4f000000
    2c64:			; <UNDEFINED> instruction: 0xf7fe9601
    2c68:	sbfx	lr, r6, #19, #6
    2c6c:			; <UNDEFINED> instruction: 0x46414a30
    2c70:	strtmi	r9, [r8], -r2, lsl #12
    2c74:	strls	r4, [r0], #-1146	; 0xfffffb86
    2c78:	orrcs	r9, r0, #268435456	; 0x10000000
    2c7c:	addsvc	pc, r0, #1325400064	; 0x4f000000
    2c80:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c84:	bmi	afcaec <opt_alloc_len@@Base+0xae6684>
    2c88:	cfmadda32mi	mvax2, mvax4, mvfx11, mvfx1
    2c8c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2c90:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2c94:	orrcs	r9, r0, #536870912	; 0x20000000
    2c98:	addsvc	pc, r1, #1325400064	; 0x4f000000
    2c9c:			; <UNDEFINED> instruction: 0xf7fe9601
    2ca0:			; <UNDEFINED> instruction: 0xe789e9ba
    2ca4:	strbmi	r4, [r1], -r5, lsr #20
    2ca8:	strtmi	r4, [r8], -r5, lsr #28
    2cac:	strls	r4, [r0], #-1146	; 0xfffffb86
    2cb0:	andls	r4, r2, #2113929216	; 0x7e000000
    2cb4:	vst2.32	{d18-d21}, [pc], r0
    2cb8:			; <UNDEFINED> instruction: 0x96017292
    2cbc:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cc0:	bmi	83cab0 <opt_alloc_len@@Base+0x826648>
    2cc4:	cfmadda32mi	mvax2, mvax4, mvfx0, mvfx1
    2cc8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2ccc:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2cd0:	orrcs	r9, r0, #536870912	; 0x20000000
    2cd4:	addsvc	pc, r3, #1325400064	; 0x4f000000
    2cd8:			; <UNDEFINED> instruction: 0xf7fe9601
    2cdc:			; <UNDEFINED> instruction: 0xe76be99c
    2ce0:			; <UNDEFINED> instruction: 0x46414a1a
    2ce4:			; <UNDEFINED> instruction: 0x46284e1a
    2ce8:	strls	r4, [r0], #-1146	; 0xfffffb86
    2cec:	andls	r4, r2, #2113929216	; 0x7e000000
    2cf0:	vst2.32	{d18-d21}, [pc], r0
    2cf4:			; <UNDEFINED> instruction: 0x96017294
    2cf8:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cfc:	svclt	0x0000e75c
    2d00:	andeq	r2, r0, r2, asr #7
    2d04:	andeq	r1, r0, r4, ror #20
    2d08:	andeq	r1, r0, sl, lsr #22
    2d0c:	andeq	r1, r0, sl, ror #22
    2d10:	andeq	r1, r0, r0, lsr #20
    2d14:	ldrdeq	r2, [r0], -r4
    2d18:	andeq	r1, r0, r4, ror #21
    2d1c:	strdeq	r1, [r0], -r4
    2d20:	andeq	r1, r0, r0, asr #21
    2d24:			; <UNDEFINED> instruction: 0x00001cba
    2d28:	muleq	r0, sl, r0
    2d2c:	strdeq	r1, [r0], -r6
    2d30:	andeq	r1, r0, r0, lsl #25
    2d34:	andeq	r1, r0, sl, lsl sp
    2d38:			; <UNDEFINED> instruction: 0x00001abe
    2d3c:	andeq	r1, r0, r8, lsr #27
    2d40:	andeq	r1, r0, r0, lsr #21
    2d44:	andeq	r1, r0, r2, lsl #28
    2d48:	andeq	r1, r0, r2, lsl #21
    2d4c:			; <UNDEFINED> instruction: 0x00001ab0
    2d50:	andeq	r1, r0, r4, ror #20
    2d54:	ldrbmi	lr, [r0, sp, lsr #18]!
    2d58:			; <UNDEFINED> instruction: 0xf381fab1
    2d5c:			; <UNDEFINED> instruction: 0x46914d79
    2d60:	ldmdbeq	fp, {r0, r3, r4, r5, r6, r9, sl, fp, lr}^
    2d64:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    2d68:	sadd16mi	fp, sl, r4
    2d6c:	addlt	r2, r6, r1, lsl #4
    2d70:	stmibpl	sp!, {sl, sp}
    2d74:	stmdavs	fp!, {r2, sl, ip, pc}
    2d78:	cmnlt	r2, r5, lsl #6
    2d7c:	b	640d7c <opt_alloc_len@@Base+0x62a914>
    2d80:	andvs	r2, r3, r6, lsl r3
    2d84:	strtmi	r9, [r0], -r5, lsl #20
    2d88:	addsmi	r6, sl, #2818048	; 0x2b0000
    2d8c:	sbcshi	pc, r7, r0, asr #32
    2d90:	pop	{r1, r2, ip, sp, pc}
    2d94:			; <UNDEFINED> instruction: 0x468887f0
    2d98:	strmi	sl, [r2], r4, lsl #18
    2d9c:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da0:	strmi	r2, [r6], -r0, lsl #16
    2da4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2da8:	blle	16d45ec <opt_alloc_len@@Base+0x16be184>
    2dac:	b	40dac <opt_alloc_len@@Base+0x2a944>
    2db0:	blcs	89cdc4 <opt_alloc_len@@Base+0x88695c>
    2db4:	stcls	0, cr13, [r4], {86}	; 0x56
    2db8:			; <UNDEFINED> instruction: 0xf0002c00
    2dbc:	stmdavc	r3!, {r1, r3, r4, r7, pc}
    2dc0:	svceq	0x0000f1b9
    2dc4:	blcs	1376ee4 <opt_alloc_len@@Base+0x1360a7c>
    2dc8:	ldmdble	r6!, {r0, r1, r3, r4, ip, lr, pc}^
    2dcc:	eorle	r2, ip, fp, ror #22
    2dd0:	blcs	1538f40 <opt_alloc_len@@Base+0x1522ad8>
    2dd4:	blcs	19f6f4c <opt_alloc_len@@Base+0x19e0ae4>
    2dd8:	cmneq	sl, r6, ror r1
    2ddc:	blne	fe6c33b0 <opt_alloc_len@@Base+0xfe6acf48>
    2de0:	sbcsvs	lr, r6, #270336	; 0x42000
    2de4:	andeq	lr, r7, #100352	; 0x18800
    2de8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2dec:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2df0:	bl	11c9464 <opt_alloc_len@@Base+0x11b2ffc>
    2df4:	sbcseq	r0, r9, r2, lsl #4
    2df8:	b	1083148 <opt_alloc_len@@Base+0x106cce0>
    2dfc:			; <UNDEFINED> instruction: 0x460e7253
    2e00:	cmneq	sl, r7, lsl r6
    2e04:	blne	fe6c33d8 <opt_alloc_len@@Base+0xfe6acf70>
    2e08:	sbcsvs	lr, r6, #270336	; 0x42000
    2e0c:	andeq	lr, r7, #100352	; 0x18800
    2e10:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2e14:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2e18:	bl	11c948c <opt_alloc_len@@Base+0x11b3024>
    2e1c:	sbcseq	r0, r9, r2, lsl #4
    2e20:	b	1083170 <opt_alloc_len@@Base+0x106cd08>
    2e24:			; <UNDEFINED> instruction: 0x460e7253
    2e28:	cmneq	sl, r7, lsl r6
    2e2c:	blne	fe6c3400 <opt_alloc_len@@Base+0xfe6acf98>
    2e30:	sbcsvs	lr, r6, #270336	; 0x42000
    2e34:	andeq	lr, r7, #100352	; 0x18800
    2e38:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2e3c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2e40:	bl	11c94b4 <opt_alloc_len@@Base+0x11b304c>
    2e44:	sbcseq	r0, r9, r2, lsl #4
    2e48:	b	1083198 <opt_alloc_len@@Base+0x106cd30>
    2e4c:			; <UNDEFINED> instruction: 0x460e7253
    2e50:	and	r4, r3, r7, lsl r6
    2e54:	svclt	0x00182b2d
    2e58:	cmple	r9, r0, lsl #22
    2e5c:	stmib	r8, {r0, sl, sp}^
    2e60:	str	r6, [pc, r0, lsl #14]
    2e64:	strcs	r4, [r0], #-2361	; 0xfffff6c7
    2e68:	orrcs	r4, r0, #3735552	; 0x390000
    2e6c:	tstls	r1, r9, ror r4
    2e70:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    2e74:	andge	pc, r8, sp, asr #17
    2e78:	rsbne	pc, r3, #64, 4
    2e7c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    2e80:			; <UNDEFINED> instruction: 0xf7fe303c
    2e84:	ldrb	lr, [sp, -r8, asr #17]!
    2e88:	adcsle	r2, sl, sp, ror #22
    2e8c:	tstle	fp, r4, ror fp
    2e90:	cmneq	r3, sl, ror r1
    2e94:	b	1089d08 <opt_alloc_len@@Base+0x10738a0>
    2e98:	bl	189b9f8 <opt_alloc_len@@Base+0x1885590>
    2e9c:	ldmne	fp, {r0, r1, r2, r9}^
    2ea0:	ldmne	fp, {r1, r4, r6, r8, lr}^
    2ea4:	ldmibne	fp, {r1, r4, r6, r8, lr}
    2ea8:	andeq	lr, r2, #72704	; 0x11c00
    2eac:	ldrsbeq	r0, [r2], #9
    2eb0:	subsvc	lr, r3, #270336	; 0x42000
    2eb4:	ldrmi	r4, [r7], -lr, lsl #12
    2eb8:	blcs	b7ccfc <opt_alloc_len@@Base+0xb66894>
    2ebc:	ldmdble	r5, {r1, r2, r3, r6, r7, ip, lr, pc}
    2ec0:	addle	r2, sl, r7, asr #22
    2ec4:	adcsle	r2, r0, fp, asr #22
    2ec8:	strcs	r4, [r0], -r3, lsr #18
    2ecc:	orrcs	r4, r0, #2293760	; 0x230000
    2ed0:	tstls	r1, r9, ror r4
    2ed4:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
    2ed8:	vshl.s8	d25, d2, d0
    2edc:	eorscc	r1, ip, r5, ror r2
    2ee0:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    2ee4:			; <UNDEFINED> instruction: 0xf7fe4634
    2ee8:			; <UNDEFINED> instruction: 0xe74be896
    2eec:	adcsle	r2, r5, r0, lsl #22
    2ef0:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2ef4:	ldmdami	ip, {r7, r8, r9, sp}
    2ef8:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    2efc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2f00:	ldmdbmi	sl, {r8, lr}
    2f04:	eorscc	r4, ip, r8, ror r4
    2f08:			; <UNDEFINED> instruction: 0xf7fe4479
    2f0c:	ldr	lr, [r9, -r4, lsl #17]!
    2f10:	bl	fe915374 <opt_alloc_len@@Base+0xfe8fef0c>
    2f14:	ldmdami	r7, {r1, r3, sl}
    2f18:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    2f1c:	ldmdbmi	r6, {r0, r8, ip, pc}
    2f20:	strls	r4, [r2], #-1144	; 0xfffffb88
    2f24:			; <UNDEFINED> instruction: 0xf8cd2380
    2f28:	eorscc	sl, ip, ip
    2f2c:	andls	pc, r0, sp, asr #17
    2f30:	adcsvc	pc, sp, #1325400064	; 0x4f000000
    2f34:			; <UNDEFINED> instruction: 0x464c4479
    2f38:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f3c:			; <UNDEFINED> instruction: 0xf7fee722
    2f40:	svclt	0x0000e8a8
    2f44:	andeq	r3, r1, r8, asr #2
    2f48:	andeq	r0, r0, r8, lsl r1
    2f4c:	andeq	r2, r0, r0, asr #2
    2f50:	muleq	r0, sl, r7
    2f54:	andeq	r1, r0, lr, asr r8
    2f58:	andeq	r2, r0, r4, lsr #2
    2f5c:	andeq	r1, r0, r6, lsr r7
    2f60:	strdeq	r1, [r0], -sl
    2f64:	andeq	r2, r0, r4, asr #1
    2f68:	andeq	r1, r0, r8, lsl #14
    2f6c:	ldrdeq	r1, [r0], -r4
    2f70:	andeq	r2, r0, sl, lsl #2
    2f74:	andeq	r1, r0, ip, ror #13
    2f78:	andeq	r1, r0, r8, lsr #15
    2f7c:	mvnsmi	lr, #737280	; 0xb4000
    2f80:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2f84:	ldrmi	r4, [r8], r9, lsr #26
    2f88:	stmdbeq	r4!, {r0, r3, r5, r9, sl, fp, lr}^
    2f8c:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    2f90:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2f94:	stmdacs	r0, {r0, r1, r2, r7, ip, sp, pc}
    2f98:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2f9c:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, fp, ip, lr}
    2fa0:	bllt	1927bbc <opt_alloc_len@@Base+0x1911754>
    2fa4:	smlawbcs	sp, r9, r6, r4
    2fa8:	ldrmi	r4, [r7], -r6, lsl #12
    2fac:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fb0:	strmi	r4, [r4], -r6, lsl #5
    2fb4:	ldrtmi	sp, [r0], -fp
    2fb8:	strbtmi	r4, [r9], -r2, asr #12
    2fbc:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2fc0:	stmdblt	r4, {r3, r4, r8, r9, ip, sp, pc}^
    2fc4:	andne	lr, r0, #3620864	; 0x374000
    2fc8:	ldrmi	r4, [r0], -ip, lsl #12
    2fcc:	andcs	lr, r0, #10
    2fd0:	stmib	sp, {r8, r9, sp}^
    2fd4:	stmdavc	r3!, {r8, r9, sp}^
    2fd8:	stmdbls	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    2fdc:	strmi	pc, [r0], #-111	; 0xffffff91
    2fe0:	andcs	r9, r0, r1, lsl #20
    2fe4:	stmib	r9, {r0, r8, r9, sp}^
    2fe8:	stmib	r7, {r9, ip}^
    2fec:	bls	152ff4 <opt_alloc_len@@Base+0x13cb8c>
    2ff0:	stmdavs	fp!, {r3, r4, r9, sl, lr}
    2ff4:			; <UNDEFINED> instruction: 0xd116429a
    2ff8:	pop	{r0, r1, r2, ip, sp, pc}
    2ffc:			; <UNDEFINED> instruction: 0xf7fe83f0
    3000:	andscs	lr, r6, #216, 16	; 0xd80000
    3004:	andvs	r2, r2, r0, lsl #6
    3008:	movwcs	lr, #2033	; 0x7f1
    300c:	strbmi	lr, [r2], -pc, ror #15
    3010:	stmdbge	r2, {r5, r6, sl, fp, ip}
    3014:	mrc2	7, 4, pc, cr14, cr15, {7}
    3018:	rscsle	r2, r6, r0, lsl #16
    301c:	andne	lr, r0, #3620864	; 0x374000
    3020:	ldrdmi	lr, [r2], -sp
    3024:			; <UNDEFINED> instruction: 0xf7fee7de
    3028:	svclt	0x0000e834
    302c:	andeq	r2, r1, r0, lsr #30
    3030:	andeq	r0, r0, r8, lsl r1
    3034:			; <UNDEFINED> instruction: 0x460cb5f0
    3038:	orrlt	fp, r9, r7, lsl #1
    303c:	strcs	r2, [r0], -r0, lsl #10
    3040:	smlabtpl	r3, sp, r9, lr
    3044:	strtmi	r2, [fp], -r0, lsl #14
    3048:	strtmi	r9, [sl], -r2, lsl #10
    304c:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    3050:			; <UNDEFINED> instruction: 0xf7fe6700
    3054:	ldmdblt	r0, {r1, r8, fp, sp, lr, pc}^
    3058:	strtmi	r6, [r0], -r4, ror #16
    305c:	ldcllt	0, cr11, [r0, #28]!
    3060:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3064:	andvs	r2, r3, r6, lsl r3
    3068:	andlt	r4, r7, r0, lsr #12
    306c:			; <UNDEFINED> instruction: 0x462cbdf0
    3070:	andlt	r4, r7, r0, lsr #12
    3074:	svclt	0x0000bdf0
    3078:	addlt	fp, r2, r0, ror r5
    307c:	strmi	fp, [r6], -r1, lsl #3
    3080:			; <UNDEFINED> instruction: 0xf7fe2000
    3084:			; <UNDEFINED> instruction: 0x4604e8f6
    3088:			; <UNDEFINED> instruction: 0x4630b190
    308c:			; <UNDEFINED> instruction: 0xf7ff4621
    3090:			; <UNDEFINED> instruction: 0x4605ffd1
    3094:			; <UNDEFINED> instruction: 0xf7fe4620
    3098:	strtmi	lr, [r8], -r0, lsl #17
    309c:	ldcllt	0, cr11, [r0, #-8]!
    30a0:			; <UNDEFINED> instruction: 0xf7fe460d
    30a4:	tstcs	r6, #8781824	; 0x860000
    30a8:	strtmi	r6, [r8], -r3
    30ac:	ldcllt	0, cr11, [r0, #-8]!
    30b0:	orrcs	r4, r0, #114688	; 0x1c000
    30b4:	vadd.i8	d20, d0, d7
    30b8:	ldrbtmi	r1, [r9], #-753	; 0xfffffd0f
    30bc:	stmdbmi	r6, {r0, r8, ip, pc}
    30c0:	strls	r4, [r0], #-1144	; 0xfffffb88
    30c4:	ldrbtmi	r3, [r9], #-80	; 0xffffffb0
    30c8:			; <UNDEFINED> instruction: 0xf7fd4625
    30cc:	strb	lr, [r4, r4, lsr #31]!
    30d0:	andeq	r1, r0, r2, lsl #31
    30d4:	andeq	r1, r0, ip, asr #10
    30d8:	andeq	r1, r0, r6, lsl r6
    30dc:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
    30e0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    30e4:	umlallt	r4, r7, r4, ip
    30e8:	blx	fec67928 <opt_alloc_len@@Base+0xfec514c0>
    30ec:	smlabbls	sp, r1, r2, pc	; <UNPREDICTABLE>
    30f0:	ldmdbeq	r2, {r0, r1, r3, r4, r8, fp, ip, lr}^
    30f4:	svclt	0x00142800
    30f8:	strcs	r4, [r1], #-1556	; 0xfffff9ec
    30fc:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    3100:	cmnlt	r4, r5, lsr #6
    3104:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3108:	tstcs	r6, #0, 8
    310c:	blls	31b120 <opt_alloc_len@@Base+0x304cb8>
    3110:	bls	954998 <opt_alloc_len@@Base+0x93e530>
    3114:	addsmi	r6, sl, #1769472	; 0x1b0000
    3118:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    311c:	pop	{r0, r1, r2, r5, ip, sp, pc}
    3120:			; <UNDEFINED> instruction: 0x46838ff0
    3124:	blge	41d42c <opt_alloc_len@@Base+0x406fc4>
    3128:	subscs	r4, r4, #132, 26	; 0x2100
    312c:	andls	r4, fp, r1, lsr #12
    3130:			; <UNDEFINED> instruction: 0x461e4618
    3134:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
    3138:			; <UNDEFINED> instruction: 0xf7fe9505
    313c:	blmi	fe03d274 <opt_alloc_len@@Base+0xfe026e0c>
    3140:	strtmi	r4, [r2], r0, lsl #21
    3144:			; <UNDEFINED> instruction: 0xf04f447b
    3148:	ldrbtmi	r0, [sl], #-2309	; 0xfffff6fb
    314c:	andls	r9, r7, #167772160	; 0xa000000
    3150:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
    3154:	tstcs	r0, r6, lsl #4
    3158:			; <UNDEFINED> instruction: 0xf7fe4658
    315c:	strmi	lr, [r0], sl, lsl #17
    3160:			; <UNDEFINED> instruction: 0xf0002800
    3164:			; <UNDEFINED> instruction: 0x270480d4
    3168:	stmdbls	r4, {r2, ip, pc}
    316c:			; <UNDEFINED> instruction: 0xf7ff2030
    3170:	movwlt	pc, #3937	; 0xf61	; <UNPREDICTABLE>
    3174:	strmi	r8, [r4], #-2692	; 0xfffff57c
    3178:	umaalpl	pc, r1, r4, r8	; <UNPREDICTABLE>
    317c:	lfmle	f4, 2, [r4], #756	; 0x2f4
    3180:			; <UNDEFINED> instruction: 0xf8d46830
    3184:			; <UNDEFINED> instruction: 0xf8d49000
    3188:	tstlt	r8, r4
    318c:	svc	0x0068f7fd
    3190:	eorsvs	r2, r3, r0, lsl #6
    3194:	ldrtmi	r2, [r2], -r0, lsl #6
    3198:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
    319c:	subeq	pc, r2, r4, lsl #2
    31a0:	svc	0x00acf7fd
    31a4:	blle	ecd1ac <opt_alloc_len@@Base+0xeb6d44>
    31a8:	stmdbls	r4, {r0, r1, r2, r3, r5, r9, sl, lr}
    31ac:			; <UNDEFINED> instruction: 0xf7ff2030
    31b0:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    31b4:			; <UNDEFINED> instruction: 0xf8ddd1de
    31b8:			; <UNDEFINED> instruction: 0x46408010
    31bc:	svc	0x00ecf7fd
    31c0:	tstlt	r3, sl, lsl #22
    31c4:			; <UNDEFINED> instruction: 0xf7fe4658
    31c8:	blx	7fd230 <opt_alloc_len@@Base+0x7e6dc8>
    31cc:			; <UNDEFINED> instruction: 0xf8cdf38a
    31d0:	movwls	r9, #36896	; 0x9020
    31d4:	strcc	lr, [r8], #-2525	; 0xfffff623
    31d8:	svclt	0x00082c00
    31dc:	subsle	r2, r5, r5, lsl #22
    31e0:	ldrbmi	r4, [r3], -sl, asr #12
    31e4:			; <UNDEFINED> instruction: 0xf7fe980b
    31e8:	strmi	lr, [r3], sl, asr #16
    31ec:	eorsle	r2, fp, r0, lsl #16
    31f0:	strcc	r9, [r4], -sl, lsl #22
    31f4:	movwls	r3, #41729	; 0xa301
    31f8:			; <UNDEFINED> instruction: 0xd1ac2b14
    31fc:	strcs	r4, [r0], #-2386	; 0xfffff6ae
    3200:	orrcs	r9, r0, #40960	; 0xa000
    3204:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    3208:	ldmdbmi	r1, {r0, r8, ip, pc}^
    320c:	andls	r4, r2, #120, 8	; 0x78000000
    3210:	vhadd.s8	<illegal reg q9.5>, q0, q12
    3214:	strls	r2, [r0], #-609	; 0xfffffd9f
    3218:			; <UNDEFINED> instruction: 0xf7fd4479
    321c:			; <UNDEFINED> instruction: 0xe776eefc
    3220:	andcs	r9, r0, #7168	; 0x1c00
    3224:	ldrdne	lr, [r5], -sp
    3228:	vst1.8	{d25-d28}, [pc], r0
    322c:	movwls	r7, #4624	; 0x1210
    3230:			; <UNDEFINED> instruction: 0xf7fd2380
    3234:			; <UNDEFINED> instruction: 0x201eeef0
    3238:	svc	0x000af7fd
    323c:	stmdacs	r0, {r2, r9, sl, lr}
    3240:	svcge	0x0065f43f
    3244:	stmdavc	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3248:	mvnscc	pc, #79	; 0x4f
    324c:	ldrdgt	pc, [r4, -pc]
    3250:	tstcs	lr, r1, lsl #4
    3254:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    3258:			; <UNDEFINED> instruction: 0xf8cd7802
    325c:	strtmi	ip, [pc], -r0
    3260:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3264:			; <UNDEFINED> instruction: 0xe7a06034
    3268:	orrcs	r4, r0, #966656	; 0xec000
    326c:	strmi	lr, [r8, #-2525]	; 0xfffff623
    3270:	subscs	pc, sl, #64, 4
    3274:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
    3278:	smlabtlt	r0, sp, r9, lr
    327c:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    3280:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3284:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
    3288:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    328c:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    3290:	strcs	sl, [r0, -r4, lsr #28]
    3294:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3298:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    329c:			; <UNDEFINED> instruction: 0xf8cdba0e
    32a0:			; <UNDEFINED> instruction: 0xf8dd8010
    32a4:	and	r8, r0, r4, lsr r0
    32a8:	ldrtmi	r4, [r4], -r6, lsr #12
    32ac:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    32b0:	bls	12f8c4 <opt_alloc_len@@Base+0x11945c>
    32b4:	streq	lr, [r7, #-2987]	; 0xfffff455
    32b8:	movwls	lr, #6605	; 0x19cd
    32bc:	andeq	lr, r7, r8, lsl #22
    32c0:	mvnscc	pc, #79	; 0x4f
    32c4:	andls	r4, r0, #42991616	; 0x2900000
    32c8:			; <UNDEFINED> instruction: 0xf7fd2201
    32cc:	addmi	lr, r5, #984	; 0x3d8
    32d0:	strmi	sp, [r7], #-3341	; 0xfffff2f3
    32d4:	mvnle	r4, r6, asr r5
    32d8:	stcge	13, cr9, [pc], {15}
    32dc:			; <UNDEFINED> instruction: 0xf854354c
    32e0:			; <UNDEFINED> instruction: 0xf7fd0f04
    32e4:	adcmi	lr, r5, #3040	; 0xbe0
    32e8:	strcs	sp, [r1], #-505	; 0xfffffe07
    32ec:	ldmdbmi	lr, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    32f0:	ldmdami	lr, {r9, sp}
    32f4:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    32f8:	ldmdbmi	sp, {r0, r8, ip, pc}
    32fc:	andls	r4, r0, #120, 8	; 0x78000000
    3300:	vst4.16	{d19-d22}, [pc :128], r8
    3304:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
    3308:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    330c:	ldmdbmi	r9, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3310:	ldmdami	r9, {r7, r8, r9, sp}
    3314:	eorcs	pc, r6, #64, 4
    3318:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    331c:	ldmdbmi	r7, {r8, pc}
    3320:	rsbcc	r4, r8, r8, ror r4
    3324:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
    3328:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    332c:			; <UNDEFINED> instruction: 0xf7fde6ef
    3330:	svclt	0x0000eeb0
    3334:	andeq	r2, r1, sl, asr #27
    3338:	andeq	r0, r0, r8, lsl r1
    333c:	andeq	r1, r0, r6, lsr #11
    3340:	andeq	r1, r0, r8, asr #9
    3344:	andeq	r1, r0, r6, lsl pc
    3348:	ldrdeq	r1, [r0], -r6
    334c:	andeq	r1, r0, r0, lsl #8
    3350:	andeq	r1, r0, r4, asr #9
    3354:	andeq	r1, r0, ip, lsr lr
    3358:	andeq	r1, r0, r6, lsr #28
    335c:	andeq	r1, r0, lr, lsl #7
    3360:	andeq	r1, r0, r6, asr r4
    3364:	andeq	r1, r0, r0, lsr #28
    3368:	andeq	r1, r0, sl, asr #27
    336c:	andeq	r1, r0, r0, lsl r3
    3370:	ldrdeq	r1, [r0], -r6
    3374:	andeq	r1, r0, r4, lsr #26
    3378:	andeq	r1, r0, ip, ror #5
    337c:			; <UNDEFINED> instruction: 0x000013b6
    3380:	mvnsmi	lr, #737280	; 0xb4000
    3384:	mrrcmi	6, 1, r4, lr, cr14
    3388:			; <UNDEFINED> instruction: 0xf382fab2
    338c:	addlt	r4, r7, sp, asr sp
    3390:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
    3394:	stmdbcs	r0, {r0, r2, r5, r6, r8, fp, ip, lr}
    3398:	sadd16mi	fp, ip, r4
    339c:	stmdavs	fp!, {r0, sl, sp}
    33a0:	cmnlt	r4, r5, lsl #6
    33a4:	svc	0x0004f7fd
    33a8:	andvs	r2, r3, r6, lsl r3
    33ac:	andcs	r9, r0, r5, lsl #20
    33b0:	addsmi	r6, sl, #2818048	; 0x2b0000
    33b4:	adchi	pc, r2, r0, asr #32
    33b8:	pop	{r0, r1, r2, ip, sp, pc}
    33bc:			; <UNDEFINED> instruction: 0x468883f0
    33c0:	ldrmi	r6, [r7], -r9, lsl #16
    33c4:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    33c8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    33cc:	orrcs	sp, r0, r9, asr #32
    33d0:			; <UNDEFINED> instruction: 0xf7fd9404
    33d4:			; <UNDEFINED> instruction: 0x4623ee58
    33d8:	strmi	sl, [r1], -r4, lsl #20
    33dc:			; <UNDEFINED> instruction: 0xf7fd4648
    33e0:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    33e4:	bmi	123a144 <opt_alloc_len@@Base+0x1223cdc>
    33e8:	blls	114cb4 <opt_alloc_len@@Base+0xfe84c>
    33ec:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    33f0:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    33f4:	adcsmi	r4, r4, #4, 12	; 0x400000
    33f8:			; <UNDEFINED> instruction: 0xf898da5b
    33fc:	stmdbcs	r0, {r0, r3, ip}
    3400:			; <UNDEFINED> instruction: 0xf04fd0d4
    3404:			; <UNDEFINED> instruction: 0xf8cd0900
    3408:			; <UNDEFINED> instruction: 0xf8b89010
    340c:	strbmi	r0, [fp], -sl
    3410:	strtmi	sl, [r7], #-2564	; 0xfffff5fc
    3414:	blne	d9451c <opt_alloc_len@@Base+0xd7e0b4>
    3418:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    341c:	blle	1614944 <opt_alloc_len@@Base+0x15fe4dc>
    3420:			; <UNDEFINED> instruction: 0xf04f9904
    3424:	ldcmi	3, cr3, [r9], #-1020	; 0xfffffc04
    3428:	ldrtmi	r2, [r8], -r1, lsl #4
    342c:	tstls	r1, ip, ror r4
    3430:	ldrtmi	r9, [r1], -r0, lsl #8
    3434:	svc	0x0040f7fd
    3438:	stmdals	r4, {r2, r9, sl, lr}
    343c:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    3440:	lfmle	f4, 4, [r3], #664	; 0x298
    3444:	orrcs	r4, r0, #819200	; 0xc8000
    3448:	vst2.8	{d20-d21}, [pc :256], r2
    344c:	ldrbtmi	r7, [r9], #-558	; 0xfffffdd2
    3450:	smlabtls	r0, sp, r9, lr
    3454:	ldrbtmi	r4, [r8], #-2352	; 0xfffff6d0
    3458:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    345c:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    3460:			; <UNDEFINED> instruction: 0xf8d8e7a4
    3464:	orrcs	r4, r0, #0
    3468:	vst2.8	{d20,d22}, [pc :128], ip
    346c:	andls	r7, r0, r6, lsr #4
    3470:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
    3474:	strne	lr, [r1], #-2509	; 0xfffff633
    3478:	stmdbmi	sl!, {r0, r3, sl, sp}
    347c:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    3480:			; <UNDEFINED> instruction: 0xf7fd4479
    3484:	bmi	a3ebac <opt_alloc_len@@Base+0xa28744>
    3488:			; <UNDEFINED> instruction: 0x46384631
    348c:			; <UNDEFINED> instruction: 0xf7fd447a
    3490:			; <UNDEFINED> instruction: 0xe7b0ee9c
    3494:	orrcs	r4, r0, #606208	; 0x94000
    3498:	vadd.i8	d20, d0, d21
    349c:	ldrbtmi	r2, [r9], #-658	; 0xfffffd6e
    34a0:	smlabtmi	r0, sp, r9, lr
    34a4:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
    34a8:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    34ac:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    34b0:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    34b4:	stmdami	r1!, {r9, sp}
    34b8:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    34bc:	stmdbmi	r0!, {r0, r8, ip, pc}
    34c0:	andls	r4, r0, #120, 8	; 0x78000000
    34c4:	vqshl.s8	d20, d8, d0
    34c8:	ldrbtmi	r2, [r9], #-669	; 0xfffffd63
    34cc:	stc	7, cr15, [r2, #1012]!	; 0x3f4
    34d0:	ldmdbmi	ip, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    34d4:	ldmdami	ip, {r7, r8, r9, sp}
    34d8:	adccs	pc, lr, #64, 4
    34dc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    34e0:	ldmdbmi	sl, {r8, ip, pc}
    34e4:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    34e8:			; <UNDEFINED> instruction: 0xf7fd4479
    34ec:	bmi	63eb44 <opt_alloc_len@@Base+0x6286dc>
    34f0:			; <UNDEFINED> instruction: 0x46384631
    34f4:			; <UNDEFINED> instruction: 0xf7fd447a
    34f8:	ldrb	lr, [r7, -r8, ror #28]
    34fc:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    3500:	andeq	r2, r1, ip, lsl fp
    3504:	andeq	r0, r0, r8, lsl r1
    3508:	andeq	r1, r0, r2, ror #6
    350c:			; <UNDEFINED> instruction: 0x00001db0
    3510:	muleq	r0, r6, sp
    3514:			; <UNDEFINED> instruction: 0x000011b6
    3518:	andeq	r1, r0, r2, lsl #5
    351c:	andeq	r1, r0, r6, ror #25
    3520:	muleq	r0, r0, r1
    3524:	andeq	r1, r0, ip, asr r2
    3528:	andeq	r1, r0, ip, ror #25
    352c:	andeq	r1, r0, r2, lsl #25
    3530:	andeq	r1, r0, r6, ror #2
    3534:	andeq	r1, r0, r2, lsr r2
    3538:	andeq	r1, r0, sl, asr #25
    353c:	andeq	r1, r0, ip, asr #2
    3540:	andeq	r1, r0, r2, lsl r2
    3544:	andeq	r1, r0, r8, asr #25
    3548:	andeq	r1, r0, r8, lsr #2
    354c:	strdeq	r1, [r0], -r4
    3550:	andeq	r1, r0, r4, lsl #25
    3554:	blmi	ffc3da10 <opt_alloc_len@@Base+0xffc275a8>
    3558:	cdpmi	0, 4, cr11, cr2, cr4, {4}
    355c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3560:	ldrmi	sp, [sp], -r7, rrx
    3564:	ldrmi	r4, [r4], -r0, asr #22
    3568:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    356c:	ldrbmi	fp, [sl, #-3072]	; 0xfffff400
    3570:	movweq	lr, #52085	; 0xcb75
    3574:			; <UNDEFINED> instruction: 0xf640db0b
    3578:	bl	6dfd7c <opt_alloc_len@@Base+0x6c9914>
    357c:			; <UNDEFINED> instruction: 0xf04f0801
    3580:	bl	1303d88 <opt_alloc_len@@Base+0x12ed920>
    3584:	strmi	r0, [r0, #2306]!	; 0x902
    3588:	movweq	lr, #23417	; 0x5b79
    358c:	bmi	df9e4c <opt_alloc_len@@Base+0xde39e4>
    3590:	cdpvs	3, 8, cr2, cr0, cr0, {0}
    3594:	ldmpl	r2!, {r7, r8, sp}
    3598:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    359c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    35a0:	blmi	cf76e0 <opt_alloc_len@@Base+0xce1278>
    35a4:	andvc	pc, r0, #1325400064	; 0x4f000000
    35a8:			; <UNDEFINED> instruction: 0x270021ff
    35ac:	vst3.16	{d20-d22}, [pc :256], fp
    35b0:			; <UNDEFINED> instruction: 0xf04f7800
    35b4:	ldrmi	r0, [r8], -r0, lsl #18
    35b8:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    35bc:	vld2.8	{d4,d6}, [r4 :128]!
    35c0:			; <UNDEFINED> instruction: 0x463b6c7f
    35c4:	stceq	0, cr15, [pc], {44}	; 0x2c
    35c8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    35cc:	b	13e59d4 <opt_alloc_len@@Base+0x13cf56c>
    35d0:	ldrdls	r0, [r2], -ip
    35d4:	stmib	r1, {r4, r5, r9, sl, lr}^
    35d8:			; <UNDEFINED> instruction: 0xf7fdc700
    35dc:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    35e0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    35e4:			; <UNDEFINED> instruction: 0x4630db10
    35e8:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    35ec:	vmlsl.u8	q10, d4, d18
    35f0:	movwcs	r0, #4552	; 0x11c8
    35f4:	streq	pc, [r7], #-4
    35f8:	adcmi	r4, r3, sl, ror r4
    35fc:	andsmi	r5, ip, r4, asr ip
    3600:	andlt	r4, r4, r0, lsr #12
    3604:	blhi	ffc3d900 <opt_alloc_len@@Base+0xffc27498>
    3608:	vst2.8	{d20,d22}, [pc :64], ip
    360c:	ldmdami	ip, {r7, r8, r9, ip, sp, lr}
    3610:	rsccs	pc, pc, #64, 4
    3614:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3618:	ldmdbmi	sl, {r8, ip, sp, lr}
    361c:	addscc	r4, r4, r8, ror r4
    3620:	ldrbtcc	pc, [pc], #79	; 3628 <ntfs_volume_get_free_space@plt+0x2364>	; <UNPREDICTABLE>
    3624:			; <UNDEFINED> instruction: 0xf7fd4479
    3628:			; <UNDEFINED> instruction: 0x4630ecf6
    362c:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3630:			; <UNDEFINED> instruction: 0xf7fde7e6
    3634:			; <UNDEFINED> instruction: 0xf04fedbe
    3638:	tstcs	r6, #-16777216	; 0xff000000
    363c:	ldrb	r6, [pc, r3]
    3640:	vst2.8	{d20,d22}, [pc :64], r1
    3644:	ldmdami	r1, {r7, r8, r9, ip, sp, lr}
    3648:	rsccs	pc, r5, #64, 4
    364c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3650:	stmdbmi	pc, {r8, sp, lr}	; <UNPREDICTABLE>
    3654:	addscc	r4, r4, r8, ror r4
    3658:	ldrbtcc	pc, [pc], #79	; 3660 <ntfs_volume_get_free_space@plt+0x239c>	; <UNPREDICTABLE>
    365c:			; <UNDEFINED> instruction: 0xf7fd4479
    3660:			; <UNDEFINED> instruction: 0xe7cdecda
    3664:	andeq	r2, r1, r0, asr r9
    3668:	andeq	r2, r1, r4, lsr #21
    366c:	andeq	r0, r0, r0, lsl r1
    3670:	muleq	r1, r4, sl
    3674:	andeq	r2, r1, r4, asr #20
    3678:	andeq	r2, r1, r8, asr #20
    367c:	andeq	r1, r0, r8, lsl #24
    3680:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3684:	strheq	r1, [r0], -r8
    3688:			; <UNDEFINED> instruction: 0x00001bb8
    368c:			; <UNDEFINED> instruction: 0x00000fb8
    3690:	andeq	r1, r0, r0, lsl #1
    3694:	mvnsmi	lr, #737280	; 0xb4000
    3698:	stmdacs	r0, {r0, r2, r7, ip, sp, pc}
    369c:			; <UNDEFINED> instruction: 0x4614d05a
    36a0:	addslt	r4, r9, #48, 20	; 0x30000
    36a4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    36a8:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    36ac:	bl	1c54bc4 <opt_alloc_len@@Base+0x1c3e75c>
    36b0:	blle	6c42dc <opt_alloc_len@@Base+0x6ade74>
    36b4:	ldclvc	6, cr15, [pc], #256	; 37bc <ntfs_volume_get_free_space@plt+0x24f8>
    36b8:			; <UNDEFINED> instruction: 0x060ceb18
    36bc:	andeq	pc, r0, #79	; 0x4f
    36c0:	streq	lr, [r2, -r9, asr #22]
    36c4:	bl	1dd4164 <opt_alloc_len@@Base+0x1dbdcfc>
    36c8:	blle	3c42d4 <opt_alloc_len@@Base+0x3ade6c>
    36cc:			; <UNDEFINED> instruction: 0xf3c44b26
    36d0:	andcs	r0, r1, #200, 2	; 0x32
    36d4:	streq	pc, [r7], #-4
    36d8:	adcmi	r4, r2, fp, ror r4
    36dc:			; <UNDEFINED> instruction: 0xf893440b
    36e0:	andsmi	r4, r4, r0, lsl #4
    36e4:	andlt	r4, r5, r0, lsr #12
    36e8:	mvnshi	lr, #12386304	; 0xbd0000
    36ec:			; <UNDEFINED> instruction: 0xf44f4b1f
    36f0:	mrscs	r7, R8_usr
    36f4:	ldrbvs	pc, [pc, -r4, lsr #8]!	; <UNPREDICTABLE>
    36f8:			; <UNDEFINED> instruction: 0x460e447b
    36fc:			; <UNDEFINED> instruction: 0xf0274413
    3700:	ldrmi	r0, [r8], -pc, lsl #14
    3704:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3708:	vst2.8	{d20,d22}, [pc :64], r9
    370c:	movwcs	r7, #512	; 0x200
    3710:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3714:	ldrtmi	r2, [r3], -r0, lsl #6
    3718:	strdls	r0, [r2], -sl
    371c:	strvc	lr, [r2], -r1, asr #19
    3720:	ldrdeq	pc, [r0], r5
    3724:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3728:			; <UNDEFINED> instruction: 0xf1712800
    372c:	ble	ff344334 <opt_alloc_len@@Base+0xff32decc>
    3730:	vst2.8	{d20,d22}, [pc :64], r0
    3734:	ldmdami	r0, {r7, r8, r9, ip, sp, lr}
    3738:	eorcc	pc, r9, #64, 4
    373c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3740:	stmdbmi	lr, {r8, sp, lr}
    3744:	adccc	r4, ip, r8, ror r4
    3748:	ldrbtcc	pc, [pc], #79	; 3750 <ntfs_volume_get_free_space@plt+0x248c>	; <UNPREDICTABLE>
    374c:			; <UNDEFINED> instruction: 0xf7fd4479
    3750:	strb	lr, [r7, r2, ror #24]
    3754:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3758:	ldrbtcc	pc, [pc], #79	; 3760 <ntfs_volume_get_free_space@plt+0x249c>	; <UNPREDICTABLE>
    375c:	andvs	r2, r3, r6, lsl r3
    3760:	svclt	0x0000e7c0
    3764:	andeq	r2, r1, r6, ror #18
    3768:	andeq	r2, r1, r8, ror #18
    376c:	andeq	r2, r1, r8, asr #18
    3770:	strdeq	r2, [r1], -ip
    3774:	strdeq	r1, [r0], -r8
    3778:	andeq	r0, r0, r8, asr #29
    377c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3780:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    3784:	stmiavs	r4, {r0, r3, r6, ip, lr, pc}^
    3788:	suble	r2, r2, r0, lsl #24
    378c:	movwcs	lr, #2512	; 0x9d0
    3790:	svclt	0x00082b00
    3794:	teqle	r9, #45056	; 0xb000
    3798:	blcs	22834 <opt_alloc_len@@Base+0xc3cc>
    379c:	bcs	2f33c4 <opt_alloc_len@@Base+0x2dcf5c>
    37a0:	streq	pc, [r3, #-421]	; 0xfffffe5b
    37a4:			; <UNDEFINED> instruction: 0xf585fab5
    37a8:	movwcs	fp, #3864	; 0xf18
    37ac:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    37b0:	strtmi	fp, [fp], -r8, lsl #30
    37b4:	stmvs	r1, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    37b8:	bvs	2afd44 <opt_alloc_len@@Base+0x2998dc>
    37bc:	b	149e0f0 <opt_alloc_len@@Base+0x1487c88>
    37c0:	andle	r0, r7, r3
    37c4:	svccs	0x0000b29f
    37c8:	bcs	2f33f0 <opt_alloc_len@@Base+0x2dcf88>
    37cc:	svclt	0x0018d31e
    37d0:	ldmiblt	sp, {r8, sl, sp}^
    37d4:			; <UNDEFINED> instruction: 0xf7ff2030
    37d8:	bicslt	pc, r0, pc, asr #24
    37dc:	strmi	r8, [r8], #-2689	; 0xfffff57f
    37e0:	stmdavs	r2, {r0, r6, fp, sp, lr}
    37e4:	blcs	30218 <opt_alloc_len@@Base+0x19db0>
    37e8:	bcs	173400 <opt_alloc_len@@Base+0x15cf98>
    37ec:	andle	r2, lr, r0, lsl #6
    37f0:	svclt	0x00082b00
    37f4:	movwle	r2, #39435	; 0x9a0b
    37f8:	svclt	0x000c7c22
    37fc:	movwcs	r2, #769	; 0x301
    3800:	svclt	0x00142a03
    3804:			; <UNDEFINED> instruction: 0xf0032300
    3808:	and	r0, r0, r1, lsl #6
    380c:	ldrmi	r2, [r8], -r1, lsl #6
    3810:			; <UNDEFINED> instruction: 0xf04fbdf8
    3814:			; <UNDEFINED> instruction: 0x461833ff
    3818:			; <UNDEFINED> instruction: 0xf7fdbdf8
    381c:			; <UNDEFINED> instruction: 0xf04fecca
    3820:	andscs	r3, r6, #-67108861	; 0xfc000003
    3824:	ldrmi	r6, [r8], -r2
    3828:	svclt	0x0000bdf8
    382c:	svclt	0x00004770
    3830:			; <UNDEFINED> instruction: 0x4604b510
    3834:	tstcs	r8, r8, ror #2
    3838:			; <UNDEFINED> instruction: 0xf7fd2001
    383c:			; <UNDEFINED> instruction: 0xf04febe4
    3840:			; <UNDEFINED> instruction: 0x460331ff
    3844:			; <UNDEFINED> instruction: 0xf04f60c4
    3848:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    384c:	ldrmi	r0, [r8], -r4, lsl #2
    3850:			; <UNDEFINED> instruction: 0xf7fdbd10
    3854:	strtmi	lr, [r3], -lr, lsr #25
    3858:	andvs	r2, r2, r6, lsl r2
    385c:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    3860:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    3864:	stmvs	r0, {r2, r9, sl, lr}
    3868:			; <UNDEFINED> instruction: 0xf7fdb108
    386c:	strtmi	lr, [r0], -r6, asr #25
    3870:			; <UNDEFINED> instruction: 0x4010e8bd
    3874:	bllt	ffcc1870 <opt_alloc_len@@Base+0xffcab408>
    3878:	svclt	0x00004770
    387c:	svcmi	0x00f0e92d
    3880:			; <UNDEFINED> instruction: 0xf8dfb08f
    3884:	blmi	ffe6481c <opt_alloc_len@@Base+0xffe4e3b4>
    3888:			; <UNDEFINED> instruction: 0xf85844f8
    388c:	movwls	r3, #32771	; 0x8003
    3890:	movwls	r6, #55323	; 0xd81b
    3894:			; <UNDEFINED> instruction: 0xf0002800
    3898:			; <UNDEFINED> instruction: 0x460481de
    389c:	tstlt	r8, r0, lsl #17
    38a0:	stc	7, cr15, [sl], #1012	; 0x3f4
    38a4:	adcvs	r2, r3, r0, lsl #6
    38a8:	svcvs	0x00c168e0
    38ac:	mlacc	r5, r0, r8, pc	; <UNPREDICTABLE>
    38b0:	ldrsbtgt	pc, [r0], -r1	; <UNPREDICTABLE>
    38b4:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    38b8:			; <UNDEFINED> instruction: 0xf1b36b49
    38bc:	blx	b04d44 <opt_alloc_len@@Base+0xaee8dc>
    38c0:	blx	820d4 <opt_alloc_len@@Base+0x6bc6c>
    38c4:	svclt	0x0058f202
    38c8:			; <UNDEFINED> instruction: 0xf505fa41
    38cc:	beq	be1fc <opt_alloc_len@@Base+0xa7d94>
    38d0:	blx	105dd60 <opt_alloc_len@@Base+0x10478f8>
    38d4:	stmdbvs	r3!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}^
    38d8:	b	12b3640 <opt_alloc_len@@Base+0x129d1d8>
    38dc:	mrrcne	10, 0, r0, r6, cr5
    38e0:	streq	pc, [r0, -r3, asr #2]
    38e4:	bl	1dd4e44 <opt_alloc_len@@Base+0x1dbe9dc>
    38e8:	stmib	r4, {r0, r1, r3, r8, r9}^
    38ec:	vabdl.s8	q3, d0, d4
    38f0:	bmi	ff7e3d74 <opt_alloc_len@@Base+0xff7cd90c>
    38f4:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    38f8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    38fc:	ldrbtmi	r3, [r9], #-704	; 0xfffffd40
    3900:	smlabtls	r9, r0, r3, r3
    3904:	movwls	r9, #45578	; 0xb20a
    3908:	andshi	pc, ip, sp, asr #17
    390c:			; <UNDEFINED> instruction: 0xf04f4632
    3910:	ldrtmi	r0, [fp], -r0, lsl #18
    3914:	andls	pc, r4, r4, asr #17
    3918:	mrc2	7, 5, pc, cr12, cr15, {7}
    391c:	strmi	r1, [r5], -r2, asr #24
    3920:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    3924:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
    3928:			; <UNDEFINED> instruction: 0xf043d075
    392c:	stmiavs	r0!, {r0, r8}^
    3930:	ldmib	r4, {r0, r5, r6, sp, lr}^
    3934:			; <UNDEFINED> instruction: 0xf7fd2304
    3938:	strmi	lr, [r1], -r2, lsr #25
    393c:	stmdacs	r0, {r5, r7, sp, lr}
    3940:	sbchi	pc, sp, r0
    3944:	andscs	r6, r0, r1, lsl #17
    3948:	blx	fe5c194e <opt_alloc_len@@Base+0xfe5ab4e6>
    394c:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    3950:	eorcs	r4, r0, r1, lsl #13
    3954:	blx	fe44195a <opt_alloc_len@@Base+0xfe42b4f2>
    3958:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    395c:	addcs	r4, r0, r5, lsl #12
    3960:	blx	fe2c1966 <opt_alloc_len@@Base+0xfe2ab4fe>
    3964:			; <UNDEFINED> instruction: 0xf1b96863
    3968:			; <UNDEFINED> instruction: 0xf0000f00
    396c:			; <UNDEFINED> instruction: 0xf04380b5
    3970:	tstlt	sp, r0, asr #6
    3974:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    3978:	tstlt	r8, r3, rrx
    397c:			; <UNDEFINED> instruction: 0xf0436863
    3980:	rsbvs	r0, r3, r4, lsl #6
    3984:	stmiavs	r0!, {r0, r1, r5, fp, sp, lr}
    3988:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
    398c:			; <UNDEFINED> instruction: 0xf7fd2100
    3990:			; <UNDEFINED> instruction: 0x4605ec70
    3994:			; <UNDEFINED> instruction: 0xf0002800
    3998:	ldmibmi	r8!, {r0, r2, r3, r6, r8, pc}
    399c:	stceq	0, cr15, [r0], {79}	; 0x4f
    39a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    39a4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    39a8:	andcs	r4, r4, #103809024	; 0x6300000
    39ac:	stmdbls	r7, {r1, r2, r3, r7, r9, sl, lr}
    39b0:			; <UNDEFINED> instruction: 0xf8512090
    39b4:	strls	r1, [r4, #-14]
    39b8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    39bc:			; <UNDEFINED> instruction: 0xcc02e9cd
    39c0:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    39c4:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
    39c8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    39cc:	strtmi	r6, [r8], -r3, rrx
    39d0:	bl	ff8c19cc <opt_alloc_len@@Base+0xff8ab564>
    39d4:			; <UNDEFINED> instruction: 0xf7ff68a0
    39d8:	stmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    39dc:	cmnle	r4, r0, lsl #16
    39e0:	nopeq	{67}	; 0x43
    39e4:	stmdavs	r5!, {r0, r1, r5, r6, sp, lr}
    39e8:	andsmi	r6, sp, r0, lsr #17
    39ec:			; <UNDEFINED> instruction: 0xf7fdd160
    39f0:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
    39f4:	adcshi	pc, r2, r0, asr #32
    39f8:	ldmib	r4, {r5, r7, sp, lr}^
    39fc:	lfmne	f3, 2, [lr], {4}
    3a00:	streq	pc, [r0, -r2, asr #2]
    3a04:	bl	1dd4f64 <opt_alloc_len@@Base+0x1dbeafc>
    3a08:	stmib	r4, {r0, r1, r3, r8, r9}^
    3a0c:	vabdl.s8	q3, d0, d4
    3a10:	stmiavs	r0!, {r0, r1, r2, r3, r7, pc}^
    3a14:			; <UNDEFINED> instruction: 0xf043e77a
    3a18:	cmncs	r0, r2, lsl #6
    3a1c:	andcs	r6, r1, r3, rrx
    3a20:	b	ffc41a1c <opt_alloc_len@@Base+0xffc2b5b4>
    3a24:	adcvs	r4, r0, r1, lsl #13
    3a28:			; <UNDEFINED> instruction: 0xf0002800
    3a2c:	ldmib	r4, {r0, r6, r7, pc}^
    3a30:	stmiavs	r1!, {r2, r8, r9, sp}^
    3a34:	stmib	r9, {r3, r6, r7, r8, fp, sp, lr}^
    3a38:			; <UNDEFINED> instruction: 0xf8c92300
    3a3c:			; <UNDEFINED> instruction: 0xf7fd100c
    3a40:	stmiavs	r3!, {r3, r8, r9, fp, sp, lr, pc}
    3a44:	andeq	pc, r8, r9, asr #17
    3a48:	bcs	1dcb8 <opt_alloc_len@@Base+0x7850>
    3a4c:	sbchi	pc, r1, r0
    3a50:	strtmi	r6, [fp], -r1, ror #17
    3a54:	bmi	fe2a9a78 <opt_alloc_len@@Base+0xfe293610>
    3a58:	orrcs	r9, r0, r6, lsl #2
    3a5c:	stmdals	r6, {r1, r7, fp, ip, lr}
    3a60:			; <UNDEFINED> instruction: 0xf7fd6f80
    3a64:	strmi	lr, [r1], ip, lsr #23
    3a68:			; <UNDEFINED> instruction: 0xf0002800
    3a6c:	ldmib	r4, {r3, r4, r5, r7, pc}^
    3a70:	stmiavs	r1!, {r0, r1, r9, ip, sp}
    3a74:			; <UNDEFINED> instruction: 0xe014f8d4
    3a78:			; <UNDEFINED> instruction: 0xc01cf8d3
    3a7c:	blx	fe89dcaa <opt_alloc_len@@Base+0xfe887842>
    3a80:	stmib	sp, {r2, r3, r8, r9, sp}^
    3a84:	tstls	r2, r0, lsl #10
    3a88:	movwcc	pc, #60172	; 0xeb0c	; <UNPREDICTABLE>
    3a8c:	bl	fe2c1a88 <opt_alloc_len@@Base+0xfe2ab620>
    3a90:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    3a94:	addsmi	r2, r0, #0, 6
    3a98:	movweq	lr, #15217	; 0x3b71
    3a9c:	adcshi	pc, r1, r0, asr #5
    3aa0:			; <UNDEFINED> instruction: 0xf7fd4648
    3aa4:	stmdavs	r3!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    3aa8:	stmiavs	r0!, {r0, r2, r5, fp, sp, lr}
    3aac:	addsle	r4, lr, sp, lsl r0
    3ab0:			; <UNDEFINED> instruction: 0xf580fab0
    3ab4:	blls	206070 <opt_alloc_len@@Base+0x1efc08>
    3ab8:	bls	355360 <opt_alloc_len@@Base+0x33eef8>
    3abc:	addsmi	r6, sl, #1769472	; 0x1b0000
    3ac0:	sbcshi	pc, r0, r0, asr #32
    3ac4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    3ac8:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3acc:			; <UNDEFINED> instruction: 0xf043bf04
    3ad0:	rsbvs	r0, r3, r0, lsl r3
    3ad4:	str	sp, [r6, r4, lsl #3]
    3ad8:	orreq	pc, r0, #67	; 0x43
    3adc:	andls	lr, r1, r9, asr #14
    3ae0:	movwls	sl, #2828	; 0xb0c
    3ae4:	movwcs	lr, #18900	; 0x49d4
    3ae8:	smlattls	ip, r0, r8, r6
    3aec:	bl	1e41ae8 <opt_alloc_len@@Base+0x1e2b680>
    3af0:	ldmiblt	r0, {r2, r7, r9, sl, lr}^
    3af4:	ldmib	r4, {r2, r3, r8, sl, fp, ip, pc}^
    3af8:			; <UNDEFINED> instruction: 0xb1252304
    3afc:	bvs	1a5e3a4 <opt_alloc_len@@Base+0x1a47f3c>
    3b00:	streq	lr, [r1, #-2640]	; 0xfffff5b0
    3b04:	ldmdbmi	pc, {r0, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    3b08:	stmib	sp, {sp}^
    3b0c:	orrcs	r2, r0, #134217728	; 0x8000000
    3b10:	andls	r4, r0, r9, ror r4
    3b14:	vrhadd.s8	d25, d0, d1
    3b18:	ldmib	sp, {r0, r1, r4, r9, lr}^
    3b1c:			; <UNDEFINED> instruction: 0xf7fd1009
    3b20:	stmdals	ip, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3b24:	b	fe741b20 <opt_alloc_len@@Base+0xfe72b6b8>
    3b28:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    3b2c:	strb	r2, [sl, r4, lsl #6]!
    3b30:	ldr	r6, [sp, r0, lsr #17]!
    3b34:	ldrdeq	lr, [r4, -r4]
    3b38:	mrrcmi	3, 8, r2, r3, cr0
    3b3c:	addvs	pc, r0, #1325400064	; 0x4f000000
    3b40:	andls	pc, r0, sp, asr #17
    3b44:	smlabteq	r2, sp, r9, lr
    3b48:	ldmdami	r0, {r2, r3, r4, r5, r6, sl, lr}^
    3b4c:	ldrbtmi	r4, [r8], #-2384	; 0xfffff6b0
    3b50:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    3b54:			; <UNDEFINED> instruction: 0xf7fd30c0
    3b58:	sbfx	lr, lr, #20, #13
    3b5c:	ldrdeq	lr, [r4, -r4]
    3b60:	mcrrmi	3, 8, r2, ip, cr0
    3b64:	rsbsmi	pc, r1, #64, 4
    3b68:	stmib	sp, {r8, sl, ip, pc}^
    3b6c:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    3b70:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    3b74:	strls	r4, [r1], #-1144	; 0xfffffb88
    3b78:	sbccc	r4, r0, r9, ror r4
    3b7c:	b	12c1b78 <opt_alloc_len@@Base+0x12ab710>
    3b80:	bl	5c1b7c <opt_alloc_len@@Base+0x5ab714>
    3b84:	rsbmi	r6, sp, #327680	; 0x50000
    3b88:	addlt	lr, r9, #39059456	; 0x2540000
    3b8c:	tstls	r5, r4, asr #26
    3b90:	ldrbtmi	r4, [sp], #-2372	; 0xfffff6bc
    3b94:	movwcs	lr, #10701	; 0x29cd
    3b98:	andls	r2, r4, r0, lsl #7
    3b9c:	andsmi	pc, sl, #64, 4
    3ba0:	andgt	pc, r0, sp, asr #17
    3ba4:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
    3ba8:			; <UNDEFINED> instruction: 0xf7fd9501
    3bac:			; <UNDEFINED> instruction: 0xe7b8ea34
    3bb0:	orrcs	r4, r0, #999424	; 0xf4000
    3bb4:	vtst.8	d20, d0, d29
    3bb8:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
    3bbc:	ldmdbmi	ip!, {r0, r8, ip, pc}
    3bc0:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3bc4:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    3bc8:	ldrbcc	pc, [pc, #79]!	; 3c1f <ntfs_volume_get_free_space@plt+0x295b>	; <UNPREDICTABLE>
    3bcc:	b	8c1bc8 <opt_alloc_len@@Base+0x8ab760>
    3bd0:			; <UNDEFINED> instruction: 0x4618e771
    3bd4:	ldrbcc	pc, [pc, #79]!	; 3c2b <ntfs_volume_get_free_space@plt+0x2967>	; <UNPREDICTABLE>
    3bd8:	b	10c1bd4 <opt_alloc_len@@Base+0x10ab76c>
    3bdc:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3be0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3be4:	vtst.8	d20, d0, d20
    3be8:	ldrbtmi	r4, [r9], #-603	; 0xfffffda5
    3bec:	ldmdbmi	r3!, {r0, r8, ip, pc}
    3bf0:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3bf4:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    3bf8:	ldrbcc	pc, [pc, #79]!	; 3c4f <ntfs_volume_get_free_space@plt+0x298b>	; <UNPREDICTABLE>
    3bfc:	b	2c1bf8 <opt_alloc_len@@Base+0x2ab790>
    3c00:	ldmib	r4, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    3c04:	vst4.8	{d16,d18,d20,d22}, [pc], r4
    3c08:	stcmi	3, cr7, [sp], #-512	; 0xfffffe00
    3c0c:	rsbmi	pc, r2, #64, 4
    3c10:			; <UNDEFINED> instruction: 0xf04f9500
    3c14:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    3c18:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    3c1c:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
    3c20:	strls	r4, [r1], #-1144	; 0xfffffb88
    3c24:	sbccc	r4, r0, r9, ror r4
    3c28:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c2c:			; <UNDEFINED> instruction: 0xf7fd4648
    3c30:	smlsldx	lr, r0, r2, sl
    3c34:	orrcs	r4, r0, #606208	; 0x94000
    3c38:	vadd.i8	d20, d0, d21
    3c3c:	ldrbtmi	r4, [r9], #-567	; 0xfffffdc9
    3c40:	stmdbmi	r4!, {r0, r8, ip, pc}
    3c44:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3c48:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    3c4c:	ldrbcc	pc, [pc, #79]!	; 3ca3 <ntfs_volume_get_free_space@plt+0x29df>	; <UNPREDICTABLE>
    3c50:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c54:			; <UNDEFINED> instruction: 0xf7fde72f
    3c58:			; <UNDEFINED> instruction: 0xf04feaac
    3c5c:	tstcs	r6, #1069547520	; 0x3fc00000
    3c60:	str	r6, [r8, -r3]!
    3c64:	b	541c60 <opt_alloc_len@@Base+0x52b7f8>
    3c68:	andeq	r2, r1, r4, lsr #12
    3c6c:	andeq	r0, r0, r8, lsl r1
    3c70:	andeq	r0, r0, r4, lsl sp
    3c74:	andeq	r0, r0, r2, lsl sp
    3c78:	ldrdeq	r0, [r0], -lr
    3c7c:	andeq	r0, r0, r8, lsr #2
    3c80:	andeq	r0, r0, r0, lsl r1
    3c84:	andeq	r1, r0, r8, ror #14
    3c88:	andeq	r1, r0, r8, lsl #14
    3c8c:			; <UNDEFINED> instruction: 0x00000abe
    3c90:	andeq	r0, r0, sl, lsl #23
    3c94:	andeq	r1, r0, r6, lsr #15
    3c98:	muleq	r0, r8, sl
    3c9c:	andeq	r0, r0, r4, ror #22
    3ca0:	andeq	r1, r0, r2, lsl #14
    3ca4:	andeq	r0, r0, r8, lsr fp
    3ca8:	andeq	r1, r0, r2, lsl #14
    3cac:	andeq	r0, r0, ip, asr #20
    3cb0:	andeq	r0, r0, r6, lsl fp
    3cb4:	andeq	r1, r0, lr, ror #13
    3cb8:	andeq	r0, r0, ip, lsl sl
    3cbc:	andeq	r0, r0, r6, ror #21
    3cc0:	ldrdeq	r1, [r0], -sl
    3cc4:	andeq	r0, r0, ip, ror #19
    3cc8:			; <UNDEFINED> instruction: 0x00000ab8
    3ccc:	strdeq	r1, [r0], -lr
    3cd0:	andeq	r0, r0, r8, asr #19
    3cd4:	muleq	r0, r2, sl
    3cd8:	mvnsmi	lr, #737280	; 0xb4000
    3cdc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3ce0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3ce4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3ce8:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cec:	blne	1d94ee8 <opt_alloc_len@@Base+0x1d7ea80>
    3cf0:	strhle	r1, [sl], -r6
    3cf4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3cf8:			; <UNDEFINED> instruction: 0xf8553401
    3cfc:	strbmi	r3, [sl], -r4, lsl #30
    3d00:	ldrtmi	r4, [r8], -r1, asr #12
    3d04:	adcmi	r4, r6, #152, 14	; 0x2600000
    3d08:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3d0c:	svclt	0x000083f8
    3d10:	andeq	r2, r1, sl, lsl r0
    3d14:	andeq	r2, r1, r0, lsl r0
    3d18:	svclt	0x00004770

Disassembly of section .fini:

00003d1c <.fini>:
    3d1c:	push	{r3, lr}
    3d20:	pop	{r3, pc}
