Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 16 05:21:18 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AirFighter_control_sets_placed.rpt
| Design       : AirFighter
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           45 |
| Yes          | No                    | No                     |              65 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             357 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------+----------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |           Enable Signal           |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk50MHz                     | display/vcount[31]_i_2_n_0        |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                   |                                        |                3 |              3 |         1.00 |
|  sig_p1_y_reg[31]_i_4_n_0     |                                   | control/sig_m1_x[4]_i_1_n_0            |                2 |              3 |         1.50 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_m1_y[31]_i_2_n_0      | control/sig_m1_y[8]_i_1_n_0            |                1 |              4 |         4.00 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p1_y[9]_i_2_n_0       | control/sig_p1_y[9]                    |                1 |              4 |         4.00 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p2_y[9]_i_2_n_0       | control/sig_p2_y[9]                    |                2 |              4 |         2.00 |
|  display/comp_clk20Hz/clk20Hz |                                   |                                        |                3 |              8 |         2.67 |
|  control/E[0]                 |                                   |                                        |                5 |             12 |         2.40 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_m1_y[31]_i_2_n_0      | control/sig_m1_y[31]_i_1_n_0           |                9 |             28 |         3.11 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p1_y[31]_i_2_n_0      | control/sig_p1_y[31]                   |                5 |             28 |         5.60 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p2_y[31]_i_2_n_0      | control/sig_p2_y[31]                   |                5 |             28 |         5.60 |
|  sig_p1_y_reg[31]_i_4_n_0     |                                   | control/sig_m1_x[31]_i_1_n_0           |                7 |             29 |         4.14 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sel                       | control/clear                          |                8 |             31 |         3.88 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p2_x[1]_i_1_n_0       | control/p2_eff_count[0]_i_1_n_0        |                8 |             31 |         3.88 |
|  clk50MHz                     |                                   | display/hcount[31]_i_1_n_0             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                |                                   | control/comp_clk50Hz/count[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                |                                   | display/comp_clk50MHz/pulse            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                |                                   | display/comp_clk20Hz/p_0_in__0         |                9 |             32 |         3.56 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/m1_eff_count[0]_i_2_n_0   | control/sig_m1_x_0[31]                 |                8 |             32 |         4.00 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/p1_eff_count[0]_i_2_n_0   | control/clear                          |                8 |             32 |         4.00 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/p2_eff_count[0]_i_2_n_0   | control/p2_eff_count[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p1b_y_reg[31]_i_1_n_1 |                                        |               12 |             32 |         2.67 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p2_score[31]_i_2_n_0  | control/sig_p2_score[31]_i_1_n_0       |                9 |             32 |         3.56 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p2b_y_reg[31]_i_1_n_1 |                                        |               10 |             32 |         3.20 |
|  clk50MHz                     | display/vcount[31]_i_2_n_0        | display/vcount[31]_i_1_n_0             |               10 |             35 |         3.50 |
|  sig_p1_y_reg[31]_i_4_n_0     | control/sig_p1_score[31]_i_2_n_0  | control/sig_p1_score[31]_i_1_n_0       |               11 |             36 |         3.27 |
|  sig_p1_y_reg[31]_i_4_n_0     |                                   |                                        |               22 |             62 |         2.82 |
+-------------------------------+-----------------------------------+----------------------------------------+------------------+----------------+--------------+


