static inline bool F_1 ( int V_1 , int V_2 )\r\n{\r\nreturn F_2 ( V_1 ) == V_2 ;\r\n}\r\nvoid T_1 F_3 ( struct V_3 * V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nF_4 ( V_7 L_1 ) ;\r\nF_5 () ;\r\nif ( F_6 () == 1 )\r\nF_7 ( V_4 , V_6 ) ;\r\nreturn;\r\n}\r\nbool T_1 F_8 ( void )\r\n{\r\nunsigned char V_8 = 0 , V_9 = 0 , V_10 = 0 ;\r\nswitch ( V_11 -> V_12 -> V_13 ) {\r\ncase V_14 :\r\nV_8 = F_9 ( V_15 , V_16 ) ;\r\nF_10 ( V_16 , V_15 , 0x03 , V_17 + V_18 ) ;\r\nbreak;\r\ncase V_19 :\r\ncase V_20 :\r\nV_8 = F_9 ( V_15 , V_16 ) ;\r\nF_10 ( V_16 , V_15 , 0x03 , V_17 + V_18 ) ;\r\nV_9 = F_9 ( V_15 , V_21 ) ;\r\nF_10 ( V_21 , V_15 , 0xC0 , V_22 + V_23 ) ;\r\nbreak;\r\ndefault:\r\nV_9 = F_9 ( V_15 , V_21 ) ;\r\nF_10 ( V_21 , V_15 , 0xF0 , V_24 +\r\nV_25 + V_22 + V_23 ) ;\r\nV_10 = F_9 ( V_15 , V_26 ) ;\r\nF_10 ( V_26 , V_15 , 0x0 , V_25 ) ;\r\nbreak;\r\n}\r\nV_11 -> V_12 -> V_27 . V_28 = V_29 ;\r\nV_11 -> V_12 ->\r\nV_27 . V_30 = V_31 ;\r\nV_11 -> V_12 -> V_27 . V_32 = V_33 ;\r\nif ( F_1 ( V_34 , V_35 ) ) {\r\nF_11 ( 0x08 , 0x3b ) ;\r\nF_4 ( V_7 L_2 ) ;\r\nF_4 ( V_7 L_3 ,\r\nV_11 -> V_12 -> V_27 . V_28 ) ;\r\nF_4 ( V_7 L_3 ,\r\nV_11 -> V_12 -> V_27 . V_32 ) ;\r\nreturn true ;\r\n} else {\r\nV_11 -> V_12 -> V_27 . V_32 = V_36 ;\r\nif ( F_1 ( V_34 , V_35 ) ) {\r\nF_11 ( 0x08 , 0x3b ) ;\r\nF_4 ( V_7 L_2 ) ;\r\nF_4 ( V_7 L_3 ,\r\nV_11 -> V_12 ->\r\nV_27 . V_28 ) ;\r\nF_4 ( V_7 L_3 ,\r\nV_11 -> V_12 ->\r\nV_27 . V_32 ) ;\r\nreturn true ;\r\n}\r\n}\r\nV_11 -> V_12 -> V_27 . V_28 = V_37 ;\r\nif ( ( V_11 -> V_12 -> V_13 == V_38 ) &&\r\n( ( V_39 == V_40 ) ||\r\n( V_39 == V_41 ) ) ) {\r\nF_4 ( V_7 L_4 ) ;\r\nreturn true ;\r\n}\r\nswitch ( V_11 -> V_12 -> V_13 ) {\r\ncase V_14 :\r\nF_12 ( V_16 , V_15 , V_8 ) ;\r\nbreak;\r\ncase V_19 :\r\ncase V_20 :\r\nF_12 ( V_16 , V_15 , V_8 ) ;\r\nF_12 ( V_21 , V_15 , V_9 ) ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_21 , V_15 , V_9 ) ;\r\nF_12 ( V_26 , V_15 , V_10 ) ;\r\nbreak;\r\n}\r\nV_11 -> V_12 ->\r\nV_27 . V_28 = V_42 ;\r\nV_11 -> V_12 -> V_27 .\r\nV_30 = V_31 ;\r\nreturn false ;\r\n}\r\nstatic void F_11 ( int V_43 , T_2 V_44 )\r\n{\r\nF_13 ( V_11 -> V_12 -> V_27 . V_32 ,\r\nV_11 -> V_12 -> V_27 . V_30 ,\r\nV_43 , V_44 ) ;\r\n}\r\nstatic int F_2 ( int V_43 )\r\n{\r\nT_2 V_44 ;\r\nF_14 ( V_11 -> V_12 -> V_27 . V_32 ,\r\n( T_2 ) V_11 -> V_12 -> V_27 . V_30 ,\r\n( T_2 ) V_43 , & V_44 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic int F_15 ( int V_43 , T_2 * V_45 , int V_46 )\r\n{\r\nF_16 ( V_11 -> V_12 -> V_27 . V_32 ,\r\n( T_2 ) V_11 -> V_12 -> V_27 . V_30 ,\r\n( T_2 ) V_43 , V_45 , V_46 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_17 ( struct V_47 * V_48 , int V_49 ,\r\nint V_50 )\r\n{\r\nstruct V_47 * V_51 ;\r\nstruct V_52 * V_53 ;\r\nunsigned long V_54 , V_55 ;\r\nV_53 = V_48 -> V_56 ;\r\nV_54 = V_53 -> V_57\r\n* V_53 -> V_56 . V_58 * V_53 -> V_56 . V_59\r\n/ 1000000 ;\r\nV_55 = ( unsigned long ) V_11 ->\r\nV_60 -> V_61 ;\r\nF_4 ( V_7 L_5 ) ;\r\nif ( ( V_55 != 0 ) && ( V_54 > V_55 ) ) {\r\nV_51 = F_18 ( V_48 -> V_56 [ 0 ] . V_56 . V_62 ,\r\nV_48 -> V_56 [ 0 ] . V_56 . V_63 ) ;\r\nif ( V_51 ) {\r\nV_48 = V_51 ;\r\nV_53 = V_51 -> V_56 ;\r\n}\r\n}\r\nF_19 ( V_53 , V_48 , V_49 / 8 , V_50 ) ;\r\n}\r\nint F_5 ( void )\r\n{\r\nT_2 V_64 = 0 , V_65 = 0 , V_66 = 0 , V_67 = 0 ,\r\nV_68 = 0 , V_69 = 0 , V_44 ;\r\nint V_70 = false ;\r\nF_4 ( V_7 L_6 ) ;\r\nif ( V_11 -> V_12 -> V_13 == V_71 ) {\r\nV_64 = F_9 ( V_15 , V_21 ) ;\r\nF_12 ( V_21 , V_15 , V_64 | 0x30 ) ;\r\nV_66 = F_9 ( V_72 , V_73 ) ;\r\nF_12 ( V_73 , V_72 , V_66 | 0x08 ) ;\r\nV_67 = F_9 ( V_72 , V_74 ) ;\r\nF_12 ( V_74 , V_72 , 0x1D ) ;\r\nV_68 = F_9 ( V_72 , V_75 ) ;\r\nF_12 ( V_75 , V_72 , 0x01 ) ;\r\n} else {\r\nV_64 = F_9 ( V_15 , V_21 ) ;\r\nF_12 ( V_21 , V_15 , V_64 | 0xF0 ) ;\r\nV_65 = F_9 ( V_15 , V_26 ) ;\r\nF_12 ( V_26 , V_15 , V_65 & ( ~ 0x20 ) ) ;\r\nV_67 = F_9 ( V_72 , V_74 ) ;\r\nF_12 ( V_74 , V_72 , 0x1D ) ;\r\nV_69 = F_9 ( V_72 , V_76 ) ;\r\nF_12 ( V_76 , V_72 , 0x01 ) ;\r\n}\r\nV_44 = ( T_2 ) F_2 ( 0x09 ) ;\r\nif ( V_44 & 0x04 )\r\nV_70 = true ;\r\nif ( V_70 == false ) {\r\nif ( F_6 () )\r\nV_70 = true ;\r\n}\r\nF_12 ( V_21 , V_15 , V_64 ) ;\r\nF_12 ( V_74 , V_72 , V_67 ) ;\r\nif ( V_11 -> V_12 -> V_13 == V_71 ) {\r\nF_12 ( V_73 , V_72 , V_66 ) ;\r\nF_12 ( V_75 , V_72 , V_68 ) ;\r\n} else {\r\nF_12 ( V_26 , V_15 , V_65 ) ;\r\nF_12 ( V_76 , V_72 , V_69 ) ;\r\n}\r\nreturn V_70 ;\r\n}\r\nstatic int F_6 ( void )\r\n{\r\nT_2 V_77 , V_78 ;\r\nint V_79 ;\r\nF_4 ( V_7 L_7 ) ;\r\nV_79 = V_11 -> V_12 -> V_27 . V_30 ;\r\nV_11 -> V_12 -> V_27 . V_30 = 0xA0 ;\r\nV_77 = ( T_2 ) F_2 ( 0x00 ) ;\r\nV_78 = ( T_2 ) F_2 ( 0x01 ) ;\r\nif ( ( V_77 == 0 ) && ( V_78 == 0xFF ) ) {\r\nV_11 -> V_12 ->\r\nV_27 . V_30 = V_79 ;\r\nreturn V_80 ;\r\n}\r\nreturn false ;\r\n}\r\nstatic void T_1 F_7 (\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nint V_81 , V_79 ;\r\nunsigned char V_82 [ 18 ] ;\r\nF_4 ( V_7 L_8 ) ;\r\nV_79 = V_4 -> V_30 ;\r\nV_4 -> V_30 = 0xA0 ;\r\nfor ( V_81 = 0x25 ; V_81 < 0x6D ; V_81 ++ ) {\r\nswitch ( V_81 ) {\r\ncase 0x36 :\r\ncase 0x48 :\r\ncase 0x5A :\r\ncase 0x6C :\r\nF_15 ( V_81 , V_82 , 10 ) ;\r\nif ( ! ( V_82 [ 0 ] || V_82 [ 1 ] ) ) {\r\nif ( V_82 [ 3 ] == 0xFD ) {\r\nV_6 -> V_61 =\r\nV_82 [ 9 ] * 10 ;\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nF_4 ( V_7 L_9 ,\r\nV_6 -> V_61 ) ;\r\nV_4 -> V_30 = V_79 ;\r\n}\r\nvoid F_20 ( void )\r\n{\r\nif ( V_11 -> V_12 ->\r\nV_27 . V_83 == V_84 )\r\nF_12 ( V_85 , V_72 ,\r\nF_9 ( V_72 , V_85 ) | 0x08 ) ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nF_10 ( V_86 , V_15 , 0 , V_18 ) ;\r\nF_10 ( V_16 , V_15 , 0 , V_24 ) ;\r\nswitch ( V_11 -> V_12 -> V_13 ) {\r\ncase V_20 :\r\n{\r\nif ( ( V_11 -> V_60 -> V_87 == 1600 ) &&\r\n( V_11 -> V_60 -> V_88 ==\r\n1200 ) )\r\nF_10 ( V_89 , V_72 , 0x03 ,\r\nV_17 + V_18 + V_90 ) ;\r\nelse\r\nF_10 ( V_89 , V_72 , 0x07 ,\r\nV_17 + V_18 + V_90 ) ;\r\nbreak;\r\n}\r\ncase V_19 :\r\n{\r\nF_10 ( V_89 , V_72 , 0x07 ,\r\nV_17 + V_18 + V_90 + V_91 ) ;\r\nF_10 ( V_86 , V_15 , 0x02 , V_18 ) ;\r\nF_10 ( V_16 , V_15 , 0x10 , V_24 ) ;\r\nbreak;\r\n}\r\ndefault:\r\n{\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_22 ( void )\r\n{\r\nswitch ( V_11 -> V_12 -> V_13 ) {\r\ncase V_14 :\r\n{\r\nF_10 ( V_92 , V_72 , 0x03 , V_17 + V_18 ) ;\r\nbreak;\r\n}\r\ncase V_19 :\r\n{\r\nF_10 ( V_92 , V_72 , 0x08 ,\r\nV_17 + V_18 + V_90 + V_91 ) ;\r\nbreak;\r\n}\r\ncase V_20 :\r\n{\r\nF_10 ( V_92 , V_72 , 0x0F ,\r\nV_17 + V_18 + V_90 + V_91 ) ;\r\nbreak;\r\n}\r\ndefault:\r\n{\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid F_23 ( void )\r\n{\r\nT_2 V_44 ;\r\nswitch ( V_11 -> V_12 -> V_27 . V_83 ) {\r\ncase V_93 :\r\nF_10 ( V_73 , V_72 , 0x01 , V_17 ) ;\r\nF_10 ( V_94 , V_72 , 0x21 , V_17 + V_25 ) ;\r\nF_21 () ;\r\nif ( V_11 -> V_12 -> V_13 == V_71 )\r\nF_11 ( 0x88 , 0x3b ) ;\r\nelse\r\nF_24 ( V_72 , 0x91 , 0x00 , 0x20 ) ;\r\nbreak;\r\ncase V_95 :\r\nif ( V_11 -> V_12 -> V_13 == V_71 )\r\nF_10 ( V_75 , V_72 , 0x21 , V_17 + V_25 ) ;\r\nif ( V_11 -> V_12 -> V_13 == V_71 )\r\nF_11 ( 0x88 , 0x3b ) ;\r\nelse\r\nF_24 ( V_72 , 0x91 , 0x00 , 0x20 ) ;\r\nif ( V_96 == 1 ) {\r\nF_10 ( V_74 , V_72 , 0x1f , 0x1f ) ;\r\nF_10 ( V_97 , V_72 , 0x00 , V_22 + V_17 ) ;\r\nif ( V_98 == 24 ) {\r\nif ( V_99 == 1 )\r\nV_44 = 0x3F ;\r\nelse\r\nV_44 = 0x37 ;\r\nF_13 ( V_11 -> V_12 ->\r\nV_27 . V_32 ,\r\nV_11 -> V_12 ->\r\nV_27 . V_30 ,\r\n0x08 , V_44 ) ;\r\n}\r\n}\r\nbreak;\r\ncase V_100 :\r\nif ( V_11 -> V_12 -> V_13 != V_71 )\r\nF_24 ( V_72 , V_101 , 0x03 , 0x03 ) ;\r\nF_24 ( V_72 , 0x91 , 0x00 , 0x20 ) ;\r\nbreak;\r\ncase V_102 :\r\nif ( V_11 -> V_12 -> V_13 == V_71 )\r\nbreak;\r\nF_22 () ;\r\nF_24 ( V_72 , 0x91 , 0x00 , 0x20 ) ;\r\nbreak;\r\ncase V_84 :\r\nF_10 ( V_74 , V_72 , 0 , V_23 ) ;\r\nF_10 ( V_85 , V_72 , 0 , V_91 ) ;\r\nbreak;\r\n}\r\nif ( V_11 -> V_60 -> V_103 == V_104 ) {\r\nF_10 ( V_105 , V_72 , 0x00 , V_17 ) ;\r\n}\r\n}
