var searchData=
[
  ['pdkeyr',['PDKEYR',['../structFLASH__TypeDef.html#a17d6fcde53db4cb932b3fbfe08235b31',1,'FLASH_TypeDef']]],
  ['pecr',['PECR',['../structFLASH__TypeDef.html#a58afa3377dd5f4ffa93eb3da4c653cba',1,'FLASH_TypeDef::PECR()'],['../structI2C__TypeDef.html#a64c9036c1b58778cda97efa2e8a4be97',1,'I2C_TypeDef::PECR()']]],
  ['pekeyr',['PEKEYR',['../structFLASH__TypeDef.html#a3c470f54858e246365f56e5fe4d2a618',1,'FLASH_TypeDef']]],
  ['pendsv_5firqn',['PendSV_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32l073xx.h']]],
  ['periph_5fbase',['PERIPH_BASE',['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32l073xx.h']]],
  ['peripheral_5fdeclaration',['Peripheral_declaration',['../group__Peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition',['Peripheral_interrupt_number_definition',['../group__Peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap',['Peripheral_memory_map',['../group__Peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition',['Peripheral_Registers_Bits_Definition',['../group__Peripheral__Registers__Bits__Definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures',['Peripheral_registers_structures',['../group__Peripheral__registers__structures.html',1,'']]],
  ['pllmultable',['PLLMulTable',['../group__STM32L0xx__System__Private__Variables.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable():&#160;system_stm32l0xx.c'],['../group__STM32L0xx__System__Exported__types.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable():&#160;system_stm32l0xx.c']]],
  ['pol',['POL',['../structCRC__TypeDef.html#a0a6a8675609cee77ff162e575cfc74e8',1,'CRC_TypeDef']]],
  ['pr',['PR',['../structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR()'],['../structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR()']]],
  ['prer',['PRER',['../structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prgkeyr',['PRGKEYR',['../structFLASH__TypeDef.html#a98a43d6cc0dfca44214d5e78115e8c51',1,'FLASH_TypeDef']]],
  ['psc',['PSC',['../structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921',1,'TIM_TypeDef']]],
  ['pupdr',['PUPDR',['../structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['pvd_5firqn',['PVD_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fcsbf',['PWR_CR_CSBF',['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk',['PWR_CR_CSBF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fcwuf',['PWR_CR_CWUF',['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk',['PWR_CR_CWUF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fdbp',['PWR_CR_DBP',['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fdbp_5fmsk',['PWR_CR_DBP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fdseekoff',['PWR_CR_DSEEKOFF',['../group__Peripheral__Registers__Bits__Definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fdseekoff_5fmsk',['PWR_CR_DSEEKOFF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5ffwu',['PWR_CR_FWU',['../group__Peripheral__Registers__Bits__Definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5ffwu_5fmsk',['PWR_CR_FWU_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5flprun',['PWR_CR_LPRUN',['../group__Peripheral__Registers__Bits__Definition.html#gad420341e83bf995a581a42b49511e2ad',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5flprun_5fmsk',['PWR_CR_LPRUN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5flpsdsr',['PWR_CR_LPSDSR',['../group__Peripheral__Registers__Bits__Definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5flpsdsr_5fmsk',['PWR_CR_LPSDSR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpdds',['PWR_CR_PDDS',['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpdds_5fmsk',['PWR_CR_PDDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls',['PWR_CR_PLS',['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5f0',['PWR_CR_PLS_0',['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5f1',['PWR_CR_PLS_1',['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5f2',['PWR_CR_PLS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev0',['PWR_CR_PLS_LEV0',['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev1',['PWR_CR_PLS_LEV1',['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev2',['PWR_CR_PLS_LEV2',['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev3',['PWR_CR_PLS_LEV3',['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev4',['PWR_CR_PLS_LEV4',['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev5',['PWR_CR_PLS_LEV5',['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev6',['PWR_CR_PLS_LEV6',['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5flev7',['PWR_CR_PLS_LEV7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpls_5fmsk',['PWR_CR_PLS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpvde',['PWR_CR_PVDE',['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fpvde_5fmsk',['PWR_CR_PVDE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fulp',['PWR_CR_ULP',['../group__Peripheral__Registers__Bits__Definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fulp_5fmsk',['PWR_CR_ULP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fvos',['PWR_CR_VOS',['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fvos_5f0',['PWR_CR_VOS_0',['../group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fvos_5f1',['PWR_CR_VOS_1',['../group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'stm32l073xx.h']]],
  ['pwr_5fcr_5fvos_5fmsk',['PWR_CR_VOS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup1',['PWR_CSR_EWUP1',['../group__Peripheral__Registers__Bits__Definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup1_5fmsk',['PWR_CSR_EWUP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup2',['PWR_CSR_EWUP2',['../group__Peripheral__Registers__Bits__Definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup2_5fmsk',['PWR_CSR_EWUP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup3',['PWR_CSR_EWUP3',['../group__Peripheral__Registers__Bits__Definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fewup3_5fmsk',['PWR_CSR_EWUP3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fpvdo',['PWR_CSR_PVDO',['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk',['PWR_CSR_PVDO_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5freglpf',['PWR_CSR_REGLPF',['../group__Peripheral__Registers__Bits__Definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5freglpf_5fmsk',['PWR_CSR_REGLPF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fsbf',['PWR_CSR_SBF',['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk',['PWR_CSR_SBF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fvosf',['PWR_CSR_VOSF',['../group__Peripheral__Registers__Bits__Definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fvosf_5fmsk',['PWR_CSR_VOSF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fvrefintrdyf',['PWR_CSR_VREFINTRDYF',['../group__Peripheral__Registers__Bits__Definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_5fmsk',['PWR_CSR_VREFINTRDYF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fwuf',['PWR_CSR_WUF',['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32l073xx.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk',['PWR_CSR_WUF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga506641083e85de1202465b9be1712c24',1,'stm32l073xx.h']]],
  ['pwr_5fpvd_5fsupport',['PWR_PVD_SUPPORT',['../group__Peripheral__Registers__Bits__Definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'stm32l073xx.h']]],
  ['pwr_5ftypedef',['PWR_TypeDef',['../structPWR__TypeDef.html',1,'']]]
];
