INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:38:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 buffer11/dataReg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.558ns (23.117%)  route 5.182ns (76.883%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1514, unset)         0.508     0.508    buffer11/clk
    SLICE_X15Y155        FDRE                                         r  buffer11/dataReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer11/dataReg_reg[13]/Q
                         net (fo=4, routed)           0.484     1.208    buffer11/control/memEnd_valid_i_5[13]
    SLICE_X12Y151        LUT3 (Prop_lut3_I1_O)        0.043     1.251 f  buffer11/control/memEnd_valid_i_75/O
                         net (fo=1, routed)           0.326     1.577    cmpi0/buffer11_outs[13]
    SLICE_X13Y152        LUT6 (Prop_lut6_I4_O)        0.043     1.620 r  cmpi0/memEnd_valid_i_40/O
                         net (fo=1, routed)           0.379     1.999    cmpi0/memEnd_valid_i_40_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.195 r  cmpi0/memEnd_valid_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.195    cmpi0/memEnd_valid_reg_i_13_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.245 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.245    cmpi0/memEnd_valid_reg_i_4_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.295 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=78, routed)          0.408     2.703    init0/control/result[0]
    SLICE_X11Y157        LUT5 (Prop_lut5_I2_O)        0.043     2.746 r  init0/control/Memory[0][0]_i_2__12/O
                         net (fo=49, routed)          0.466     3.212    init0/control/dataReg_reg[0]
    SLICE_X6Y157         LUT5 (Prop_lut5_I0_O)        0.043     3.255 r  init0/control/transmitValue_i_5__4/O
                         net (fo=26, routed)          0.334     3.589    cmpi3/p_2_in
    SLICE_X6Y159         LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  cmpi3/Memory[3][0]_i_21/O
                         net (fo=1, routed)           0.251     3.883    cmpi3/Memory[3][0]_i_21_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.043     3.926 r  cmpi3/Memory[3][0]_i_11/O
                         net (fo=1, routed)           0.000     3.926    cmpi3/Memory[3][0]_i_11_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.183 r  cmpi3/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.183    cmpi3/Memory_reg[3][0]_i_4_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.290 r  cmpi3/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=12, routed)          0.342     4.632    buffer61/fifo/result[0]
    SLICE_X5Y163         LUT3 (Prop_lut3_I0_O)        0.123     4.755 r  buffer61/fifo/Head[1]_i_5__0/O
                         net (fo=1, routed)           0.161     4.916    buffer61/fifo/buffer61_outs
    SLICE_X7Y163         LUT6 (Prop_lut6_I5_O)        0.043     4.959 f  buffer61/fifo/Head[1]_i_4/O
                         net (fo=2, routed)           0.298     5.257    buffer6/Head_reg[0]_0
    SLICE_X4Y163         LUT6 (Prop_lut6_I2_O)        0.043     5.300 r  buffer6/transmitValue_i_3__23/O
                         net (fo=2, routed)           0.163     5.464    buffer6/transmitValue_i_3__23_n_0
    SLICE_X7Y163         LUT6 (Prop_lut6_I4_O)        0.043     5.507 r  buffer6/transmitValue_i_2__14/O
                         net (fo=3, routed)           0.409     5.915    buffer26/fifo/fullReg_i_9_1
    SLICE_X13Y161        LUT4 (Prop_lut4_I3_O)        0.043     5.958 r  buffer26/fifo/transmitValue_i_4__11/O
                         net (fo=2, routed)           0.214     6.173    buffer46/fifo/Full_reg_1
    SLICE_X13Y160        LUT6 (Prop_lut6_I1_O)        0.043     6.216 f  buffer46/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.210     6.426    fork6/control/generateBlocks[12].regblock/fork6_outs_2_ready
    SLICE_X13Y159        LUT6 (Prop_lut6_I2_O)        0.043     6.469 f  fork6/control/generateBlocks[12].regblock/fullReg_i_4/O
                         net (fo=25, routed)          0.284     6.753    buffer10/control/cmpi0_result_ready
    SLICE_X13Y156        LUT6 (Prop_lut6_I2_O)        0.043     6.796 r  buffer10/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.451     7.248    buffer11/E[0]
    SLICE_X12Y149        FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1514, unset)         0.483     6.183    buffer11/clk
    SLICE_X12Y149        FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X12Y149        FDRE (Setup_fdre_C_CE)      -0.169     5.978    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 -1.269    




