// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _get_line_bases_HH_
#define _get_line_bases_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "get_line_bases_hiFfa.h"
#include "get_line_bases_smGfk.h"

namespace ap_rtl {

struct get_line_bases : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > bottom_data_V_dout;
    sc_in< sc_logic > bottom_data_V_empty_n;
    sc_out< sc_logic > bottom_data_V_read;
    sc_out< sc_lv<3> > line_bases_address0;
    sc_out< sc_logic > line_bases_ce0;
    sc_out< sc_logic > line_bases_we0;
    sc_out< sc_lv<17> > line_bases_d0;
    sc_in< sc_lv<17> > line_bases_q0;
    sc_out< sc_lv<3> > line_bases_address1;
    sc_out< sc_logic > line_bases_ce1;
    sc_out< sc_logic > line_bases_we1;
    sc_out< sc_lv<17> > line_bases_d1;


    // Module declarations
    get_line_bases(sc_module_name name);
    SC_HAS_PROCESS(get_line_bases);

    ~get_line_bases();

    sc_trace_file* mVcdFile;

    get_line_bases_hiFfa* histogram_U;
    get_line_bases_smGfk* smoothed_U;
    sc_signal< sc_lv<38> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > histogram_address0;
    sc_signal< sc_logic > histogram_ce0;
    sc_signal< sc_logic > histogram_we0;
    sc_signal< sc_lv<8> > histogram_d0;
    sc_signal< sc_lv<8> > histogram_q0;
    sc_signal< sc_lv<9> > histogram_address1;
    sc_signal< sc_logic > histogram_ce1;
    sc_signal< sc_logic > histogram_we1;
    sc_signal< sc_lv<8> > histogram_d1;
    sc_signal< sc_lv<8> > histogram_q1;
    sc_signal< sc_lv<9> > smoothed_address0;
    sc_signal< sc_logic > smoothed_ce0;
    sc_signal< sc_logic > smoothed_we0;
    sc_signal< sc_lv<8> > smoothed_d0;
    sc_signal< sc_lv<8> > smoothed_q0;
    sc_signal< sc_logic > bottom_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > icmp_ln18_reg_875;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage5;
    sc_signal< bool > ap_block_pp1_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage6;
    sc_signal< bool > ap_block_pp1_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage7;
    sc_signal< bool > ap_block_pp1_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage8;
    sc_signal< bool > ap_block_pp1_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage9;
    sc_signal< bool > ap_block_pp1_stage9;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage10;
    sc_signal< bool > ap_block_pp1_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage11;
    sc_signal< bool > ap_block_pp1_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage12;
    sc_signal< bool > ap_block_pp1_stage12;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage13;
    sc_signal< bool > ap_block_pp1_stage13;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage14;
    sc_signal< bool > ap_block_pp1_stage14;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage15;
    sc_signal< bool > ap_block_pp1_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage16;
    sc_signal< bool > ap_block_pp1_stage16;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage17;
    sc_signal< bool > ap_block_pp1_stage17;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage18;
    sc_signal< bool > ap_block_pp1_stage18;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage19;
    sc_signal< bool > ap_block_pp1_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage20;
    sc_signal< bool > ap_block_pp1_stage20;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage21;
    sc_signal< bool > ap_block_pp1_stage21;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage22;
    sc_signal< bool > ap_block_pp1_stage22;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<9> > h_0_i_i_reg_274;
    sc_signal< sc_lv<3> > i1_0_i_reg_320;
    sc_signal< sc_lv<9> > i_fu_455_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln18_fu_466_p2;
    sc_signal< bool > ap_block_state4_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > h_fu_472_p2;
    sc_signal< sc_lv<9> > h_reg_879;
    sc_signal< sc_lv<9> > histogram_addr_1_reg_884;
    sc_signal< sc_lv<9> > histogram_addr_1_reg_884_pp1_iter1_reg;
    sc_signal< sc_lv<1> > grp_fu_391_p2;
    sc_signal< sc_lv<1> > icmp_ln895_reg_890;
    sc_signal< bool > ap_block_state5_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln895_3_reg_894;
    sc_signal< bool > ap_block_state6_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state29_pp1_stage2_iter1;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln895_4_reg_898;
    sc_signal< bool > ap_block_state7_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state30_pp1_stage3_iter1;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln895_5_reg_902;
    sc_signal< bool > ap_block_state8_pp1_stage4_iter0;
    sc_signal< bool > ap_block_state31_pp1_stage4_iter1;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln895_6_reg_906;
    sc_signal< bool > ap_block_state9_pp1_stage5_iter0;
    sc_signal< bool > ap_block_state32_pp1_stage5_iter1;
    sc_signal< bool > ap_block_pp1_stage5_11001;
    sc_signal< sc_lv<1> > icmp_ln895_7_reg_910;
    sc_signal< bool > ap_block_state10_pp1_stage6_iter0;
    sc_signal< bool > ap_block_state33_pp1_stage6_iter1;
    sc_signal< bool > ap_block_pp1_stage6_11001;
    sc_signal< sc_lv<1> > icmp_ln895_8_reg_914;
    sc_signal< bool > ap_block_state11_pp1_stage7_iter0;
    sc_signal< bool > ap_block_state34_pp1_stage7_iter1;
    sc_signal< bool > ap_block_pp1_stage7_11001;
    sc_signal< sc_lv<1> > icmp_ln895_9_reg_918;
    sc_signal< bool > ap_block_state12_pp1_stage8_iter0;
    sc_signal< bool > ap_block_state35_pp1_stage8_iter1;
    sc_signal< bool > ap_block_pp1_stage8_11001;
    sc_signal< sc_lv<1> > icmp_ln895_10_reg_922;
    sc_signal< bool > ap_block_state13_pp1_stage9_iter0;
    sc_signal< bool > ap_block_state36_pp1_stage9_iter1;
    sc_signal< bool > ap_block_pp1_stage9_11001;
    sc_signal< sc_lv<1> > icmp_ln895_11_reg_926;
    sc_signal< bool > ap_block_state14_pp1_stage10_iter0;
    sc_signal< bool > ap_block_state37_pp1_stage10_iter1;
    sc_signal< bool > ap_block_pp1_stage10_11001;
    sc_signal< sc_lv<1> > icmp_ln895_12_reg_930;
    sc_signal< bool > ap_block_state15_pp1_stage11_iter0;
    sc_signal< bool > ap_block_state38_pp1_stage11_iter1;
    sc_signal< bool > ap_block_pp1_stage11_11001;
    sc_signal< sc_lv<1> > icmp_ln895_13_reg_934;
    sc_signal< bool > ap_block_state16_pp1_stage12_iter0;
    sc_signal< bool > ap_block_state39_pp1_stage12_iter1;
    sc_signal< bool > ap_block_pp1_stage12_11001;
    sc_signal< sc_lv<1> > icmp_ln895_14_reg_938;
    sc_signal< bool > ap_block_state17_pp1_stage13_iter0;
    sc_signal< bool > ap_block_state40_pp1_stage13_iter1;
    sc_signal< bool > ap_block_pp1_stage13_11001;
    sc_signal< sc_lv<1> > icmp_ln895_15_reg_942;
    sc_signal< bool > ap_block_state18_pp1_stage14_iter0;
    sc_signal< bool > ap_block_state41_pp1_stage14_iter1;
    sc_signal< bool > ap_block_pp1_stage14_11001;
    sc_signal< sc_lv<1> > icmp_ln895_16_reg_946;
    sc_signal< bool > ap_block_state19_pp1_stage15_iter0;
    sc_signal< bool > ap_block_state42_pp1_stage15_iter1;
    sc_signal< bool > ap_block_pp1_stage15_11001;
    sc_signal< sc_lv<1> > icmp_ln895_17_reg_950;
    sc_signal< bool > ap_block_state20_pp1_stage16_iter0;
    sc_signal< bool > ap_block_state43_pp1_stage16_iter1;
    sc_signal< bool > ap_block_pp1_stage16_11001;
    sc_signal< sc_lv<1> > icmp_ln895_18_reg_954;
    sc_signal< bool > ap_block_state21_pp1_stage17_iter0;
    sc_signal< bool > ap_block_state44_pp1_stage17_iter1;
    sc_signal< bool > ap_block_pp1_stage17_11001;
    sc_signal< sc_lv<1> > icmp_ln895_19_reg_958;
    sc_signal< bool > ap_block_state22_pp1_stage18_iter0;
    sc_signal< bool > ap_block_state45_pp1_stage18_iter1;
    sc_signal< bool > ap_block_pp1_stage18_11001;
    sc_signal< sc_lv<1> > icmp_ln895_20_reg_962;
    sc_signal< bool > ap_block_state23_pp1_stage19_iter0;
    sc_signal< bool > ap_block_state46_pp1_stage19_iter1;
    sc_signal< bool > ap_block_pp1_stage19_11001;
    sc_signal< sc_lv<1> > icmp_ln895_21_reg_966;
    sc_signal< bool > ap_block_state24_pp1_stage20_iter0;
    sc_signal< bool > ap_block_state47_pp1_stage20_iter1;
    sc_signal< bool > ap_block_pp1_stage20_11001;
    sc_signal< sc_lv<1> > icmp_ln895_22_reg_970;
    sc_signal< bool > ap_block_state25_pp1_stage21_iter0;
    sc_signal< bool > ap_block_state48_pp1_stage21_iter1;
    sc_signal< bool > ap_block_pp1_stage21_11001;
    sc_signal< sc_lv<1> > icmp_ln895_23_reg_974;
    sc_signal< bool > ap_block_state26_pp1_stage22_iter0;
    sc_signal< bool > ap_block_state49_pp1_stage22_iter1;
    sc_signal< bool > ap_block_pp1_stage22_11001;
    sc_signal< sc_lv<1> > icmp_ln895_24_reg_978;
    sc_signal< sc_lv<1> > icmp_ln36_fu_483_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<9> > y_fu_489_p2;
    sc_signal< sc_lv<9> > y_reg_986;
    sc_signal< sc_lv<10> > zext_ln38_fu_495_p1;
    sc_signal< sc_lv<10> > zext_ln38_reg_991;
    sc_signal< sc_lv<5> > x_fu_505_p2;
    sc_signal< sc_lv<5> > x_reg_999;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<10> > tmp_fu_525_p2;
    sc_signal< sc_lv<10> > tmp_reg_1004;
    sc_signal< sc_lv<1> > icmp_ln38_fu_499_p2;
    sc_signal< sc_lv<16> > total_1_fu_589_p3;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<1> > icmp_ln47_fu_597_p2;
    sc_signal< sc_lv<1> > icmp_ln47_reg_1020;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state56_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<3> > i_4_fu_603_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<3> > line_bases_addr_1_reg_1029;
    sc_signal< sc_lv<16> > zext_ln53_fu_625_p1;
    sc_signal< sc_lv<16> > zext_ln53_reg_1058;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<9> > i_5_fu_635_p2;
    sc_signal< sc_lv<9> > i_5_reg_1069;
    sc_signal< sc_lv<1> > icmp_ln53_fu_629_p2;
    sc_signal< sc_lv<8> > smoothed_load_reg_1082;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<3> > line_bases_addr_2_reg_1091;
    sc_signal< sc_lv<1> > icmp_ln54_fu_646_p2;
    sc_signal< sc_lv<1> > icmp_ln54_1_fu_652_p2;
    sc_signal< sc_lv<17> > line_bases_load_1_reg_1097;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<16> > trunc_ln61_fu_689_p1;
    sc_signal< sc_lv<16> > trunc_ln61_reg_1103;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<1> > grp_fu_430_p2;
    sc_signal< sc_lv<1> > icmp_ln72_fu_698_p2;
    sc_signal< sc_lv<1> > flag_meceta_0_i_load_load_fu_719_p1;
    sc_signal< sc_lv<16> > last_max_dist_fu_856_p2;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state4;
    sc_signal< bool > ap_block_pp1_stage22_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state55;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<9> > i_0_i_reg_263;
    sc_signal< sc_lv<1> > icmp_ln30_fu_449_p2;
    sc_signal< sc_lv<9> > ap_phi_mux_h_0_i_i_phi_fu_278_p4;
    sc_signal< sc_lv<9> > y_0_i_reg_285;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<5> > x_0_i_reg_297;
    sc_signal< sc_lv<16> > total_0_i_reg_308;
    sc_signal< sc_lv<16> > last_max_dist_0_i_reg_331;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<9> > i2_0_i_reg_343;
    sc_signal< sc_lv<16> > last_max_dist_6_i_reg_355;
    sc_signal< sc_lv<1> > icmp_ln62_fu_801_p2;
    sc_signal< sc_lv<1> > icmp_ln75_fu_769_p2;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<1> > and_ln86_fu_837_p2;
    sc_signal< sc_lv<64> > zext_ln31_fu_461_p1;
    sc_signal< sc_lv<64> > zext_ln21_fu_478_p1;
    sc_signal< sc_lv<64> > zext_ln41_fu_534_p1;
    sc_signal< sc_lv<64> > zext_ln43_fu_550_p1;
    sc_signal< sc_lv<64> > zext_ln48_fu_609_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln54_fu_641_p1;
    sc_signal< sc_lv<64> > sext_ln61_fu_671_p1;
    sc_signal< sc_lv<64> > zext_ln61_1_fu_693_p1;
    sc_signal< sc_lv<64> > sext_ln86_fu_732_p1;
    sc_signal< sc_lv<64> > zext_ln76_fu_787_p1;
    sc_signal< sc_lv<64> > zext_ln65_fu_807_p1;
    sc_signal< sc_lv<64> > zext_ln87_fu_843_p1;
    sc_signal< sc_lv<1> > flag_meceta_0_i_fu_118;
    sc_signal< sc_lv<8> > line_counter_3_fu_122;
    sc_signal< sc_lv<8> > grp_fu_438_p2;
    sc_signal< sc_lv<16> > meceta_counter_1_fu_126;
    sc_signal< sc_lv<16> > meceta_counter_fu_703_p2;
    sc_signal< sc_lv<8> > grp_fu_397_p2;
    sc_signal< sc_lv<8> > grp_fu_404_p2;
    sc_signal< sc_lv<17> > tmp_43_fu_614_p4;
    sc_signal< sc_lv<17> > gep84345_part_set_i_fu_676_p3;
    sc_signal< sc_lv<17> > line_bases_y_3_addr1_1_fu_775_p5;
    sc_signal< sc_lv<17> > line_bases_active_3_2_fu_792_p3;
    sc_signal< sc_lv<17> > line_bases_active_3_1_fu_812_p3;
    sc_signal< sc_lv<17> > line_bases_y_3_addr1_fu_820_p5;
    sc_signal< sc_lv<17> > line_bases_active_3_3_fu_848_p3;
    sc_signal< sc_lv<4> > trunc_ln39_fu_511_p1;
    sc_signal< sc_lv<4> > xor_ln39_fu_515_p2;
    sc_signal< sc_lv<10> > sext_ln39_1_fu_521_p1;
    sc_signal< sc_lv<32> > sext_ln39_fu_530_p1;
    sc_signal< sc_lv<1> > tmp_44_fu_555_p3;
    sc_signal< sc_lv<1> > icmp_ln40_fu_568_p2;
    sc_signal< sc_lv<1> > xor_ln40_fu_562_p2;
    sc_signal< sc_lv<16> > zext_ln41_1_fu_579_p1;
    sc_signal< sc_lv<1> > and_ln40_fu_573_p2;
    sc_signal< sc_lv<16> > total_fu_583_p2;
    sc_signal< sc_lv<9> > zext_ln61_fu_661_p1;
    sc_signal< sc_lv<9> > add_ln61_fu_665_p2;
    sc_signal< sc_lv<10> > zext_ln86_fu_722_p1;
    sc_signal< sc_lv<10> > add_ln86_fu_726_p2;
    sc_signal< sc_lv<15> > lshr_ln_fu_737_p4;
    sc_signal< sc_lv<16> > zext_ln74_fu_747_p1;
    sc_signal< sc_lv<16> > p_tmp_fu_751_p2;
    sc_signal< sc_lv<17> > zext_ln75_cast_i_fu_756_p1;
    sc_signal< sc_lv<17> > zext_ln75_fu_760_p1;
    sc_signal< sc_lv<17> > sub_ln75_fu_763_p2;
    sc_signal< sc_lv<1> > icmp_ln86_1_fu_831_p2;
    sc_signal< sc_lv<38> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< bool > ap_block_pp1_stage5_subdone;
    sc_signal< bool > ap_block_pp1_stage6_subdone;
    sc_signal< bool > ap_block_pp1_stage7_subdone;
    sc_signal< bool > ap_block_pp1_stage8_subdone;
    sc_signal< bool > ap_block_pp1_stage9_subdone;
    sc_signal< bool > ap_block_pp1_stage10_subdone;
    sc_signal< bool > ap_block_pp1_stage11_subdone;
    sc_signal< bool > ap_block_pp1_stage12_subdone;
    sc_signal< bool > ap_block_pp1_stage13_subdone;
    sc_signal< bool > ap_block_pp1_stage14_subdone;
    sc_signal< bool > ap_block_pp1_stage15_subdone;
    sc_signal< bool > ap_block_pp1_stage16_subdone;
    sc_signal< bool > ap_block_pp1_stage17_subdone;
    sc_signal< bool > ap_block_pp1_stage18_subdone;
    sc_signal< bool > ap_block_pp1_stage19_subdone;
    sc_signal< bool > ap_block_pp1_stage20_subdone;
    sc_signal< bool > ap_block_pp1_stage21_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<38> ap_ST_fsm_state1;
    static const sc_lv<38> ap_ST_fsm_state2;
    static const sc_lv<38> ap_ST_fsm_state3;
    static const sc_lv<38> ap_ST_fsm_pp1_stage0;
    static const sc_lv<38> ap_ST_fsm_pp1_stage1;
    static const sc_lv<38> ap_ST_fsm_pp1_stage2;
    static const sc_lv<38> ap_ST_fsm_pp1_stage3;
    static const sc_lv<38> ap_ST_fsm_pp1_stage4;
    static const sc_lv<38> ap_ST_fsm_pp1_stage5;
    static const sc_lv<38> ap_ST_fsm_pp1_stage6;
    static const sc_lv<38> ap_ST_fsm_pp1_stage7;
    static const sc_lv<38> ap_ST_fsm_pp1_stage8;
    static const sc_lv<38> ap_ST_fsm_pp1_stage9;
    static const sc_lv<38> ap_ST_fsm_pp1_stage10;
    static const sc_lv<38> ap_ST_fsm_pp1_stage11;
    static const sc_lv<38> ap_ST_fsm_pp1_stage12;
    static const sc_lv<38> ap_ST_fsm_pp1_stage13;
    static const sc_lv<38> ap_ST_fsm_pp1_stage14;
    static const sc_lv<38> ap_ST_fsm_pp1_stage15;
    static const sc_lv<38> ap_ST_fsm_pp1_stage16;
    static const sc_lv<38> ap_ST_fsm_pp1_stage17;
    static const sc_lv<38> ap_ST_fsm_pp1_stage18;
    static const sc_lv<38> ap_ST_fsm_pp1_stage19;
    static const sc_lv<38> ap_ST_fsm_pp1_stage20;
    static const sc_lv<38> ap_ST_fsm_pp1_stage21;
    static const sc_lv<38> ap_ST_fsm_pp1_stage22;
    static const sc_lv<38> ap_ST_fsm_state51;
    static const sc_lv<38> ap_ST_fsm_state52;
    static const sc_lv<38> ap_ST_fsm_state53;
    static const sc_lv<38> ap_ST_fsm_state54;
    static const sc_lv<38> ap_ST_fsm_pp2_stage0;
    static const sc_lv<38> ap_ST_fsm_state57;
    static const sc_lv<38> ap_ST_fsm_state58;
    static const sc_lv<38> ap_ST_fsm_state59;
    static const sc_lv<38> ap_ST_fsm_state60;
    static const sc_lv<38> ap_ST_fsm_state61;
    static const sc_lv<38> ap_ST_fsm_state62;
    static const sc_lv<38> ap_ST_fsm_state63;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_140;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<10> ap_const_lv10_140;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<17> ap_const_lv17_33;
    static const sc_lv<16> ap_const_lv16_34;
    static const sc_lv<16> ap_const_lv16_33;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln61_fu_665_p2();
    void thread_add_ln86_fu_726_p2();
    void thread_and_ln40_fu_573_p2();
    void thread_and_ln86_fu_837_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage10();
    void thread_ap_CS_fsm_pp1_stage11();
    void thread_ap_CS_fsm_pp1_stage12();
    void thread_ap_CS_fsm_pp1_stage13();
    void thread_ap_CS_fsm_pp1_stage14();
    void thread_ap_CS_fsm_pp1_stage15();
    void thread_ap_CS_fsm_pp1_stage16();
    void thread_ap_CS_fsm_pp1_stage17();
    void thread_ap_CS_fsm_pp1_stage18();
    void thread_ap_CS_fsm_pp1_stage19();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage20();
    void thread_ap_CS_fsm_pp1_stage21();
    void thread_ap_CS_fsm_pp1_stage22();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp1_stage6();
    void thread_ap_CS_fsm_pp1_stage7();
    void thread_ap_CS_fsm_pp1_stage8();
    void thread_ap_CS_fsm_pp1_stage9();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage10();
    void thread_ap_block_pp1_stage10_11001();
    void thread_ap_block_pp1_stage10_subdone();
    void thread_ap_block_pp1_stage11();
    void thread_ap_block_pp1_stage11_11001();
    void thread_ap_block_pp1_stage11_subdone();
    void thread_ap_block_pp1_stage12();
    void thread_ap_block_pp1_stage12_11001();
    void thread_ap_block_pp1_stage12_subdone();
    void thread_ap_block_pp1_stage13();
    void thread_ap_block_pp1_stage13_11001();
    void thread_ap_block_pp1_stage13_subdone();
    void thread_ap_block_pp1_stage14();
    void thread_ap_block_pp1_stage14_11001();
    void thread_ap_block_pp1_stage14_subdone();
    void thread_ap_block_pp1_stage15();
    void thread_ap_block_pp1_stage15_11001();
    void thread_ap_block_pp1_stage15_subdone();
    void thread_ap_block_pp1_stage16();
    void thread_ap_block_pp1_stage16_11001();
    void thread_ap_block_pp1_stage16_subdone();
    void thread_ap_block_pp1_stage17();
    void thread_ap_block_pp1_stage17_11001();
    void thread_ap_block_pp1_stage17_subdone();
    void thread_ap_block_pp1_stage18();
    void thread_ap_block_pp1_stage18_11001();
    void thread_ap_block_pp1_stage18_subdone();
    void thread_ap_block_pp1_stage19();
    void thread_ap_block_pp1_stage19_11001();
    void thread_ap_block_pp1_stage19_subdone();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage20();
    void thread_ap_block_pp1_stage20_11001();
    void thread_ap_block_pp1_stage20_subdone();
    void thread_ap_block_pp1_stage21();
    void thread_ap_block_pp1_stage21_11001();
    void thread_ap_block_pp1_stage21_subdone();
    void thread_ap_block_pp1_stage22();
    void thread_ap_block_pp1_stage22_11001();
    void thread_ap_block_pp1_stage22_subdone();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_pp1_stage5();
    void thread_ap_block_pp1_stage5_11001();
    void thread_ap_block_pp1_stage5_subdone();
    void thread_ap_block_pp1_stage6();
    void thread_ap_block_pp1_stage6_11001();
    void thread_ap_block_pp1_stage6_subdone();
    void thread_ap_block_pp1_stage7();
    void thread_ap_block_pp1_stage7_11001();
    void thread_ap_block_pp1_stage7_subdone();
    void thread_ap_block_pp1_stage8();
    void thread_ap_block_pp1_stage8_11001();
    void thread_ap_block_pp1_stage8_subdone();
    void thread_ap_block_pp1_stage9();
    void thread_ap_block_pp1_stage9_11001();
    void thread_ap_block_pp1_stage9_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp1_stage6_iter0();
    void thread_ap_block_state11_pp1_stage7_iter0();
    void thread_ap_block_state12_pp1_stage8_iter0();
    void thread_ap_block_state13_pp1_stage9_iter0();
    void thread_ap_block_state14_pp1_stage10_iter0();
    void thread_ap_block_state15_pp1_stage11_iter0();
    void thread_ap_block_state16_pp1_stage12_iter0();
    void thread_ap_block_state17_pp1_stage13_iter0();
    void thread_ap_block_state18_pp1_stage14_iter0();
    void thread_ap_block_state19_pp1_stage15_iter0();
    void thread_ap_block_state20_pp1_stage16_iter0();
    void thread_ap_block_state21_pp1_stage17_iter0();
    void thread_ap_block_state22_pp1_stage18_iter0();
    void thread_ap_block_state23_pp1_stage19_iter0();
    void thread_ap_block_state24_pp1_stage20_iter0();
    void thread_ap_block_state25_pp1_stage21_iter0();
    void thread_ap_block_state26_pp1_stage22_iter0();
    void thread_ap_block_state27_pp1_stage0_iter1();
    void thread_ap_block_state28_pp1_stage1_iter1();
    void thread_ap_block_state29_pp1_stage2_iter1();
    void thread_ap_block_state30_pp1_stage3_iter1();
    void thread_ap_block_state31_pp1_stage4_iter1();
    void thread_ap_block_state32_pp1_stage5_iter1();
    void thread_ap_block_state33_pp1_stage6_iter1();
    void thread_ap_block_state34_pp1_stage7_iter1();
    void thread_ap_block_state35_pp1_stage8_iter1();
    void thread_ap_block_state36_pp1_stage9_iter1();
    void thread_ap_block_state37_pp1_stage10_iter1();
    void thread_ap_block_state38_pp1_stage11_iter1();
    void thread_ap_block_state39_pp1_stage12_iter1();
    void thread_ap_block_state40_pp1_stage13_iter1();
    void thread_ap_block_state41_pp1_stage14_iter1();
    void thread_ap_block_state42_pp1_stage15_iter1();
    void thread_ap_block_state43_pp1_stage16_iter1();
    void thread_ap_block_state44_pp1_stage17_iter1();
    void thread_ap_block_state45_pp1_stage18_iter1();
    void thread_ap_block_state46_pp1_stage19_iter1();
    void thread_ap_block_state47_pp1_stage20_iter1();
    void thread_ap_block_state48_pp1_stage21_iter1();
    void thread_ap_block_state49_pp1_stage22_iter1();
    void thread_ap_block_state4_pp1_stage0_iter0();
    void thread_ap_block_state50_pp1_stage0_iter2();
    void thread_ap_block_state55_pp2_stage0_iter0();
    void thread_ap_block_state56_pp2_stage0_iter1();
    void thread_ap_block_state5_pp1_stage1_iter0();
    void thread_ap_block_state6_pp1_stage2_iter0();
    void thread_ap_block_state7_pp1_stage3_iter0();
    void thread_ap_block_state8_pp1_stage4_iter0();
    void thread_ap_block_state9_pp1_stage5_iter0();
    void thread_ap_condition_pp1_exit_iter0_state4();
    void thread_ap_condition_pp2_exit_iter0_state55();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_h_0_i_i_phi_fu_278_p4();
    void thread_ap_ready();
    void thread_bottom_data_V_blk_n();
    void thread_bottom_data_V_read();
    void thread_flag_meceta_0_i_load_load_fu_719_p1();
    void thread_gep84345_part_set_i_fu_676_p3();
    void thread_grp_fu_391_p2();
    void thread_grp_fu_397_p2();
    void thread_grp_fu_404_p2();
    void thread_grp_fu_430_p2();
    void thread_grp_fu_438_p2();
    void thread_h_fu_472_p2();
    void thread_histogram_address0();
    void thread_histogram_address1();
    void thread_histogram_ce0();
    void thread_histogram_ce1();
    void thread_histogram_d0();
    void thread_histogram_d1();
    void thread_histogram_we0();
    void thread_histogram_we1();
    void thread_i_4_fu_603_p2();
    void thread_i_5_fu_635_p2();
    void thread_i_fu_455_p2();
    void thread_icmp_ln18_fu_466_p2();
    void thread_icmp_ln30_fu_449_p2();
    void thread_icmp_ln36_fu_483_p2();
    void thread_icmp_ln38_fu_499_p2();
    void thread_icmp_ln40_fu_568_p2();
    void thread_icmp_ln47_fu_597_p2();
    void thread_icmp_ln53_fu_629_p2();
    void thread_icmp_ln54_1_fu_652_p2();
    void thread_icmp_ln54_fu_646_p2();
    void thread_icmp_ln62_fu_801_p2();
    void thread_icmp_ln72_fu_698_p2();
    void thread_icmp_ln75_fu_769_p2();
    void thread_icmp_ln86_1_fu_831_p2();
    void thread_last_max_dist_fu_856_p2();
    void thread_line_bases_active_3_1_fu_812_p3();
    void thread_line_bases_active_3_2_fu_792_p3();
    void thread_line_bases_active_3_3_fu_848_p3();
    void thread_line_bases_address0();
    void thread_line_bases_address1();
    void thread_line_bases_ce0();
    void thread_line_bases_ce1();
    void thread_line_bases_d0();
    void thread_line_bases_d1();
    void thread_line_bases_we0();
    void thread_line_bases_we1();
    void thread_line_bases_y_3_addr1_1_fu_775_p5();
    void thread_line_bases_y_3_addr1_fu_820_p5();
    void thread_lshr_ln_fu_737_p4();
    void thread_meceta_counter_fu_703_p2();
    void thread_p_tmp_fu_751_p2();
    void thread_sext_ln39_1_fu_521_p1();
    void thread_sext_ln39_fu_530_p1();
    void thread_sext_ln61_fu_671_p1();
    void thread_sext_ln86_fu_732_p1();
    void thread_smoothed_address0();
    void thread_smoothed_ce0();
    void thread_smoothed_d0();
    void thread_smoothed_we0();
    void thread_sub_ln75_fu_763_p2();
    void thread_tmp_43_fu_614_p4();
    void thread_tmp_44_fu_555_p3();
    void thread_tmp_fu_525_p2();
    void thread_total_1_fu_589_p3();
    void thread_total_fu_583_p2();
    void thread_trunc_ln39_fu_511_p1();
    void thread_trunc_ln61_fu_689_p1();
    void thread_x_fu_505_p2();
    void thread_xor_ln39_fu_515_p2();
    void thread_xor_ln40_fu_562_p2();
    void thread_y_fu_489_p2();
    void thread_zext_ln21_fu_478_p1();
    void thread_zext_ln31_fu_461_p1();
    void thread_zext_ln38_fu_495_p1();
    void thread_zext_ln41_1_fu_579_p1();
    void thread_zext_ln41_fu_534_p1();
    void thread_zext_ln43_fu_550_p1();
    void thread_zext_ln48_fu_609_p1();
    void thread_zext_ln53_fu_625_p1();
    void thread_zext_ln54_fu_641_p1();
    void thread_zext_ln61_1_fu_693_p1();
    void thread_zext_ln61_fu_661_p1();
    void thread_zext_ln65_fu_807_p1();
    void thread_zext_ln74_fu_747_p1();
    void thread_zext_ln75_cast_i_fu_756_p1();
    void thread_zext_ln75_fu_760_p1();
    void thread_zext_ln76_fu_787_p1();
    void thread_zext_ln86_fu_722_p1();
    void thread_zext_ln87_fu_843_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
