$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $scope module cosim_wrapper $end
   $scope module external_module $end
    $var wire 1 # clk $end
    $var wire 1 $ push_valid $end
    $var wire 8 % push_data [7:0] $end
    $var wire 8 & sampled [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
b00000000 &
#1
#5000
1#
#5001
1$
#5002
#10000
0#
#10001
#15000
1#
#15001
0$
b00000001 %
#15002
#20000
0#
#20001
#25000
1#
#25001
1$
b00000010 %
#25002
#30000
0#
#30001
#35000
1#
b00000010 &
#35001
0$
b00000011 %
#35002
#40000
0#
#40001
#45000
1#
#45001
1$
b00000100 %
#45002
#50000
0#
#50001
#55000
1#
b00000100 &
#55001
0$
b00000101 %
#55002
#60000
0#
#60001
#65000
1#
#65001
1$
b00000110 %
#65002
#70000
0#
#70001
#75000
1#
b00000110 &
#75001
0$
b00000111 %
#75002
#80000
0#
#80001
#85000
1#
#85001
1$
b00001000 %
#85002
#90000
0#
#90001
#95000
1#
b00001000 &
#95001
0$
b00001001 %
#95002
#100000
0#
#100001
#100002
