---
title: "gem5.components.processors.base_cpu_core.html"
parent: sphinx-docs
permalink: /documentation/general_docs/sphinx_docs/gem5.components.processors.base_cpu_core.html
---
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>gem5.components.processors.base_cpu_core module &#8212; gem5  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=cb25574f" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="gem5.components.processors.base_cpu_processor module" href="gem5.components.processors.base_cpu_processor.html" />
    <link rel="prev" title="gem5.components.processors.abstract_processor module" href="gem5.components.processors.abstract_processor.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="module-gem5.components.processors.base_cpu_core">
<span id="gem5-components-processors-base-cpu-core-module"></span><h1>gem5.components.processors.base_cpu_core module<a class="headerlink" href="#module-gem5.components.processors.base_cpu_core" title="Link to this heading">¶</a></h1>
<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.processors.base_cpu_core.</span></span><span class="sig-name descname"><span class="pre">BaseCPUCore</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">core</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BaseCPU</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">isa</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="gem5.isas.html#gem5.isas.ISA" title="gem5.isas.ISA"><span class="pre">ISA</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="gem5.components.processors.abstract_core.html#gem5.components.processors.abstract_core.AbstractCore" title="gem5.components.processors.abstract_core.AbstractCore"><code class="xref py py-class docutils literal notranslate"><span class="pre">AbstractCore</span></code></a></p>
<p>An stdlib AbstractCore subclass which wraps a BaseCPU SimObject type.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.add_pc_tracker_probe">
<span class="sig-name descname"><span class="pre">add_pc_tracker_probe</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">target_pair</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">PcCountPair</span><span class="p"><span class="pre">]</span></span></span></em>, <em class="sig-param"><span class="n"><span class="pre">manager</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">PcCountTrackerManager</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.add_pc_tracker_probe" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.connect_dcache">
<span class="sig-name descname"><span class="pre">connect_dcache</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.connect_dcache" title="Link to this definition">¶</a></dt>
<dd><p>This function should connect the response port from the data cache to
the right request port on the core.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>port</strong> – The response port from the icache to connect to.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.connect_icache">
<span class="sig-name descname"><span class="pre">connect_icache</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.connect_icache" title="Link to this definition">¶</a></dt>
<dd><p>This function should connect the response port from the instruction
cache to the right request port on the core.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>port</strong> – The response port from the icache to connect to.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.connect_interrupt">
<span class="sig-name descname"><span class="pre">connect_interrupt</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">interrupt_requestor</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">interrupt_responce</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.connect_interrupt" title="Link to this definition">¶</a></dt>
<dd><p>Connect the core interrupts to the interrupt controller</p>
<p>This function is usually called from the cache hierarchy since the
optional ports can be implemented as cache ports.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.connect_walker_ports">
<span class="sig-name descname"><span class="pre">connect_walker_ports</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port1</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">port2</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.connect_walker_ports" title="Link to this definition">¶</a></dt>
<dd><p>Connect the response port from <code class="docutils literal notranslate"><span class="pre">itb</span></code> and <code class="docutils literal notranslate"><span class="pre">dtb</span></code> to their respective request
ports in the core.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>port1</strong> – The response port from <code class="docutils literal notranslate"><span class="pre">itb</span></code> walker to connect to.</p></li>
<li><p><strong>port2</strong> – The response port from <code class="docutils literal notranslate"><span class="pre">dtb</span></code> walker to connect to.</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.get_isa">
<span class="sig-name descname"><span class="pre">get_isa</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="gem5.isas.html#gem5.isas.ISA" title="gem5.isas.ISA"><span class="pre">ISA</span></a></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.get_isa" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.get_mmu">
<span class="sig-name descname"><span class="pre">get_mmu</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">BaseMMU</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.get_mmu" title="Link to this definition">¶</a></dt>
<dd><p>Return the MMU for this core.</p>
<p>This is used in the board to setup system-specific MMU settings.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.get_simobject">
<span class="sig-name descname"><span class="pre">get_simobject</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">BaseCPU</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.get_simobject" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.is_kvm_core">
<span class="sig-name descname"><span class="pre">is_kvm_core</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.is_kvm_core" title="Link to this definition">¶</a></dt>
<dd><p>KVM cores need setup differently than other cores. Frequently it’s
useful to know whether a core is a KVM core or not. This function helps
with this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.requires_send_evicts">
<span class="sig-name descname"><span class="pre">requires_send_evicts</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.requires_send_evicts" title="Link to this definition">¶</a></dt>
<dd><p>True if the CPU model or ISA requires sending evictions from caches
to the CPU. Scenarios warrant forwarding evictions to the CPU:
1. The O3 model must keep the LSQ coherent with the caches.
2. The x86 mwait instruction is built on top of coherence.
3. The local exclusive monitor in ARM systems.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.set_switched_out">
<span class="sig-name descname"><span class="pre">set_switched_out</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">bool</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.set_switched_out" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.processors.base_cpu_core.BaseCPUCore.set_workload">
<span class="sig-name descname"><span class="pre">set_workload</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">process</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Process</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.processors.base_cpu_core.BaseCPUCore.set_workload" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">gem5</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="gem5.html">gem5 package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="gem5.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="gem5.components.html">gem5.components package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="gem5.components.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="gem5.components.html#module-gem5.components">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gem5.prebuilt.html">gem5.prebuilt package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.resources.html">gem5.resources package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.simulate.html">gem5.simulate package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.utils.html">gem5.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#module-gem5">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="gem5.html">gem5 package</a><ul>
  <li><a href="gem5.components.html">gem5.components package</a><ul>
  <li><a href="gem5.components.processors.html">gem5.components.processors package</a><ul>
      <li>Previous: <a href="gem5.components.processors.abstract_processor.html" title="previous chapter">gem5.components.processors.abstract_processor module</a></li>
      <li>Next: <a href="gem5.components.processors.base_cpu_processor.html" title="next chapter">gem5.components.processors.base_cpu_processor module</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/gem5.components.processors.base_cpu_core.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>