<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='58' type='llvm::SDValue llvm::SITargetLowering::lowerImplicitZextParam(llvm::SelectionDAG &amp; DAG, llvm::SDValue Op, llvm::MVT VT, unsigned int Offset) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4663' ll='4673' type='llvm::SDValue llvm::SITargetLowering::lowerImplicitZextParam(llvm::SelectionDAG &amp; DAG, llvm::SDValue Op, llvm::MVT VT, unsigned int Offset) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5357' u='c' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5363' u='c' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5369' u='c' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
