# compile verilog/system verilog design source files
sv xil_defaultlib "C:/Users/hawkejo/Documents/Git/RISCV-BlueDevil/RISCV-BlueDevil.srcs/sources_1/new/rv32i_inst.vh" "C:/Users/hawkejo/Documents/Git/RISCV-BlueDevil/RISCV-BlueDevil.srcs/sources_1/new/rv32i.vh" --include "../../../../RISCV-BlueDevil.srcs/sources_1/new" \
"../../../../RISCV-BlueDevil.srcs/sources_1/new/register_file.sv" \
"../../../../RISCV-BlueDevil.srcs/sim_1/new/rv32i_regfile_tb_driver.sv" \
"../../../../RISCV-BlueDevil.srcs/sim_1/new/rv32i_tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
