#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun May 17 01:11:31 2015
# Process ID: 17958
# Log file: /home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/vivado.log
# Journal file: /home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/vivado.jou
#-----------------------------------------------------------
source create_bft_kintex7_batch.tcl
# set outputDir ./Tutorial_Created_Data/bft_output             
# file mkdir $outputDir
# set_part xc7k70tfbg484-2
# read_vhdl -library bftLib [ glob ./Sources/hdl/bftLib/*.vhdl ]         
# read_vhdl ./Sources/hdl/bft.vhdl
# read_verilog  [ glob ./Sources/hdl/*.v ]
# read_xdc ./Sources/bft_full_kintex7.xdc
synth_design -top bft
Command: synth_design -top bft
Starting synth_design
Using part: xc7k70tfbg484-2
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:02:03 . Memory (MB): peak = 940.875 ; gain = 132.457 ; free physical = 1830 ; free virtual = 4345
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bft' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:52]
WARNING: [Synth 8-614] signal 'wbInputData' is read in the process but is not in the sensitivity list [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:94]
WARNING: [Synth 8-614] signal 'wbInputDataStage0' is read in the process but is not in the sensitivity list [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:94]
INFO: [Synth 8-226] default block is never used [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'round_1' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'coreTransform' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:60]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'coreTransform' (1#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'round_1' (2#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_2' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_2.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_2' (3#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_2.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_3' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_3.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_3' (4#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_3.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_4' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_4.vhdl:53]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round_4' (5#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/round_4.vhdl:53]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-638] synthesizing module 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31]
INFO: [Synth 8-638] synthesizing module 'async_fifo' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter USE_PROG_FULL_EMPTY bound to: FALSE - type: string 
	Parameter FLAG_GENERATION bound to: FAST - type: string 
	Parameter FIFO_RAM_TYPE bound to: BLOCKRAM - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/async_fifo.v:234]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (6#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/async_fifo.v:38]
WARNING: [Synth 8-350] instance 'buffer_fifo' of module 'async_fifo' requires 12 connections, but only 10 given [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:55]
INFO: [Synth 8-256] done synthesizing module 'FifoBuffer' (7#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:255]
INFO: [Synth 8-226] default block is never used [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:288]
INFO: [Synth 8-256] done synthesizing module 'bft' (8#1) [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bft.vhdl:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 977.164 ; gain = 168.746 ; free physical = 1793 ; free virtual = 4307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:02:04 . Memory (MB): peak = 977.164 ; gain = 168.746 ; free physical = 1792 ; free virtual = 4307
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/bft_full_kintex7.xdc]
Finished Parsing XDC File [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/bft_full_kintex7.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1286.297 ; gain = 1.000 ; free physical = 1600 ; free virtual = 4113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1599 ; free virtual = 4112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1599 ; free virtual = 4112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1599 ; free virtual = 4112
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wbOutputData" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1590 ; free virtual = 4103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 32    
+---XORs : 
	   2 Input     16 Bit         XORs := 64    
	   2 Input     10 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 96    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 80    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 85    
+---RAMs : 
	              32K Bit         RAMs := 16    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module coreTransform 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:02:12 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1590 ; free virtual = 4103
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/hdl/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register xStepReg_reg is absorbed into DSP multOp.
DSP Report: register uReg_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-5546] ROM "wbOutputData" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:02:15 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1589 ; free virtual = 4103
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:02:15 . Memory (MB): peak = 1286.301 ; gain = 477.883 ; free physical = 1589 ; free virtual = 4103

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|bft         | ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__17    | 
|bft         | ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__19    | 
|bft         | ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__21    | 
|bft         | ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__23    | 
|bft         | ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__25    | 
|bft         | ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__27    | 
|bft         | ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__29    | 
|bft         | ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__31    | 
|bft         | egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__33    | 
|bft         | egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__35    | 
|bft         | egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__37    | 
|bft         | egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__39    | 
|bft         | egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__41    | 
|bft         | egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__43    | 
|bft         | egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__45    | 
|bft         | egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg   | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | bft/extram__47    | 
+------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+--------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | (C'+A2*B2)' | No           | 16     | 16     | 16     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|coreTransform | A2*B2       | No           | 16     | 16     | 48     | 25     | 32     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|coreTransform | (C'-A:B)'   | No           | 14     | 18     | 16     | -1     | 32     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
+--------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[7].egressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[10] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\validForEgressFifo_reg[13] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\validForEgressFifo_reg[12] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\validForEgressFifo_reg[11] ) is unused and will be removed from module bft.
WARNING: [Synth 8-3332] Sequential element (\validForEgressFifo_reg[10] ) is unused and will be removed from module bft.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:02:18 . Memory (MB): peak = 1286.305 ; gain = 477.887 ; free physical = 1575 ; free virtual = 4088
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:02:18 . Memory (MB): peak = 1286.305 ; gain = 477.887 ; free physical = 1575 ; free virtual = 4088

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:02:18 . Memory (MB): peak = 1286.305 ; gain = 477.887 ; free physical = 1575 ; free virtual = 4088
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:02:29 . Memory (MB): peak = 1319.297 ; gain = 510.879 ; free physical = 1484 ; free virtual = 3997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:02:30 . Memory (MB): peak = 1340.297 ; gain = 531.879 ; free physical = 1464 ; free virtual = 3976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:02:33 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1430 ; free virtual = 3942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:02:33 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1430 ; free virtual = 3942
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:02:33 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1430 ; free virtual = 3942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1429 ; free virtual = 3942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1429 ; free virtual = 3942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1429 ; free virtual = 3942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    80|
|3     |DSP48E1   |    32|
|4     |DSP48E1_1 |    32|
|5     |DSP48E1_2 |    32|
|6     |LUT1      |    49|
|7     |LUT2      |  1481|
|8     |LUT3      |    86|
|9     |LUT4      |   139|
|10    |LUT5      |    72|
|11    |LUT6      |   403|
|12    |RAMB36E1  |    16|
|13    |FDCE      |  1312|
|14    |FDPE      |   192|
|15    |FDRE      |    58|
|16    |IBUF      |    37|
|17    |OBUF      |    34|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------+------+
|      |Instance                       |Module           |Cells |
+------+-------------------------------+-----------------+------+
|1     |top                            |                 |  4057|
|2     |  arnd1                        |round_1          |   280|
|3     |    \transformLoop[0].ct       |coreTransform_53 |    35|
|4     |    \transformLoop[1].ct       |coreTransform_54 |    35|
|5     |    \transformLoop[2].ct       |coreTransform_55 |    35|
|6     |    \transformLoop[3].ct       |coreTransform_56 |    35|
|7     |    \transformLoop[4].ct       |coreTransform_57 |    35|
|8     |    \transformLoop[5].ct       |coreTransform_58 |    35|
|9     |    \transformLoop[6].ct       |coreTransform_59 |    35|
|10    |    \transformLoop[7].ct       |coreTransform_60 |    35|
|11    |  arnd2                        |round_2          |   280|
|12    |    ct0                        |coreTransform_45 |    35|
|13    |    ct1                        |coreTransform_46 |    35|
|14    |    ct2                        |coreTransform_47 |    35|
|15    |    ct3                        |coreTransform_48 |    35|
|16    |    ct4                        |coreTransform_49 |    35|
|17    |    ct5                        |coreTransform_50 |    35|
|18    |    ct6                        |coreTransform_51 |    35|
|19    |    ct7                        |coreTransform_52 |    35|
|20    |  arnd3                        |round_3          |   280|
|21    |    \transformLoop[0].ct0      |coreTransform_37 |    35|
|22    |    \transformLoop[0].ct1      |coreTransform_38 |    35|
|23    |    \transformLoop[1].ct0      |coreTransform_39 |    35|
|24    |    \transformLoop[1].ct1      |coreTransform_40 |    35|
|25    |    \transformLoop[2].ct0      |coreTransform_41 |    35|
|26    |    \transformLoop[2].ct1      |coreTransform_42 |    35|
|27    |    \transformLoop[3].ct0      |coreTransform_43 |    35|
|28    |    \transformLoop[3].ct1      |coreTransform_44 |    35|
|29    |  arnd4                        |round_4          |   280|
|30    |    \transformLoop[0].ct       |coreTransform    |    35|
|31    |    \transformLoop[1].ct       |coreTransform_30 |    35|
|32    |    \transformLoop[2].ct       |coreTransform_31 |    35|
|33    |    \transformLoop[3].ct       |coreTransform_32 |    35|
|34    |    \transformLoop[4].ct       |coreTransform_33 |    35|
|35    |    \transformLoop[5].ct       |coreTransform_34 |    35|
|36    |    \transformLoop[6].ct       |coreTransform_35 |    35|
|37    |    \transformLoop[7].ct       |coreTransform_36 |    35|
|38    |  \egressLoop[0].egressFifo    |FifoBuffer       |   168|
|39    |    buffer_fifo                |async_fifo_29    |   168|
|40    |  \egressLoop[1].egressFifo    |FifoBuffer_0     |   200|
|41    |    buffer_fifo                |async_fifo_28    |   200|
|42    |  \egressLoop[2].egressFifo    |FifoBuffer_1     |   200|
|43    |    buffer_fifo                |async_fifo_27    |   200|
|44    |  \egressLoop[3].egressFifo    |FifoBuffer_2     |   168|
|45    |    buffer_fifo                |async_fifo_26    |   168|
|46    |  \egressLoop[4].egressFifo    |FifoBuffer_3     |   169|
|47    |    buffer_fifo                |async_fifo_25    |   169|
|48    |  \egressLoop[5].egressFifo    |FifoBuffer_4     |   200|
|49    |    buffer_fifo                |async_fifo_24    |   200|
|50    |  \egressLoop[6].egressFifo    |FifoBuffer_5     |   169|
|51    |    buffer_fifo                |async_fifo_23    |   169|
|52    |  \egressLoop[7].egressFifo    |FifoBuffer_6     |   171|
|53    |    buffer_fifo                |async_fifo_22    |   171|
|54    |  \ingressLoop[0].ingressFifo  |FifoBuffer_7     |   169|
|55    |    buffer_fifo                |async_fifo_21    |   169|
|56    |  \ingressLoop[1].ingressFifo  |FifoBuffer_8     |   169|
|57    |    buffer_fifo                |async_fifo_20    |   169|
|58    |  \ingressLoop[2].ingressFifo  |FifoBuffer_9     |   169|
|59    |    buffer_fifo                |async_fifo_19    |   169|
|60    |  \ingressLoop[3].ingressFifo  |FifoBuffer_10    |   169|
|61    |    buffer_fifo                |async_fifo_18    |   169|
|62    |  \ingressLoop[4].ingressFifo  |FifoBuffer_11    |   169|
|63    |    buffer_fifo                |async_fifo_17    |   169|
|64    |  \ingressLoop[5].ingressFifo  |FifoBuffer_12    |   169|
|65    |    buffer_fifo                |async_fifo_16    |   169|
|66    |  \ingressLoop[6].ingressFifo  |FifoBuffer_13    |   169|
|67    |    buffer_fifo                |async_fifo_15    |   169|
|68    |  \ingressLoop[7].ingressFifo  |FifoBuffer_14    |   169|
|69    |    buffer_fifo                |async_fifo       |   169|
+------+-------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1429 ; free virtual = 3942
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1375.820 ; gain = 149.809 ; free physical = 1429 ; free virtual = 3942
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 1375.820 ; gain = 567.402 ; free physical = 1429 ; free virtual = 3942
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/bft_full_kintex7.xdc]
Finished Parsing XDC File [/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Sources/bft_full_kintex7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1375.824 ; gain = 458.945 ; free physical = 1429 ; free virtual = 3942
design_1
write_checkpoint -force $outputDir/post_synth
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1407.836 ; gain = 0.000 ; free physical = 1423 ; free virtual = 3940
/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Tutorial_Created_Data/bft_output/post_synth.dcp
report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1679.043 ; gain = 271.203 ; free physical = 1222 ; free virtual = 3745
report_power -file $outputDir/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_clock_interaction -delay_type min_max -file $outputDir/post_synth_clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_high_fanout_nets -min_fanout 200 -max_nets 50 -file $outputDir/post_synth_high_fanout_nets.rpt
WARNING: [Vivado 12-4265] -min_fanout option has been deprecated and will be removed in future release. Please use -fanout_greater_than option instead.
report_high_fanout_nets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1721.105 ; gain = 0.000 ; free physical = 1177 ; free virtual = 3696
/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Tutorial_Created_Data/bft_output/post_synth_high_fanout_nets.rpt
start_gui 
place_ports {wbOutputData[4]} U15
write_xdc -force /home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Tutorial_Created_Data/bft_output/constrs_1.xdc -no_fixed_only
stop_gui
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3316

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d13b8fba

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3316

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1d13b8fba

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3317

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 464 unconnected nets.
INFO: [Opt 31-11] Eliminated 224 unconnected cells.
Phase 3 Sweep | Checksum: 19584aa6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3317

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3317
Ending Logic Optimization Task | Checksum: 19584aa6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 750 ; free virtual = 3317
Implement Debug Cores | Checksum: 1d92121e9
Logic Optimization | Checksum: 1d92121e9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 19584aa6d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 734 ; free virtual = 3300
Ending Power Optimization Task | Checksum: 19584aa6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 734 ; free virtual = 3300
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[5]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[6]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[12] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[7]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[8]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[14] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[9]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[5] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[0]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[6] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[1]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[2]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[3]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[9] (net: egressLoop[0].egressFifo/buffer_fifo/wr_addr[4]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[5]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[6]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[12] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[7]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[13] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[8]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[14] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[9]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[5] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[0]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[6] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[1]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[7] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[2]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[3]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9] (net: egressLoop[0].egressFifo/buffer_fifo/rd_addr_0[4]) which is driven by a register (egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[5]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[6]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[12] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[7]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[8]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[14] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[9]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[5] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[0]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[6] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[1]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[2]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[3]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[9] (net: egressLoop[1].egressFifo/buffer_fifo/wr_addr[4]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[5]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[6]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[12] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[7]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[13] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[8]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[14] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[9]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[5] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[0]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[6] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[1]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[7] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[2]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[3]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9] (net: egressLoop[1].egressFifo/buffer_fifo/rd_addr_0[4]) which is driven by a register (egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[5]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[6]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[12] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[7]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[8]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[14] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[9]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[5] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[0]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[6] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[1]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[2]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[3]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[9] (net: egressLoop[2].egressFifo/buffer_fifo/wr_addr[4]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[5]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[6]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[12] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[7]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[13] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[8]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[14] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[9]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[5] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[0]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[6] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[1]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[7] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[2]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[3]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9] (net: egressLoop[2].egressFifo/buffer_fifo/rd_addr_0[4]) which is driven by a register (egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[5]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[6]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[12] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[7]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[8]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[14] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[9]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[5] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[0]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[6] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[1]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[2]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[3]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[9] (net: egressLoop[3].egressFifo/buffer_fifo/wr_addr[4]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[5]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[6]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[12] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[7]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[13] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[8]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[14] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[9]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[5] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[0]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[6] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[1]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[7] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[2]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[3]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9] (net: egressLoop[3].egressFifo/buffer_fifo/rd_addr_0[4]) which is driven by a register (egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[5]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[11] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[6]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[12] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[7]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[8]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[14] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[9]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[5] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[0]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[6] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[1]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[2]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[8] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[3]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[9] (net: egressLoop[4].egressFifo/buffer_fifo/wr_addr[4]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[5]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[6]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[12] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[7]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[13] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[8]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[14] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[9]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[5] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[0]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[6] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[1]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[7] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[2]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[3]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg has an input control pin egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9] (net: egressLoop[4].egressFifo/buffer_fifo/rd_addr_0[4]) which is driven by a register (egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 320 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c355ea30

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 747 ; free virtual = 3304

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 747 ; free virtual = 3304
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 747 ; free virtual = 3304

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 51adf977

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6611.812 ; gain = 0.000 ; free physical = 747 ; free virtual = 3304
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 51adf977

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 737 ; free virtual = 3295

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 51adf977

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 737 ; free virtual = 3295

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 0a17f351

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 737 ; free virtual = 3295
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b15f2dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 737 ; free virtual = 3295

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: d8a97399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 737 ; free virtual = 3295
Phase 2.2.1 Place Init Design | Checksum: 245e3d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 736 ; free virtual = 3294
Phase 2.2 Build Placer Netlist Model | Checksum: 245e3d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 736 ; free virtual = 3294

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 245e3d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 736 ; free virtual = 3294
Phase 2.3 Constrain Clocks/Macros | Checksum: 245e3d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 736 ; free virtual = 3294
Phase 2 Placer Initialization | Checksum: 245e3d1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6617.809 ; gain = 5.996 ; free physical = 736 ; free virtual = 3294

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: bbd975b9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: bbd975b9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 90762b58

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: cf817f84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: cf817f84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 168e230c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 14a9038d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 734 ; free virtual = 3289

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291
Phase 4.6 Small Shape Detail Placement | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291
Phase 4 Detail Placement | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 736 ; free virtual = 3291

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: b7b7ee0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.175. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
Phase 5.2.2 Post Placement Optimization | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
Phase 5.2 Post Commit Optimization | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
Phase 5.5 Placer Reporting | Checksum: ec77b9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1ce9e7b87

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ce9e7b87

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
Ending Placer Task | Checksum: 1cac8d659

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 6626.809 ; gain = 14.996 ; free physical = 738 ; free virtual = 3293
phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.175 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 8 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 8 Shift Register Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 9 Critical Pin Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 1e45091a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.175 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 20e99b389

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 737 ; free virtual = 3292
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
write_checkpoint -force $outputDir/post_place
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 6626.809 ; gain = 0.000 ; free physical = 732 ; free virtual = 3293
/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Tutorial_Created_Data/bft_output/post_place.dcp
report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15023010b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 6646.473 ; gain = 19.664 ; free physical = 658 ; free virtual = 3204

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15023010b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6646.473 ; gain = 19.664 ; free physical = 658 ; free virtual = 3204

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15023010b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 6648.469 ; gain = 21.660 ; free physical = 650 ; free virtual = 3197
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1851a70f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.065  | TNS=0.000  | WHS=-0.442 | THS=-142.851|

Phase 2 Router Initialization | Checksum: 174bcdcff

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11beb966f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1917d471d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 196032436

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1c85958fb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
Phase 4.1.2 GlobIterForTiming | Checksum: cd83700b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
Phase 4.1 Global Iteration 0 | Checksum: cd83700b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 22be138d0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.007  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d540b95d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
Phase 4 Rip-up And Reroute | Checksum: 1d540b95d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 110c7ad90

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 110c7ad90

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 110c7ad90

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
Phase 5 Delay and Skew Optimization | Checksum: 110c7ad90

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bdceb43c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: f1dd1fbd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.14892 %
  Global Horizontal Routing Utilization  = 2.09418 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aaa88699

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aaa88699

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 236a2da2b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 236a2da2b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 6660.844 ; gain = 34.035 ; free physical = 638 ; free virtual = 3184
write_checkpoint -force $outputDir/post_route
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 6663.844 ; gain = 0.000 ; free physical = 629 ; free virtual = 3183
/home/surendra/git/xilinx-vivado-tutorials/Vivado_Tutorial/Tutorial_Created_Data/bft_output/post_route.dcp
