# Counter using VHDL
## 2079 Ashwin
Design a 3-bit up counter using T flipflop using structural modeling in VHDL.

#OUTPUT
![COUNTER](https://github.com/yamsubash/ES_VHDL/assets/149253579/92a7dd7e-7e43-4929-acba-6843109b64bc)
