# Logic_circuit_design_LAB_S3
Verilog Experiments

This Repo contains Verilog experments and the outputs for LAB works 

NAME : RAJKRISHNA T R <br>
ROLL NO : 59
----------------------


EDA TOOL --- > EDA PLAYGROUND --- > ICARUS VERILOG <br>
--------------------------------------------------

WAVEFORM GENERATED USING  --- > EP WAVE
---------------------------------------


<br>

EXPERIMENT - 1
--------------
Logic Gates 

EXPERIMENT - 2
--------------
Full and Half Adders

EXPERIMENT - 3
--------------
MUX4to1 AND DEMUX1to4

EXPERIMENT - 4
--------------
FLIP FLOPS SR,JK,D,T<br>
COUNTERS  Decade, Johnson and Ring

EXPERIMENT - 5
--------------
MUX8to1 gate_level & Logic expression realization

EXPERIMENT - 6
--------------
Flip flops gate level design and interconversions

EXPERIMENT - 7
--------------
4 bit Ripple and Synchronous counters using T flipflops

EXTRA
-----
4 bit Shift register counters behavioural design 
