Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 20 17:28:05 2018
| Host         : LAPTOP-9JDU4L02 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 34         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Pulse_L relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Pulse_R relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on echo[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on echo[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on echo[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ja_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on jb_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on L_f_a relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on L_f_b relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on L_r_a relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on L_r_b relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on R_f_a relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on R_f_b relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on R_r_a relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on R_r_b relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led_tri_o[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led_tri_o[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led_tri_o[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led_tri_o[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on trig_288b_0 relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on trig_288b_1 relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on trig_288b_2 relative to clock(s) clk_fpga_0 
Related violations: <none>


