{"Source Block": ["hdl/library/common/ad_dcfilter.v@82:92@HdlIdDef", "  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n\n  wire    [14:0]  dc_offset_15_s;\n  wire    [32:0]  dc_offset_33_s;\n\n  // cancelling the dc offset\n\n  always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/common/ad_dcfilter.v@83:93", "  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n\n  wire    [14:0]  dc_offset_15_s;\n  wire    [32:0]  dc_offset_33_s;\n\n  // cancelling the dc offset\n\n  always @(posedge clk) begin\n    dc_offset <= dc_offset_33_s[32:17];\n"]], "Diff Content": {"Delete": [[87, "  wire    [14:0]  dc_offset_15_s;\n"]], "Add": []}}