/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_gen_2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:10:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_memc_gen_2_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:27p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_GEN_2_0_H__
#define BCHP_MEMC_GEN_2_0_H__

/***************************************************************************
 *MEMC_GEN_2_0 - Memory Controller Testability Registers 0
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL            0x003b0600 /* Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW   0x003b0604 /* Lower Address of the memory range for Address Range Checker (ARC)-4. */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH  0x003b0608 /* Higher Address of the memory range for Address Range Checker (ARC)-4. */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_0    0x003b060c /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_1    0x003b0610 /* Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_2    0x003b0614 /* Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_3    0x003b0618 /* Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_0   0x003b061c /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_1   0x003b0620 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_2   0x003b0624 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_3   0x003b0628 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR 0x003b062c /* Violating Command Start Address for Address Range Checker (ARC)-4 . */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR 0x003b0630 /* Violating Command End Address for Address Range Checker (ARC)-4 . */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD 0x003b0634 /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 . */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR 0x003b0638 /* ARCH0 violation info write clear register */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL            0x003b063c /* Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW   0x003b0640 /* Lower Address of the memory range for Address Range Checker (ARC)-5. */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH  0x003b0644 /* Higher Address of the memory range for Address Range Checker (ARC)-5. */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_0    0x003b0648 /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_1    0x003b064c /* Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_2    0x003b0650 /* Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_3    0x003b0654 /* Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_0   0x003b0658 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_1   0x003b065c /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_2   0x003b0660 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_3   0x003b0664 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR 0x003b0668 /* Violating Command Start Address for Address Range Checker (ARC)-5 . */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR 0x003b066c /* Violating Command End Address for Address Range Checker (ARC)-5 . */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD 0x003b0670 /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 . */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR 0x003b0674 /* ARCH5 violation info write clear register */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL            0x003b0678 /* Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW   0x003b067c /* Lower Address of the memory range for Address Range Checker (ARC)-6. */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH  0x003b0680 /* Higher Address of the memory range for Address Range Checker (ARC)-6. */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_0    0x003b0684 /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_1    0x003b0688 /* Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_2    0x003b068c /* Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_3    0x003b0690 /* Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_0   0x003b0694 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_1   0x003b0698 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_2   0x003b069c /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_3   0x003b06a0 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR 0x003b06a4 /* Violating Command Start Address for Address Range Checker (ARC)-6 . */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR 0x003b06a8 /* Violating Command End Address for Address Range Checker (ARC)-6 . */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD 0x003b06ac /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 . */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR 0x003b06b0 /* ARCH6 violation info write clear register */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL            0x003b06b4 /* Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW   0x003b06b8 /* Lower Address of the memory range for Address Range Checker (ARC)-7. */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH  0x003b06bc /* Higher Address of the memory range for Address Range Checker (ARC)-7. */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_0    0x003b06c0 /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_1    0x003b06c4 /* Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_2    0x003b06c8 /* Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_3    0x003b06cc /* Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_0   0x003b06d0 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_1   0x003b06d4 /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_2   0x003b06d8 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_3   0x003b06dc /* Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR 0x003b06e0 /* Violating Command Start Address for Address Range Checker (ARC)-7 . */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR 0x003b06e4 /* Violating Command End Address for Address Range Checker (ARC)-7 . */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD 0x003b06e8 /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 . */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR 0x003b06ec /* ARCH7 violation info write clear register */

/***************************************************************************
 *ARC_4_CNTRL - Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_reserved0_MASK               0xffffffe0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_reserved0_SHIFT              5

/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CMD_ABORT_MASK         0x00000010
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CMD_ABORT_SHIFT        4
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CMD_ABORT_DEFAULT      0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CMD_ABORT_DISABLED     0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CMD_ABORT_ENABLED      1

/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CHECK_MASK             0x00000008
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CHECK_SHIFT            3
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CHECK_DEFAULT          0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CHECK_DISABLED         0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_WRITE_CHECK_ENABLED          1

/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CMD_ABORT_MASK          0x00000004
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CMD_ABORT_SHIFT         2
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CMD_ABORT_DEFAULT       0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CMD_ABORT_DISABLED      0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CMD_ABORT_ENABLED       1

/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CHECK_MASK              0x00000002
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CHECK_SHIFT             1
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CHECK_DEFAULT           0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CHECK_DISABLED          0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_READ_CHECK_ENABLED           1

/* MEMC_GEN_2_0 :: ARC_4_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_MODE_MASK                    0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_MODE_SHIFT                   0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_MODE_DEFAULT                 0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_MODE_NON_EXCLUSIVE           0
#define BCHP_MEMC_GEN_2_0_ARC_4_CNTRL_MODE_EXCLUSIVE               1

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-4.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW_reserved0_MASK      0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW_reserved0_SHIFT     29

/* MEMC_GEN_2_0 :: ARC_4_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_MASK        0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_SHIFT       0
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-4.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH_reserved0_MASK     0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH_reserved0_SHIFT    29

/* MEMC_GEN_2_0 :: ARC_4_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_MASK       0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_SHIFT      0
#define BCHP_MEMC_GEN_2_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_DEFAULT    0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_2 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_3 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-4 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-4 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved0_MASK  0x80000000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved0_SHIFT 31

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: CLIENTID [30:24] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_MASK   0x7f000000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_SHIFT  24
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_DEFAULT 0x00000000

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved1_MASK  0x00c00000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved1_SHIFT 22

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_NMB_MASK        0x003ff000
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_NMB_SHIFT       12
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_NMB_DEFAULT     0x00000000

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved2_MASK  0x00000e00
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_reserved2_SHIFT 9

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_MASK   0x000001ff
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CLEAR - ARCH0 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2_0 :: ARC_4_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_CNTRL - Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_reserved0_MASK               0xffffffe0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_reserved0_SHIFT              5

/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CMD_ABORT_MASK         0x00000010
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CMD_ABORT_SHIFT        4
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CMD_ABORT_DEFAULT      0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CMD_ABORT_DISABLED     0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CMD_ABORT_ENABLED      1

/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CHECK_MASK             0x00000008
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CHECK_SHIFT            3
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CHECK_DEFAULT          0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CHECK_DISABLED         0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_WRITE_CHECK_ENABLED          1

/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CMD_ABORT_MASK          0x00000004
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CMD_ABORT_SHIFT         2
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CMD_ABORT_DEFAULT       0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CMD_ABORT_DISABLED      0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CMD_ABORT_ENABLED       1

/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CHECK_MASK              0x00000002
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CHECK_SHIFT             1
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CHECK_DEFAULT           0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CHECK_DISABLED          0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_READ_CHECK_ENABLED           1

/* MEMC_GEN_2_0 :: ARC_5_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_MODE_MASK                    0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_MODE_SHIFT                   0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_MODE_DEFAULT                 0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_MODE_NON_EXCLUSIVE           0
#define BCHP_MEMC_GEN_2_0_ARC_5_CNTRL_MODE_EXCLUSIVE               1

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-5.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW_reserved0_MASK      0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW_reserved0_SHIFT     29

/* MEMC_GEN_2_0 :: ARC_5_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_MASK        0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_SHIFT       0
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-5.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH_reserved0_MASK     0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH_reserved0_SHIFT    29

/* MEMC_GEN_2_0 :: ARC_5_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_MASK       0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_SHIFT      0
#define BCHP_MEMC_GEN_2_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_DEFAULT    0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_2 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_3 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-5 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-5 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved0_MASK  0x80000000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved0_SHIFT 31

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: CLIENTID [30:24] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_MASK   0x7f000000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_SHIFT  24
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_DEFAULT 0x00000000

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved1_MASK  0x00c00000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved1_SHIFT 22

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_NMB_MASK        0x003ff000
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_NMB_SHIFT       12
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_NMB_DEFAULT     0x00000000

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved2_MASK  0x00000e00
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_reserved2_SHIFT 9

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_MASK   0x000001ff
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CLEAR - ARCH5 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2_0 :: ARC_5_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_CNTRL - Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_reserved0_MASK               0xffffffe0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_reserved0_SHIFT              5

/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CMD_ABORT_MASK         0x00000010
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CMD_ABORT_SHIFT        4
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CMD_ABORT_DEFAULT      0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CMD_ABORT_DISABLED     0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CMD_ABORT_ENABLED      1

/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CHECK_MASK             0x00000008
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CHECK_SHIFT            3
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CHECK_DEFAULT          0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CHECK_DISABLED         0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_WRITE_CHECK_ENABLED          1

/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CMD_ABORT_MASK          0x00000004
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CMD_ABORT_SHIFT         2
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CMD_ABORT_DEFAULT       0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CMD_ABORT_DISABLED      0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CMD_ABORT_ENABLED       1

/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CHECK_MASK              0x00000002
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CHECK_SHIFT             1
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CHECK_DEFAULT           0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CHECK_DISABLED          0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_READ_CHECK_ENABLED           1

/* MEMC_GEN_2_0 :: ARC_6_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_MODE_MASK                    0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_MODE_SHIFT                   0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_MODE_DEFAULT                 0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_MODE_NON_EXCLUSIVE           0
#define BCHP_MEMC_GEN_2_0_ARC_6_CNTRL_MODE_EXCLUSIVE               1

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-6.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW_reserved0_MASK      0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW_reserved0_SHIFT     29

/* MEMC_GEN_2_0 :: ARC_6_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_MASK        0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_SHIFT       0
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-6.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH_reserved0_MASK     0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH_reserved0_SHIFT    29

/* MEMC_GEN_2_0 :: ARC_6_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_MASK       0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_SHIFT      0
#define BCHP_MEMC_GEN_2_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_DEFAULT    0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_2 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_3 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-6 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-6 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved0_MASK  0x80000000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved0_SHIFT 31

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: CLIENTID [30:24] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_MASK   0x7f000000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_SHIFT  24
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_DEFAULT 0x00000000

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved1_MASK  0x00c00000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved1_SHIFT 22

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_NMB_MASK        0x003ff000
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_NMB_SHIFT       12
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_NMB_DEFAULT     0x00000000

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved2_MASK  0x00000e00
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_reserved2_SHIFT 9

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_MASK   0x000001ff
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CLEAR - ARCH6 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2_0 :: ARC_6_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_CNTRL - Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_reserved0_MASK               0xffffffe0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_reserved0_SHIFT              5

/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CMD_ABORT_MASK         0x00000010
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CMD_ABORT_SHIFT        4
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CMD_ABORT_DEFAULT      0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CMD_ABORT_DISABLED     0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CMD_ABORT_ENABLED      1

/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CHECK_MASK             0x00000008
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CHECK_SHIFT            3
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CHECK_DEFAULT          0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CHECK_DISABLED         0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_WRITE_CHECK_ENABLED          1

/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CMD_ABORT_MASK          0x00000004
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CMD_ABORT_SHIFT         2
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CMD_ABORT_DEFAULT       0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CMD_ABORT_DISABLED      0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CMD_ABORT_ENABLED       1

/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CHECK_MASK              0x00000002
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CHECK_SHIFT             1
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CHECK_DEFAULT           0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CHECK_DISABLED          0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_READ_CHECK_ENABLED           1

/* MEMC_GEN_2_0 :: ARC_7_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_MODE_MASK                    0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_MODE_SHIFT                   0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_MODE_DEFAULT                 0x00000000
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_MODE_NON_EXCLUSIVE           0
#define BCHP_MEMC_GEN_2_0_ARC_7_CNTRL_MODE_EXCLUSIVE               1

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-7.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW_reserved0_MASK      0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW_reserved0_SHIFT     29

/* MEMC_GEN_2_0 :: ARC_7_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_MASK        0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_SHIFT       0
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-7.
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH_reserved0_MASK     0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH_reserved0_SHIFT    29

/* MEMC_GEN_2_0 :: ARC_7_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_MASK       0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_SHIFT      0
#define BCHP_MEMC_GEN_2_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_DEFAULT    0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_GEN_2_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_2 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_3 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-7 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-7 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR_reserved0_SHIFT 29

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0x1fffffff
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 .
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved0_MASK  0x80000000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved0_SHIFT 31

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: CLIENTID [30:24] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_MASK   0x7f000000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_SHIFT  24
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_DEFAULT 0x00000000

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved1_MASK  0x00c00000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved1_SHIFT 22

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_NMB_MASK        0x003ff000
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_NMB_SHIFT       12
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_NMB_DEFAULT     0x00000000

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved2_MASK  0x00000e00
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_reserved2_SHIFT 9

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_MASK   0x000001ff
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT  0
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CLEAR - ARCH7 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2_0 :: ARC_7_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_GEN_2_0_H__ */

/* End of File */
