
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/Thalassery College/Xilinx/DEMUX1_to_4/pa.fromHdl.tcl}
# create_project -name DEMUX1_to_4 -dir "E:/Thalassery College/Xilinx/DEMUX1_to_4/planAhead_run_1" -part xc6slx4tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Demux1_to_4.ucf" [current_fileset -constrset]
Adding file 'E:/Thalassery College/Xilinx/DEMUX1_to_4/Demux1_to_4.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Demux1_to_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Demux1_to_4 $srcset
# add_files [list {Demux1_to_4.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/Thalassery College/Xilinx/DEMUX1_to_4/Demux1_to_4.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/Thalassery College/Xilinx/DEMUX1_to_4/Demux1_to_4.ucf]
Finished Parsing UCF File [E:/Thalassery College/Xilinx/DEMUX1_to_4/Demux1_to_4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c2ecdf85
open_rtl_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 616.055 ; gain = 176.238
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun 01 08:20:45 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
