INFO-FLOW: Workspace C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1 opened at Sun Mar 28 12:10:39 +0530 2021
Execute     config_clock -quiet -name default -period 12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     config_clock -quiet -name default -uncertainty 1.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.124 sec.
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.186 sec.
Command     ap_source done; 0.186 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Command       ap_part_info done; 0.631 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k70t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7k70t-fbv676-1 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.784 sec.
Execute     ap_part_info -data single -name xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.071 sec.
Execute   set_part xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k70t 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.119 sec.
Execute   create_clock -period 12 -name default 
Execute     config_clock -quiet -name default -period 12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Accel.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Accel.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp
Command       clang done; 6.657 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.408 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.616 sec.
INFO-FLOW: Done: GCC PP time: 16.7 seconds per iteration
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.238 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.156 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.err.log 
Command       ap_eval done; 2.523 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.err.log 
Command         ap_eval done; 5.583 sec.
Execute         source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Accel.pp.0.cpp.err.log 
Command         ap_eval done; 2.471 sec.
Command       tidy_31 done; 8.257 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.845 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.bc
Command       clang done; 6.151 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelPrint.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelPrint.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelPrint.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelPrint.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp
Command       clang done; 1.81 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.884 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.148 sec.
INFO-FLOW: Done: GCC PP time: 8.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.779 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.761 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.err.log 
Command       ap_eval done; 1.074 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.err.log 
Command         ap_eval done; 2.124 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelPrint.pp.0.cpp.err.log 
Command         ap_eval done; 1.121 sec.
Command       tidy_31 done; 3.261 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.094 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.bc
Command       clang done; 5.707 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelSchedule.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelSchedule.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelSchedule.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelSchedule.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp
Command       clang done; 1.865 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.006 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.295 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.846 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.856 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.err.log 
Command       ap_eval done; 1.154 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.err.log 
Command         ap_eval done; 2.24 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelSchedule.pp.0.cpp.err.log 
Command         ap_eval done; 1.161 sec.
Command       tidy_31 done; 3.415 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.173 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.bc
Command       clang done; 6.256 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelTest.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelTest.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelTest.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelTest.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp
Command       clang done; 1.786 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.243 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.002 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.978 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.err.log 
Command       ap_eval done; 1.196 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.err.log 
Command         ap_eval done; 2.357 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelTest.pp.0.cpp.err.log 
Command         ap_eval done; 1.224 sec.
Command       tidy_31 done; 3.596 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.385 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.bc
Command       clang done; 5.546 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Common.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Common.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Common.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Common.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp
Command       clang done; 1.649 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.816 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 2.028 sec.
INFO-FLOW: Done: GCC PP time: 4.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.783 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.78 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.err.log 
Command       ap_eval done; 0.488 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.err.log 
Command         ap_eval done; 0.917 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Common.pp.0.cpp.err.log 
Command         ap_eval done; 0.492 sec.
Command       tidy_31 done; 1.423 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.902 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.bc
Command       clang done; 2.052 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Dense.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Dense.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Dense.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Dense.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp
Command       clang done; 1.7 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.654 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.068 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.608 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.5 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.err.log 
Command       ap_eval done; 0.932 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.err.log 
Command         ap_eval done; 1.808 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Dense.pp.0.cpp.err.log 
Command         ap_eval done; 0.942 sec.
Command       tidy_31 done; 2.765 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.863 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.bc
Command       clang done; 5.257 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/InputConv.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/InputConv.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/InputConv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/InputConv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp
Command       clang done; 1.758 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.914 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 5.226 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.792 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.778 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.err.log 
Command       ap_eval done; 1.11 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.err.log 
Command         ap_eval done; 2.123 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.InputConv.pp.0.cpp.err.log 
Command         ap_eval done; 1.132 sec.
Command       tidy_31 done; 3.272 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.13 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.bc
Command       clang done; 5.425 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Timer.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Timer.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Timer.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Timer.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp
Command       clang done; 1.573 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.101 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 1.565 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Timer.pp.0.cpp.err.log 
Command       tidy_31 done; 0.173 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.bc
Command       clang done; 1.57 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.g.bc -hls-opt -except-internalize top -LD:/Softwares/VLSI/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 12.405 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:03:24 . Memory (MB): peak = 176.520 ; gain = 85.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:03:24 . Memory (MB): peak = 176.520 ; gain = 85.148
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.732 sec.
Execute         llvm-ld C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Softwares/VLSI/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.712 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.0.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.344 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:32 . Memory (MB): peak = 472.438 ; gain = 381.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
Command         transform done; 1.907 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:680: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.499 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:03:34 . Memory (MB): peak = 601.930 ; gain = 510.559
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc to C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:867) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
Command         transform done; 3.217 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:859:5) to (cpp/accel/Accel.cpp:883:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:826:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:661:5) to (cpp/accel/Accel.cpp:708:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
Command         transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:03:38 . Memory (MB): peak = 782.387 ; gain = 691.016
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.2.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 5.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:03:44 . Memory (MB): peak = 838.453 ; gain = 747.082
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.47 sec.
Command     elaborate done; 221.667 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model bin_conv 
Execute       preproc_iomode -model process_word 
Execute       preproc_iomode -model conv_word 
Execute       preproc_iomode -model bin_dense 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: bin_dense conv_word process_word bin_conv top
INFO-FLOW: Configuring Module : bin_dense ...
Execute       set_default_model bin_dense 
Execute       apply_spec_resource_limit bin_dense 
INFO-FLOW: Configuring Module : conv_word ...
Execute       set_default_model conv_word 
Execute       apply_spec_resource_limit conv_word 
INFO-FLOW: Configuring Module : process_word ...
Execute       set_default_model process_word 
Execute       apply_spec_resource_limit process_word 
INFO-FLOW: Configuring Module : bin_conv ...
Execute       set_default_model bin_conv 
Execute       apply_spec_resource_limit bin_conv 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: bin_dense conv_word process_word bin_conv top
INFO-FLOW: Preprocessing Module: bin_dense ...
Execute       set_default_model bin_dense 
Execute       cdfg_preprocess -model bin_dense 
Execute       rtl_gen_preprocess bin_dense 
INFO-FLOW: Preprocessing Module: conv_word ...
Execute       set_default_model conv_word 
Execute       cdfg_preprocess -model conv_word 
Execute       rtl_gen_preprocess conv_word 
INFO-FLOW: Preprocessing Module: process_word ...
Execute       set_default_model process_word 
Execute       cdfg_preprocess -model process_word 
Execute       rtl_gen_preprocess process_word 
INFO-FLOW: Preprocessing Module: bin_conv ...
Execute       set_default_model bin_conv 
Execute       cdfg_preprocess -model bin_conv 
Execute       rtl_gen_preprocess bin_conv 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: bin_dense conv_word process_word bin_conv top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bin_dense 
Execute       schedule -model bin_dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 223.938 seconds; current allocated memory: 757.655 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.sched.adb -f 
INFO-FLOW: Finish scheduling bin_dense.
Execute       set_default_model bin_dense 
Execute       bind -model bin_dense 
BIND OPTION: model=bin_dense
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 758.438 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.verbose.bind.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.bind.adb -f 
INFO-FLOW: Finish binding bin_dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_word 
Execute       schedule -model conv_word 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 758.679 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.sched.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.sched.adb -f 
INFO-FLOW: Finish scheduling conv_word.
Execute       set_default_model conv_word 
Execute       bind -model conv_word 
BIND OPTION: model=conv_word
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 758.978 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.bind.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.bind.adb -f 
INFO-FLOW: Finish binding conv_word.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_word 
Execute       schedule -model process_word 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.134 sec.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 759.621 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.sched.rpt 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.sched.adb -f 
INFO-FLOW: Finish scheduling process_word.
Execute       set_default_model process_word 
Execute       bind -model process_word 
BIND OPTION: model=process_word
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 760.398 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.bind.rpt 
Command       syn_report done; 0.233 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.bind.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish binding process_word.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bin_conv 
Execute       schedule -model bin_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 763.164 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.sched.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.sched.adb -f 
Command       db_write done; 0.405 sec.
INFO-FLOW: Finish scheduling bin_conv.
Execute       set_default_model bin_conv 
Execute       bind -model bin_conv 
BIND OPTION: model=bin_conv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 766.353 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.bind.rpt 
Command       syn_report done; 0.814 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.bind.adb -f 
Command       db_write done; 0.437 sec.
INFO-FLOW: Finish binding bin_conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 766.970 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
BIND OPTION: model=top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.231 sec.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 767.652 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.bind.rpt 
Command       syn_report done; 0.397 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bin_dense 
Execute       rtl_gen_preprocess conv_word 
Execute       rtl_gen_preprocess process_word 
Execute       rtl_gen_preprocess bin_conv 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: bin_dense conv_word process_word bin_conv top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bin_dense -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 769.576 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl bin_dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/bin_dense -synmodules bin_dense conv_word process_word bin_conv top 
Execute       gen_rtl bin_dense -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/bin_dense 
Execute       gen_rtl bin_dense -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/bin_dense 
Execute       syn_report -csynth -model bin_dense -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_dense_csynth.rpt 
Execute       syn_report -rtlxml -model bin_dense -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_dense_csynth.xml 
Execute       syn_report -verbosereport -model bin_dense -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.verbose.rpt 
Command       syn_report done; 0.101 sec.
Execute       db_write -model bin_dense -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.adb 
Command       db_write done; 0.108 sec.
Execute       gen_tb_info bin_dense -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_word -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 770.080 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_word -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/conv_word -synmodules bin_dense conv_word process_word bin_conv top 
Execute       gen_rtl conv_word -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/conv_word 
Execute       gen_rtl conv_word -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/conv_word 
Execute       syn_report -csynth -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv_word_csynth.rpt 
Execute       syn_report -rtlxml -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv_word_csynth.xml 
Execute       syn_report -verbosereport -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.rpt 
Execute       db_write -model conv_word -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.adb 
Execute       gen_tb_info conv_word -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model process_word -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 771.534 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_word -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/process_word -synmodules bin_dense conv_word process_word bin_conv top 
Execute       gen_rtl process_word -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/process_word 
Execute       gen_rtl process_word -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/process_word 
Execute       syn_report -csynth -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/process_word_csynth.rpt 
Execute       syn_report -rtlxml -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/process_word_csynth.xml 
Execute       syn_report -verbosereport -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.rpt 
Command       syn_report done; 0.255 sec.
Execute       db_write -model process_word -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.adb 
Command       db_write done; 0.181 sec.
Execute       gen_tb_info process_word -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bin_conv -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
Command       create_rtl_model done; 0.538 sec.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 777.776 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl bin_conv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/bin_conv -synmodules bin_dense conv_word process_word bin_conv top 
Execute       gen_rtl bin_conv -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/bin_conv 
Execute       gen_rtl bin_conv -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/bin_conv 
Execute       syn_report -csynth -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_conv_csynth.rpt 
Command       syn_report done; 0.156 sec.
Execute       syn_report -rtlxml -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_conv_csynth.xml 
Execute       syn_report -verbosereport -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.rpt 
Command       syn_report done; 0.903 sec.
Execute       db_write -model bin_conv -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.adb 
Command       db_write done; 0.641 sec.
Execute       gen_tb_info bin_conv -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 3.372 seconds; current allocated memory: 780.210 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/top -synmodules bin_dense conv_word process_word bin_conv top 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/top_csynth.rpt 
Execute       syn_report -rtlxml -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/top_csynth.xml 
Execute       syn_report -verbosereport -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.rpt 
Command       syn_report done; 0.406 sec.
Execute       db_write -model top -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.164 sec.
Execute       gen_tb_info top -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 0.278 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: bin_dense conv_word process_word bin_conv top
INFO-FLOW: Handling components in module [bin_dense] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
INFO-FLOW: Handling components in module [conv_word] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
INFO-FLOW: Handling components in module [process_word] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
INFO-FLOW: Handling components in module [bin_conv] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
INFO-FLOW: Found component top_mul_mul_15ns_ibs.
INFO-FLOW: Append model top_mul_mul_15ns_ibs
INFO-FLOW: Found component bin_conv_line_bufbkb.
INFO-FLOW: Append model bin_conv_line_bufbkb
INFO-FLOW: Found component bin_conv_conv_parcud.
INFO-FLOW: Append model bin_conv_conv_parcud
INFO-FLOW: Found component bin_conv_fixed_budEe.
INFO-FLOW: Append model bin_conv_fixed_budEe
INFO-FLOW: Found component bin_conv_fixed_teeOg.
INFO-FLOW: Append model bin_conv_fixed_teeOg
INFO-FLOW: Found component bin_conv_word_buffYi.
INFO-FLOW: Append model bin_conv_word_buffYi
INFO-FLOW: Found component bin_conv_old_wordg8j.
INFO-FLOW: Append model bin_conv_old_wordg8j
INFO-FLOW: Found component bin_conv_conv_outhbi.
INFO-FLOW: Append model bin_conv_conv_outhbi
INFO-FLOW: Found component bin_conv_lb.
INFO-FLOW: Append model bin_conv_lb
INFO-FLOW: Handling components in module [top] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_dmem_V.
INFO-FLOW: Append model top_dmem_V
INFO-FLOW: Found component top_wt_mem_V.
INFO-FLOW: Append model top_wt_mem_V
INFO-FLOW: Found component top_kh_mem_V.
INFO-FLOW: Append model top_kh_mem_V
INFO-FLOW: Append model bin_dense
INFO-FLOW: Append model conv_word
INFO-FLOW: Append model process_word
INFO-FLOW: Append model bin_conv
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_mul_15ns_ibs bin_conv_line_bufbkb bin_conv_conv_parcud bin_conv_fixed_budEe bin_conv_fixed_teeOg bin_conv_word_buffYi bin_conv_old_wordg8j bin_conv_conv_outhbi bin_conv_lb top_dmem_V top_wt_mem_V top_kh_mem_V bin_dense conv_word process_word bin_conv top
INFO-FLOW: To file: write model top_mul_mul_15ns_ibs
INFO-FLOW: To file: write model bin_conv_line_bufbkb
INFO-FLOW: To file: write model bin_conv_conv_parcud
INFO-FLOW: To file: write model bin_conv_fixed_budEe
INFO-FLOW: To file: write model bin_conv_fixed_teeOg
INFO-FLOW: To file: write model bin_conv_word_buffYi
INFO-FLOW: To file: write model bin_conv_old_wordg8j
INFO-FLOW: To file: write model bin_conv_conv_outhbi
INFO-FLOW: To file: write model bin_conv_lb
INFO-FLOW: To file: write model top_dmem_V
INFO-FLOW: To file: write model top_wt_mem_V
INFO-FLOW: To file: write model top_kh_mem_V
INFO-FLOW: To file: write model bin_dense
INFO-FLOW: To file: write model conv_word
INFO-FLOW: To file: write model process_word
INFO-FLOW: To file: write model bin_conv
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.132 sec.
Command       ap_source done; 0.132 sec.
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Command       ap_source done; 0.32 sec.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.122 sec.
Command       ap_source done; 0.122 sec.
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=17 #gSsdmPorts=20
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_dense.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:04:00 . Memory (MB): peak = 894.207 ; gain = 802.836
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Command     autosyn done; 16.458 sec.
Command   csynth_design done; 238.14 sec.
Command ap_source done; 239.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1 opened at Sun Mar 28 12:15:28 +0530 2021
Execute     config_clock -quiet -name default -period 12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     config_clock -quiet -name default -uncertainty 1.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Command       ap_part_info done; 0.52 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k70t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7k70t-fbv676-1 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.622 sec.
Execute     ap_part_info -data single -name xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.858 sec.
Execute   cosim_design -tool xsim 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.129 sec.
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
Execute     ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/accel_test_random.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Debug.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/SArray.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Typedefs.h 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/accel_test_random.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.402 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.412 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 6.415 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 6.36 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.472 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.313 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.46 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 5.343 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.927 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.963 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.099 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.115 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.834 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.03 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.416 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.33 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.049 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 60.584 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 209.074 sec.
Command ap_source done; 209.946 sec.
Execute cleanup_all 
