// Seed: 863462377
`timescale 1 ps / 1ps
module module_0 (
    input  reg   id_0,
    output logic id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  reg   id_6;
  reg   id_7;
  always @(posedge id_5) begin
    id_1 = id_5;
  end
  always @(posedge 1) begin
    if (id_6) id_6 <= {id_6{1'b0}};
    else {1, id_0} <= 1;
    id_7 <= id_7;
  end
endmodule
