verilog xil_defaultlib --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/ec67/hdl" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/02c8/hdl/verilog" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/1313/hdl" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/6180/hdl/verilog" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/a08d/hdl/verilog" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/6851/hdl/verilog" --include "../../../../NV_project.srcs/sources_1/bd/NV_project/ipshared/82bb/hdl/verilog" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_0_1/sim/NV_project_xlconstant_0_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_1/sim/NV_project_xlconstant_1_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_processing_system7_0_1/sim/NV_project_processing_system7_0_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xbar_0/sim/NV_project_xbar_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_1/sim/NV_project_xlconstant_4_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_2/sim/NV_project_xlconstant_4_2.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_3/sim/NV_project_xlconstant_4_3.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_4/sim/NV_project_xlconstant_4_4.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_0_0/sim/NV_project_xlconstant_0_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_0/sim/NV_project_xlconstant_1_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_2/sim/NV_project_xlconstant_1_2.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_3/sim/NV_project_xlconstant_1_3.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_15_0/sim/NV_project_xlconstant_15_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_17_0/sim/NV_project_xlconstant_17_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_4/sim/NV_project_xlconstant_1_4.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_5/sim/NV_project_xlconstant_1_5.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_1_6/sim/NV_project_xlconstant_1_6.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_0_2/sim/NV_project_xlconstant_0_2.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_5/sim/NV_project_xlconstant_4_5.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_22_0/sim/NV_project_xlconstant_22_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconcat_1_0/sim/NV_project_xlconcat_1_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconcat_2_0/sim/NV_project_xlconcat_2_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconcat_2_1/sim/NV_project_xlconcat_2_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconcat_3_0/sim/NV_project_xlconcat_3_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconcat_0_0/sim/NV_project_xlconcat_0_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_19_1/sim/NV_project_xlconstant_19_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_0/sim/NV_project_xlconstant_4_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_18_0/sim/NV_project_xlconstant_18_0.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_12_1/sim/NV_project_xlconstant_12_1.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xlconstant_4_6/sim/NV_project_xlconstant_4_6.v" \
"../../../../NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_auto_pc_0/sim/NV_project_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
