\hypertarget{struct_a_d_c___mem_map}{}\section{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a9d2909674291dea7de54b9e641c2a51c}{S\+C1} \mbox{[}2\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{C\+F\+G1}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{C\+F\+G2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_adc5637a6af56fc44650bf216491659fc}{R} \mbox{[}2\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{C\+V1}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{C\+V2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{S\+C2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{S\+C3}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{O\+FS}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{PG}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{MG}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{C\+L\+PD}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{C\+L\+PS}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{C\+L\+P4}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{C\+L\+P3}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{C\+L\+P2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{C\+L\+P1}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{C\+L\+P0}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}{P\+GA}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{C\+L\+MD}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{C\+L\+MS}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{C\+L\+M4}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{C\+L\+M3}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{C\+L\+M2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{C\+L\+M1}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC -\/ Peripheral register structure 

Definition at line 251 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+F\+G1}{CFG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G1}\hypertarget{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{}\label{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}
A\+DC configuration register 1, offset\+: 0x8 

Definition at line 253 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+F\+G2}{CFG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G2}\hypertarget{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{}\label{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}
Configuration register 2, offset\+: 0xC 

Definition at line 254 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+M0}{CLM0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M0}\hypertarget{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{}\label{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}
A\+DC minus-\/side general calibration value register, offset\+: 0x6C 

Definition at line 277 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+M1}{CLM1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M1}\hypertarget{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{}\label{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}
A\+DC minus-\/side general calibration value register, offset\+: 0x68 

Definition at line 276 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+M2}{CLM2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M2}\hypertarget{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{}\label{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}
A\+DC minus-\/side general calibration value register, offset\+: 0x64 

Definition at line 275 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+M3}{CLM3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M3}\hypertarget{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{}\label{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}
A\+DC minus-\/side general calibration value register, offset\+: 0x60 

Definition at line 274 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+M4}{CLM4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M4}\hypertarget{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{}\label{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}
A\+DC minus-\/side general calibration value register, offset\+: 0x5C 

Definition at line 273 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MD@{C\+L\+MD}}
\index{C\+L\+MD@{C\+L\+MD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+MD}{CLMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MD}\hypertarget{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{}\label{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}
A\+DC minus-\/side general calibration value register, offset\+: 0x54 

Definition at line 271 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MS@{C\+L\+MS}}
\index{C\+L\+MS@{C\+L\+MS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+MS}{CLMS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+MS}\hypertarget{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{}\label{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}
A\+DC minus-\/side general calibration value register, offset\+: 0x58 

Definition at line 272 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+P0}{CLP0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P0}\hypertarget{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{}\label{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}
A\+DC plus-\/side general calibration value register, offset\+: 0x4C 

Definition at line 269 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+P1}{CLP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P1}\hypertarget{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{}\label{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}
A\+DC plus-\/side general calibration value register, offset\+: 0x48 

Definition at line 268 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+P2}{CLP2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P2}\hypertarget{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{}\label{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}
A\+DC plus-\/side general calibration value register, offset\+: 0x44 

Definition at line 267 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+P3}{CLP3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P3}\hypertarget{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{}\label{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}
A\+DC plus-\/side general calibration value register, offset\+: 0x40 

Definition at line 266 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+P4}{CLP4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P4}\hypertarget{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{}\label{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}
A\+DC plus-\/side general calibration value register, offset\+: 0x3C 

Definition at line 265 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PD@{C\+L\+PD}}
\index{C\+L\+PD@{C\+L\+PD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+PD}{CLPD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PD}\hypertarget{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{}\label{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}
A\+DC plus-\/side general calibration value register, offset\+: 0x34 

Definition at line 263 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PS@{C\+L\+PS}}
\index{C\+L\+PS@{C\+L\+PS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+L\+PS}{CLPS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+PS}\hypertarget{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{}\label{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}
A\+DC plus-\/side general calibration value register, offset\+: 0x38 

Definition at line 264 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+V1}{CV1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V1}\hypertarget{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{}\label{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}
Compare value registers, offset\+: 0x18 

Definition at line 256 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+V2}{CV2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V2}\hypertarget{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{}\label{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}
Compare value registers, offset\+: 0x1C 

Definition at line 257 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!MG@{MG}}
\index{MG@{MG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{MG}{MG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+MG}\hypertarget{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{}\label{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}
A\+DC minus-\/side gain register, offset\+: 0x30 

Definition at line 262 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!O\+FS@{O\+FS}}
\index{O\+FS@{O\+FS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{O\+FS}{OFS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+O\+FS}\hypertarget{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{}\label{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}
A\+DC offset correction register, offset\+: 0x28 

Definition at line 260 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!PG@{PG}}
\index{PG@{PG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{PG}{PG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+PG}\hypertarget{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{}\label{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}
A\+DC plus-\/side gain register, offset\+: 0x2C 

Definition at line 261 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!P\+GA@{P\+GA}}
\index{P\+GA@{P\+GA}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+GA}{PGA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+P\+GA}\hypertarget{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}{}\label{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}
A\+DC P\+GA register, offset\+: 0x50 

Definition at line 270 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R}{R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::R}\hypertarget{struct_a_d_c___mem_map_adc5637a6af56fc44650bf216491659fc}{}\label{struct_a_d_c___mem_map_adc5637a6af56fc44650bf216491659fc}
A\+DC data result register, array offset\+: 0x10, array step\+: 0x4 

Definition at line 255 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+C1}{SC1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C1}\hypertarget{struct_a_d_c___mem_map_a9d2909674291dea7de54b9e641c2a51c}{}\label{struct_a_d_c___mem_map_a9d2909674291dea7de54b9e641c2a51c}
A\+DC status and control registers 1, array offset\+: 0x0, array step\+: 0x4 

Definition at line 252 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+C2}{SC2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C2}\hypertarget{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{}\label{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}
Status and control register 2, offset\+: 0x20 

Definition at line 258 of file M\+K20\+D7.\+h.

\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+C3}{SC3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C3}\hypertarget{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{}\label{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}
Status and control register 3, offset\+: 0x24 

Definition at line 259 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
