// Seed: 1307586573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  tri0 id_4;
  assign id_4[1] = 1;
  always @(negedge 1 or 1);
endmodule
