1728908091 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr/top.sv
1731037191 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr/mem_test.sv
1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr/mem.sv
1730403943 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr/mem_interface.sv
