# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui -voptargs="+acc" work.cmp_tb -do "scripts/waves.do" 
# Start time: 16:06:35 on Dec 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cmp_tb(tb)
# Loading work.cmp(rtl)
# do scripts/waves.do
# ** Failure: End of TestBench
#    Time: 1600 ns  Iteration: 0  Process: /cmp_tb/tb File: ./cmp_tb.vhd
# Break in Process tb at ./cmp_tb.vhd line 118
# 0 ps
# 1680 ns
