# 5-Stage Pipelined RISC-V CPU (Verilog)

## Overview
This repository contains the design and verification of a **5-stage pipelined RISC-V processor**
implemented using **Verilog HDL**.  
The processor follows the classical pipeline stages:
Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), and Write Back (WB).

The design demonstrates core computer architecture concepts including pipelining,
data hazard handling, and data forwarding.

---

## Features
- 5-stage pipelined datapath (IF, ID, EX, MEM, WB)
- Pipeline registers: IF/ID, ID/EX, EX/MEM, MEM/WB
- RAW data hazard handling
- EX/MEM and MEM/WB forwarding logic
- Stall control logic (NOP-safe)
- Modular RTL design
- Verified using waveform-based simulation

---

## Supported Instructions
- ADD
- SUB
- ADDI
- NOP

---

## Hazard Handling
- ALU-to-ALU data hazards resolved using forwarding
- Stall logic designed for load-use hazards (future extension)
- Forwarding priority: EX/MEM over MEM/WB

---

## Simulation & Verification
- Simulator: **Icarus Verilog**
- Waveform Viewer: **EPWave**
- Verified correct instruction flow, forwarding behavior, and write-back control

---

ğŸ”— GitHub Repository

ğŸ‘‰ [RISC-V 5-Stage Pipelined CPU](https://github.com/SUBHOJIT-tech/Risc-V-5stage-pipelined-cpu/tree/main)
ğŸ›  Project Type

RTL Design & Verification (Verilog HDL)
ğŸ›  Project Type

RTL Design & Verification (Verilog HDL)
ğŸ“ˆ Waveform Verification

Waveforms included in repository

Directory: waveforms/
ğŸ Issues & Bug Reports

ğŸ‘‰ Report Issues
ğŸ“§ Contact

Email:
ğŸ“© subhojitbebarta123@gmail.com
ğŸ•’ Last Updated

December 2025

Issues & Bug Reports:
ğŸ‘‰ https://github.com/SUBHOJIT-tech/riscv-5stage-pipelined-cpu/issues

Contact Email:
ğŸ“§ subhojitbebarta123@gmail.com
