
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/FONTEILLE/Desktop/ISE/Project1.2/pa.fromNetlist.tcl
# create_project -name Project1.2 -dir "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/planAhead_run_1" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/FONTEILLE/Desktop/ISE/Project1.2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.ucf' to fileset 'constrs_1'
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 80460 kilobytes

Parsing EDIF File [./planAhead_run_1/Project1.2.data/cache/TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Project1.2.data/cache/TOP_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'TOP' defined in file 'TOP.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.ucf]
Finished Parsing UCF File [C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2527a391
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 536.477 ; gain = 124.137
set_property package_pin "" [get_ports [list  blue]]
startgroup
set_property package_pin C9 [get_ports clk50]
endgroup
startgroup
set_property package_pin L14 [get_ports freeMove]
endgroup
startgroup
set_property package_pin H15 [get_ports green]
endgroup
startgroup
set_property package_pin F15 [get_ports hsync]
endgroup
startgroup
set_property package_pin D18 [get_ports posXM]
endgroup
startgroup
set_property package_pin H13 [get_ports posXP]
endgroup
startgroup
set_property package_pin V4 [get_ports posYM]
endgroup
startgroup
set_property package_pin K17 [get_ports posYP]
endgroup
startgroup
set_property package_pin G15 [get_ports blue]
endgroup
startgroup
set_property package_pin H14 [get_ports red]
endgroup
startgroup
set_property package_pin L13 [get_ports reset]
endgroup
startgroup
set_property package_pin N17 [get_ports subValSelect]
endgroup
startgroup
set_property package_pin F14 [get_ports vsync]
endgroup
startgroup
set_property package_pin H18 [get_ports zero]
endgroup
startgroup
set_property package_pin F14 [get_ports vsync]
endgroup
set_property pulltype PULLDOWN [get_ports [list posXM]]
set_property pulltype PULLDOWN [get_ports [list posXP]]
set_property pulltype PULLDOWN [get_ports [list posYM]]
set_property pulltype PULLDOWN [get_ports [list posYP]]
set_property pulltype PULLDOWN [get_ports [list freeMove]]
set_property pulltype PULLDOWN [get_ports [list reset]]
set_property pulltype PULLDOWN [get_ports [list subValSelect]]
set_property pulltype PULLDOWN [get_ports [list zero]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Feb 18 03:03:08 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
