#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 24 14:40:44 2018
# Process ID: 11288
# Current directory: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1
# Command line: vivado.exe -log Circuit3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Circuit3.tcl
# Log file: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1/Circuit3.vds
# Journal file: C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Circuit3.tcl -notrace
Command: synth_design -top Circuit3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16808 
WARNING: [Synth 8-1082] g was previously declared with a range [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
WARNING: [Synth 8-976] g has already been declared [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
WARNING: [Synth 8-2654] second declaration of g ignored [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:29]
INFO: [Synth 8-994] g is declared here [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/circuit1.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 369.820 ; gain = 111.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Circuit3' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/ADD.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/ADD.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:32]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:32]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:32]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:33]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:33]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:33]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:34]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:34]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:34]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:35]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:35]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:35]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:37]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:37]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (64) of module 'ADD' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:37]
INFO: [Synth 8-6157] synthesizing module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:25]
	Parameter DATAWIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:30]
INFO: [Synth 8-6155] done synthesizing module 'SHR' (2#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/SHR.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:38]
WARNING: [Synth 8-689] width (8) of port connection 'sh_amt' does not match port width (6) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'd' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:39]
WARNING: [Synth 8-689] width (8) of port connection 'sh_amt' does not match port width (6) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'd' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:40]
WARNING: [Synth 8-689] width (8) of port connection 'sh_amt' does not match port width (6) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'd' does not match port width (64) of module 'SHR' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:40]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/REG.v:25]
	Parameter DATAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (3#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/REG.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'd' does not match port width (2) of module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:41]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (2) of module 'REG' [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Circuit3' (4#1) [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/sources_1/new/Circuit 3.v:23]
WARNING: [Synth 8-3917] design Circuit3 has port avg[15] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[14] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[13] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[12] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[11] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[10] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[9] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[8] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[7] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[6] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[5] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[4] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[3] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[2] driven by constant 0
WARNING: [Synth 8-3331] design Circuit3 has unconnected port sa[7]
WARNING: [Synth 8-3331] design Circuit3 has unconnected port sa[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 402.914 ; gain = 144.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.914 ; gain = 144.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.914 ; gain = 144.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc]
Finished Parsing XDC File [C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.srcs/constraints_1/new/CircuitConstraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 730.008 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 730.008 ; gain = 471.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 730.008 ; gain = 471.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 730.008 ; gain = 471.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 730.008 ; gain = 471.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 7     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Circuit3 has port avg[15] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[14] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[13] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[12] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[11] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[10] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[9] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[8] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[7] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[6] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[5] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[4] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[3] driven by constant 0
WARNING: [Synth 8-3917] design Circuit3 has port avg[2] driven by constant 0
WARNING: [Synth 8-3331] design Circuit3 has unconnected port sa[7]
WARNING: [Synth 8-3331] design Circuit3 has unconnected port sa[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 730.008 ; gain = 471.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 742.098 ; gain = 483.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 742.098 ; gain = 483.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT2   |   116|
|4     |LUT5   |     3|
|5     |LUT6   |     5|
|6     |MUXF7  |     4|
|7     |MUXF8  |     2|
|8     |FDRE   |     2|
|9     |IBUF   |   136|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   320|
|2     |  add1   |ADD    |    21|
|3     |  add2   |ADD_0  |    21|
|4     |  add3   |ADD_1  |    21|
|5     |  add4   |ADD_2  |    21|
|6     |  add5   |ADD_3  |    22|
|7     |  add6   |ADD_4  |    22|
|8     |  add7   |ADD_5  |    23|
|9     |  reg1   |REG    |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 752.277 ; gain = 166.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.277 ; gain = 493.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 763.609 ; gain = 518.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/evanj/OneDrive/SchoolWork/4Senior/574/Assignment1/ECE574Project1/ECE574AProject1.runs/synth_1/Circuit3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Circuit3_utilization_synth.rpt -pb Circuit3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 763.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 14:41:26 2018...
