{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490233770150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490233770157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 18:49:30 2017 " "Processing started: Wed Mar 22 18:49:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490233770157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233770157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233770157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490233770560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490233770561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb19.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb19 " "Found entity 1: TopLevel_tb19" {  } { { "TopLevel_tb19.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb19.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb18.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb18.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb18 " "Found entity 1: TopLevel_tb18" {  } { { "TopLevel_tb18.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb18.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel2.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb17.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb17 " "Found entity 1: TopLevel_tb17" {  } { { "TopLevel_tb17.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb17.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/reg_file_tb.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/reg_file.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_testbench " "Found entity 1: pc_testbench" {  } { { "pc_testbench.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/pc_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_exam.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_exam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_exam " "Found entity 1: pc_exam" {  } { { "pc_exam.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/pc_exam.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/instr_ROM.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMem.sv(16) " "Verilog HDL warning at dataMem.sv(16): extended using \"x\" or \"z\"" {  } { { "dataMem.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/dataMem.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490233783781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/ALU.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490233783831 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instr_cnt TopLevel2.sv(30) " "Verilog HDL Always Construct warning at TopLevel2.sv(30): variable \"instr_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1490233783832 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_exam pc_exam:ProgramCounter1 " "Elaborating entity \"pc_exam\" for hierarchy \"pc_exam:ProgramCounter1\"" {  } { { "TopLevel2.sv" "ProgramCounter1" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_exam.sv(20) " "Verilog HDL assignment warning at pc_exam.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "pc_exam.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/pc_exam.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490233783833 "|TopLevel|pc_exam:ProgramCounter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:INSTR " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:INSTR\"" {  } { { "TopLevel2.sv" "INSTR" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783834 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "inst_rom instr_ROM.sv(14) " "Verilog HDL warning at instr_ROM.sv(14): object inst_rom used but never assigned" {  } { { "instr_ROM.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/instr_ROM.sv" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1490233783834 "|TopLevel|instr_ROM:INSTR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:REG_FILE1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:REG_FILE1\"" {  } { { "TopLevel2.sv" "REG_FILE1" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1 " "Instantiated megafunction \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490233783873 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490233783873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490233783930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233783930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8i1 reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated " "Elaborating entity \"altsyncram_t8i1\" for hierarchy \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel2.sv" "ALU1" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783933 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(40) " "Verilog HDL Case Statement warning at ALU.sv(40): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/ALU.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1490233783935 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:memory1 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:memory1\"" {  } { { "TopLevel2.sv" "memory1" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233783935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dataMem.sv(16) " "Verilog HDL assignment warning at dataMem.sv(16): truncated value with size 16 to match size of target (8)" {  } { { "dataMem.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/dataMem.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490233783937 "|TopLevel|dataMem:memory1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[0\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[1\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[2\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[3\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[4\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[5\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[6\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[7\] " "Synthesized away node \"reg_file:REG_FILE1\|altsyncram:registers\[0\]\[7\]__1\|altsyncram_t8i1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784074 "|TopLevel|reg_file:REG_FILE1|altsyncram:registers[0][7]__1|altsyncram_t8i1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1490233784074 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1490233784074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "halt GND " "Pin \"halt\" is stuck at GND" {  } { { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490233784426 "|TopLevel|halt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490233784426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490233784446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233784481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490233784620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490233784620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784716 "|TopLevel|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "TopLevel2.sv" "" { Text "C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490233784716 "|TopLevel|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490233784716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490233784717 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490233784717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490233784717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490233784755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 18:49:44 2017 " "Processing ended: Wed Mar 22 18:49:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490233784755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490233784755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490233784755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490233784755 ""}
