
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                                  /* 0x088000b800a01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                          /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R6, c[0x0][0x140];                         /* 0x64c03c00281c001a */
        /*0018*/                   MOV R7, c[0x0][0x144];                         /* 0x64c03c00289c001e */
        /*0020*/                   LD.E R4, [R6];                                 /* 0xc4800000001c1810 */
        /*0028*/                   CAL 0x50;                                      /* 0x1300000010000100 */
        /*0030*/                   ST.E [R6], R4;                                 /* 0xe4800000001c1810 */
        /*0038*/                   MOV RZ, RZ;                                    /* 0xe4c03c007f9c03fe */
                                                                                  /* 0x08b8b800b0a0a0b8 */
        /*0048*/                   EXIT;                                          /* 0x18000000001c003c */
        /*0050*/                   IADD32I R0, R4, 0x1800000;                     /* 0x4000c000001c1001 */
        /*0058*/                   LOP32I.AND R0, R0, 0x7f800000;                 /* 0x203fc000001c0000 */
        /*0060*/                   ISETP.GT.U32.AND P0, PT, R0, c[0x2][0x0], PT;  /* 0x5b401c40001c001e */
        /*0068*/               @P0 BRA 0x80;                                      /* 0x120000000800003c */
        /*0070*/                   CAL 0xb0;                                      /* 0x130000001c000100 */
        /*0078*/                   BRA 0xa8;                                      /* 0x12000000141c003c */
                                                                                  /* 0x08a0a0b800a0a0a0 */
        /*0088*/                   MUFU.RCP R0, R4;                               /* 0x84000000021c1002 */
        /*0090*/                   FFMA R2, R4, R0, c[0x2][0x4];                  /* 0x8c000040009c100a */
        /*0098*/                   F2F.FTZ.F32.F32 R3, -R2;                       /* 0xe5418000011c280e */
        /*00a0*/                   FFMA.RP R4, R0, R3, R0;                        /* 0xcc800000019c0012 */
        /*00a8*/                   RET;                                           /* 0x19000000001c003c */
        /*00b0*/                   IADD32I R0, R4, 0x1800000;                     /* 0x4000c000001c1001 */
        /*00b8*/                   LOP32I.AND R0, R0, 0x7f800000;                 /* 0x203fc000001c0000 */
                                                                                  /* 0x0800b0b0b81000b0 */
        /*00c8*/                   ISETP.NE.U32.AND P0, PT, R0, c[0x2][0x8], PT;  /* 0x5b501c40011c001e */
        /*00d0*/               @P0 BRA 0xe8;                                      /* 0x120000000800003c */
        /*00d8*/                   MUFU.RCP R4, R4;                               /* 0x84000000021c1012 */
        /*00e0*/                   BRA 0x160;                                     /* 0x120000003c1c003c */
        /*00e8*/                   ISETP.EQ.U32.AND P0, PT, R0, RZ, PT;           /* 0xdb201c007f9c001e */
        /*00f0*/                   ISETP.EQ.U32.OR P1, PT, R0, c[0x2][0xc], P0;   /* 0x5b210040019c003e */
        /*00f8*/              @!P1 BRA 0x158;                                     /* 0x120000002c24003c */
                                                                                  /* 0x08a0b810a000b0a0 */
        /*0108*/                   LOP32I.AND R0, R4, 0x7fffff;                   /* 0x20003fffff9c1000 */
        /*0110*/                   ISETP.EQ.U32.AND P0, PT, R0, RZ, P0;           /* 0xdb2000007f9c001e */
        /*0118*/              @!P0 BRA 0x138;                                     /* 0x120000000c20003c */
        /*0120*/                   LOP32I.AND R0, R4, 0x80000000;                 /* 0x20400000001c1000 */
        /*0128*/                   LOP32I.OR R4, R0, 0x800000;                    /* 0x21004000001c0010 */
        /*0130*/                   BRA 0x160;                                     /* 0x12000000141c003c */
        /*0138*/                   LOP32I.AND R0, R4, 0x807fffff;                 /* 0x20403fffff9c1000 */
                                                                                  /* 0x08000000b800b810 */
        /*0148*/                   LOP32I.AND R4, R0, 0x80000000;                 /* 0x20400000001c0010 */
        /*0150*/                   BRA 0x160;                                     /* 0x12000000041c003c */
        /*0158*/                   MUFU.RCP R4, R4;                               /* 0x84000000021c1012 */
        /*0160*/                   RET;                                           /* 0x19000000001c003c */
        /*0168*/                   BRA 0x168;                                     /* 0x12007ffffc1c003c */
        /*0170*/                   NOP;                                           /* 0x85800000001c3c02 */
        /*0178*/                   NOP;                                           /* 0x85800000001c3c02 */
		......................


