INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 3/requirement_1/requirement_1.srcs/sources_1/new/five_way_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_way_switch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 3/requirement_1/requirement_1.srcs/sim_1/new/five_way_switch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_way_switch_tb
