<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_REG2RDECCDATABUS</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_REG2RDECCDATABUS</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p.html">Component : ALT_ECC_HMC_OCP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>ECC from register associated to RD data which will be written to hmc ecc</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> </td></tr>
<tr>
<td align="left">[23:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ba842871f8ce28bf19334310f35c04d"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS"></a></p>
<p>ECC from register associated to RD data [63:0] which will be written to hmc ecc.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5d0afac9d939d7aed624fa8808faa1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga5d0afac9d939d7aed624fa8808faa1ce">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5d0afac9d939d7aed624fa8808faa1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703cab7fe2350cc3e252f12a5ff6cc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga703cab7fe2350cc3e252f12a5ff6cc95">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga703cab7fe2350cc3e252f12a5ff6cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga956c238cfdd7ba25d095c324ca27434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga956c238cfdd7ba25d095c324ca27434a">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga956c238cfdd7ba25d095c324ca27434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249d2e1b6500dc1b6cf245e2a7a2d15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga249d2e1b6500dc1b6cf245e2a7a2d15d">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:ga249d2e1b6500dc1b6cf245e2a7a2d15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4178c05c07e85fe6e1f76b09e0159e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gac4178c05c07e85fe6e1f76b09e0159e5">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:gac4178c05c07e85fe6e1f76b09e0159e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06722712cfeb99492fc329cb871eee50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga06722712cfeb99492fc329cb871eee50">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga06722712cfeb99492fc329cb871eee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd3d09a13ab4a97e443e02fd565e134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga8cd3d09a13ab4a97e443e02fd565e134">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga8cd3d09a13ab4a97e443e02fd565e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf8b755992850c16cb446228c56401f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gafaf8b755992850c16cb446228c56401f">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:gafaf8b755992850c16cb446228c56401f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71d262d051e14446ced0110cb79df5ac"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS"></a></p>
<p>ECC from register associated to RD data [127:64] which will be written to hmc ecc.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1511ccba4facc4d4b08a121be6b11059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga1511ccba4facc4d4b08a121be6b11059">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1511ccba4facc4d4b08a121be6b11059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e3fa485221175316d990de4ed22b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga7e1e3fa485221175316d990de4ed22b8">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga7e1e3fa485221175316d990de4ed22b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf6901d0a401c5601e490426fbd4928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga2cf6901d0a401c5601e490426fbd4928">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2cf6901d0a401c5601e490426fbd4928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f017229444bc4fc40b7b62bd0c2723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga56f017229444bc4fc40b7b62bd0c2723">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ga56f017229444bc4fc40b7b62bd0c2723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144c67d3cad27d6e03163824bbb61654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga144c67d3cad27d6e03163824bbb61654">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff00ff</td></tr>
<tr class="separator:ga144c67d3cad27d6e03163824bbb61654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16e874d1abd6ce69a20d7baf9001c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gab16e874d1abd6ce69a20d7baf9001c4f">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab16e874d1abd6ce69a20d7baf9001c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9209e076ed25baca651be23e1d315761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga9209e076ed25baca651be23e1d315761">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9209e076ed25baca651be23e1d315761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27f1df93cabfac2853d19e579f4482d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gaf27f1df93cabfac2853d19e579f4482d">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td></tr>
<tr class="separator:gaf27f1df93cabfac2853d19e579f4482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0ed7ebdc0d8688e00d2655af471320c"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS"></a></p>
<p>ECC from register associated to RD data [191:128] which will be written to hmc ecc.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5e3bbc0215e28cc7f50cba2b65c60970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga5e3bbc0215e28cc7f50cba2b65c60970">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga5e3bbc0215e28cc7f50cba2b65c60970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d898080c10066647ec49083db41059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga80d898080c10066647ec49083db41059">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga80d898080c10066647ec49083db41059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495a48b348ecc3ef47ad97f53dcbf6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga495a48b348ecc3ef47ad97f53dcbf6bd">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga495a48b348ecc3ef47ad97f53dcbf6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e578f507c17abe1164223dca3e91d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga3e578f507c17abe1164223dca3e91d3a">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x00ff0000</td></tr>
<tr class="separator:ga3e578f507c17abe1164223dca3e91d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43e62f12cb30686d53e9574806bcc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gac43e62f12cb30686d53e9574806bcc1a">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff00ffff</td></tr>
<tr class="separator:gac43e62f12cb30686d53e9574806bcc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c27a5c4f61b34126ba4846097d7a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga1c27a5c4f61b34126ba4846097d7a1c6">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1c27a5c4f61b34126ba4846097d7a1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e991cdc5a0e05b22f07ee3b0125554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga24e991cdc5a0e05b22f07ee3b0125554">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga24e991cdc5a0e05b22f07ee3b0125554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15a6a370a35e7775840c18d909eda8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gad15a6a370a35e7775840c18d909eda8b">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td></tr>
<tr class="separator:gad15a6a370a35e7775840c18d909eda8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp84d9cbc7992f018be7b388d2a3faeab5"></a><a class="anchor" id="ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS"></a></p>
<p>ECC from register associated to RD data [255:192] which will be written to hmc ecc.</p>
<p>Based on the DDR IO width, unimplemented bytes of this register will read as zero.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga325c83892af70d374d30ab909fa01d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga325c83892af70d374d30ab909fa01d9d">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga325c83892af70d374d30ab909fa01d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a81cec514af8eec7f28018c9afac37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga7a81cec514af8eec7f28018c9afac37f">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga7a81cec514af8eec7f28018c9afac37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14ef2d4ef099e3c2ac5e52f7f47b4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gab14ef2d4ef099e3c2ac5e52f7f47b4f0">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab14ef2d4ef099e3c2ac5e52f7f47b4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f507f6286cef2e792cccbef9c10845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga76f507f6286cef2e792cccbef9c10845">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_SET_MSK</a>&#160;&#160;&#160;0xff000000</td></tr>
<tr class="separator:ga76f507f6286cef2e792cccbef9c10845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53620b2e4bfaf20f0fe793834b1da3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga53620b2e4bfaf20f0fe793834b1da3c3">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x00ffffff</td></tr>
<tr class="separator:ga53620b2e4bfaf20f0fe793834b1da3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ef50078208d32da7319911e4c2507a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gab3ef50078208d32da7319911e4c2507a">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab3ef50078208d32da7319911e4c2507a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c1fdae01ba3f9694b38a6399d8c62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga48c1fdae01ba3f9694b38a6399d8c62c">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga48c1fdae01ba3f9694b38a6399d8c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f64de2bb4c04b03da2607ca499dd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gaa6f64de2bb4c04b03da2607ca499dd9c">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td></tr>
<tr class="separator:gaa6f64de2bb4c04b03da2607ca499dd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga23064e0ff72c17e7f453d0a95ceb927e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga23064e0ff72c17e7f453d0a95ceb927e">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga23064e0ff72c17e7f453d0a95ceb927e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25814e9115f4d79267bc9a29fe0b9eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ga25814e9115f4d79267bc9a29fe0b9eeb">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_OFST</a>&#160;&#160;&#160;0x14c</td></tr>
<tr class="separator:ga25814e9115f4d79267bc9a29fe0b9eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf2dea688349347859926b450c18146e7"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gaf2dea688349347859926b450c18146e7">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_t</a></td></tr>
<tr class="separator:gaf2dea688349347859926b450c18146e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s" id="struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d2d548bd4b1062b29de28ed1284ed88"></a>uint32_t</td>
<td class="fieldname">
ECC0BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad86be692494b7ce4ae61bd1ba4b45a4c"></a>uint32_t</td>
<td class="fieldname">
ECC1BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab51a8eeeff849e228982296d7ce0c418"></a>uint32_t</td>
<td class="fieldname">
ECC2BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f6471dc77f7d18a9dc894f179cb07d5"></a>uint32_t</td>
<td class="fieldname">
ECC3BUS: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5d0afac9d939d7aed624fa8808faa1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga703cab7fe2350cc3e252f12a5ff6cc95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga956c238cfdd7ba25d095c324ca27434a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga249d2e1b6500dc1b6cf245e2a7a2d15d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac4178c05c07e85fe6e1f76b09e0159e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga06722712cfeb99492fc329cb871eee50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8cd3d09a13ab4a97e443e02fd565e134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafaf8b755992850c16cb446228c56401f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1511ccba4facc4d4b08a121be6b11059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e1e3fa485221175316d990de4ed22b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2cf6901d0a401c5601e490426fbd4928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56f017229444bc4fc40b7b62bd0c2723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_SET_MSK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga144c67d3cad27d6e03163824bbb61654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff00ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab16e874d1abd6ce69a20d7baf9001c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9209e076ed25baca651be23e1d315761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf27f1df93cabfac2853d19e579f4482d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5e3bbc0215e28cc7f50cba2b65c60970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80d898080c10066647ec49083db41059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga495a48b348ecc3ef47ad97f53dcbf6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e578f507c17abe1164223dca3e91d3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_SET_MSK&#160;&#160;&#160;0x00ff0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac43e62f12cb30686d53e9574806bcc1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_CLR_MSK&#160;&#160;&#160;0xff00ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1c27a5c4f61b34126ba4846097d7a1c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24e991cdc5a0e05b22f07ee3b0125554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00ff0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad15a6a370a35e7775840c18d909eda8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga325c83892af70d374d30ab909fa01d9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a81cec514af8eec7f28018c9afac37f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab14ef2d4ef099e3c2ac5e52f7f47b4f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76f507f6286cef2e792cccbef9c10845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_SET_MSK&#160;&#160;&#160;0xff000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga53620b2e4bfaf20f0fe793834b1da3c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_CLR_MSK&#160;&#160;&#160;0x00ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab3ef50078208d32da7319911e4c2507a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48c1fdae01ba3f9694b38a6399d8c62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xff000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa6f64de2bb4c04b03da2607ca499dd9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_ECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga23064e0ff72c17e7f453d0a95ceb927e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga25814e9115f4d79267bc9a29fe0b9eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_OFST&#160;&#160;&#160;0x14c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf2dea688349347859926b450c18146e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#struct_a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s__s">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_s</a> <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html#gaf2dea688349347859926b450c18146e7">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___h_m_c___o_c_p___e_c_c___r_e_g2_r_d_e_c_c_d_a_t_a_b_u_s.html">ALT_ECC_HMC_OCP_ECC_REG2RDECCDATABUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
