<profile>

<section name = "Vitis HLS Report for 'InputLayer'" level="0">
<item name = "Date">Sat May 14 16:02:10 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">input_layer</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, 1, 1, ?, yes</column>
<column name="- Loop 2">0, 9, 10, 1, 1, 0 ~ 1, yes</column>
<column name="- Loop 3">?, ?, 3, 1, 1, ?, yes</column>
<column name="- Loop 4">?, ?, 3, 1, 1, ?, yes</column>
<column name="- Loop 5">0, 7, 8, 1, 1, 0 ~ 1, yes</column>
<column name="- Loop 6">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1035, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 694, 911, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 687, -</column>
<column name="Register">-, -, 1089, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 157, 234, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_40_fu_775_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_43_fu_854_p2">+, 0, 0, 12, 11, 11</column>
<column name="empty_44_fu_814_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_53_fu_952_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_56_fu_500_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_59_fu_535_p2">+, 0, 0, 12, 11, 11</column>
<column name="empty_63_fu_564_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_71_fu_679_p2">+, 0, 0, 70, 63, 1</column>
<column name="grp_fu_421_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_559_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_fu_809_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_36_fu_461_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp1_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state42_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53_pp4_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state63_pp5_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op114_writereq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op121_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="empty_38_fu_449_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="exitcond2011_fu_958_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="exitcond2213_fu_781_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="exitcond2415_fu_685_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="exitcond2617_fu_506_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="empty_46_fu_881_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="empty_61_fu_612_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="empty_76_fu_728_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="empty_92_fu_1001_p2">lshr, 0, 0, 35, 16, 16</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="empty_49_fu_897_p2">shl, 0, 0, 6, 1, 2</column>
<column name="empty_50_fu_915_p2">shl, 0, 0, 35, 16, 16</column>
<column name="empty_65_fu_640_p2">shl, 0, 0, 6, 1, 2</column>
<column name="empty_66_fu_658_p2">shl, 0, 0, 35, 16, 16</column>
<column name="empty_80_fu_751_p2">shl, 0, 0, 6, 1, 2</column>
<column name="empty_81_fu_769_p2">shl, 0, 0, 35, 16, 16</column>
<column name="empty_94_fu_1017_p2">shl, 0, 0, 6, 1, 2</column>
<column name="empty_95_fu_1035_p2">shl, 0, 0, 35, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="empty_45_fu_864_p2">xor, 0, 0, 2, 1, 1</column>
<column name="empty_48_fu_845_p2">xor, 0, 0, 2, 1, 1</column>
<column name="empty_51_fu_839_p2">xor, 0, 0, 2, 1, 2</column>
<column name="empty_60_fu_595_p2">xor, 0, 0, 2, 1, 1</column>
<column name="empty_64_fu_631_p2">xor, 0, 0, 2, 1, 1</column>
<column name="empty_69_fu_589_p2">xor, 0, 0, 2, 1, 2</column>
<column name="empty_79_fu_742_p2">xor, 0, 0, 2, 1, 1</column>
<column name="empty_91_fu_984_p2">xor, 0, 0, 2, 1, 1</column>
<column name="exitcond18tmp_fu_526_p2">xor, 0, 0, 2, 1, 1</column>
<column name="exitcondtmp_fu_800_p2">xor, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_859_p2">xor, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_626_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter7">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter9">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_residual_loop_index18_phi_fu_375_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_residual_loop_index6_phi_fu_341_p4">9, 2, 1, 2</column>
<column name="bram_dx_Addr_A_orig">25, 5, 32, 160</column>
<column name="bram_dx_Din_A">14, 3, 16, 48</column>
<column name="bram_dx_WEN_A">14, 3, 2, 6</column>
<column name="bram_x_Addr_A_orig">25, 5, 32, 160</column>
<column name="bram_x_Din_A">14, 3, 16, 48</column>
<column name="bram_x_WEN_A">14, 3, 2, 6</column>
<column name="gmem_ARADDR">25, 5, 32, 160</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_AWADDR">25, 5, 32, 160</column>
<column name="gmem_AWLEN">20, 4, 32, 128</column>
<column name="gmem_WDATA">25, 5, 16, 80</column>
<column name="gmem_WSTRB">20, 4, 2, 8</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="loop_index15_reg_360">9, 2, 63, 126</column>
<column name="loop_index3_reg_326">9, 2, 63, 126</column>
<column name="loop_index9_reg_383">9, 2, 63, 126</column>
<column name="loop_index_reg_349">9, 2, 63, 126</column>
<column name="residual_loop_index18_reg_371">9, 2, 1, 2</column>
<column name="residual_loop_index6_reg_337">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="bram_dx_load_reg_1215">16, 0, 16, 0</column>
<column name="bram_x_load_reg_1147">16, 0, 16, 0</column>
<column name="ddrtobram_read_reg_1046">1, 0, 1, 0</column>
<column name="dim_read_reg_1050">32, 0, 32, 0</column>
<column name="dx_read_reg_1055">32, 0, 32, 0</column>
<column name="empty_36_reg_1100">32, 0, 32, 0</column>
<column name="empty_37_reg_1110">11, 0, 11, 0</column>
<column name="empty_38_reg_1088">1, 0, 1, 0</column>
<column name="empty_41_reg_1250">10, 0, 10, 0</column>
<column name="empty_41_reg_1250_pp3_iter1_reg">10, 0, 10, 0</column>
<column name="empty_48_reg_1294">1, 0, 1, 0</column>
<column name="empty_51_reg_1284">1, 0, 1, 0</column>
<column name="empty_54_reg_1320">10, 0, 10, 0</column>
<column name="empty_54_reg_1320_pp5_iter1_reg">10, 0, 10, 0</column>
<column name="empty_65_reg_1185">2, 0, 2, 0</column>
<column name="empty_66_reg_1190">16, 0, 16, 0</column>
<column name="empty_69_reg_1180">1, 0, 1, 0</column>
<column name="empty_80_reg_1231">2, 0, 2, 0</column>
<column name="empty_81_reg_1236">16, 0, 16, 0</column>
<column name="empty_86_reg_1152">1, 0, 1, 0</column>
<column name="empty_87_reg_1160">1, 0, 1, 0</column>
<column name="empty_97_reg_1260">1, 0, 1, 0</column>
<column name="empty_98_reg_1269">1, 0, 1, 0</column>
<column name="empty_reg_1072">1, 0, 1, 0</column>
<column name="exitcond18tmp_reg_1165">1, 0, 1, 0</column>
<column name="exitcond2011_reg_1316">1, 0, 1, 0</column>
<column name="exitcond2011_reg_1316_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond2213_reg_1246">1, 0, 1, 0</column>
<column name="exitcond2213_reg_1246_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond2415_reg_1206">1, 0, 1, 0</column>
<column name="exitcond2415_reg_1206_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond2617_reg_1138">1, 0, 1, 0</column>
<column name="exitcond2617_reg_1138_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcondtmp_reg_1274">1, 0, 1, 0</column>
<column name="gmem_addr_2_read_reg_1289">16, 0, 16, 0</column>
<column name="gmem_addr_2_reg_1278">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1174">32, 0, 32, 0</column>
<column name="gmem_addr_4_read_reg_1325">16, 0, 16, 0</column>
<column name="gmem_addr_6_read_reg_1341">16, 0, 16, 0</column>
<column name="gmem_addr_6_reg_1330">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_1225">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1255">16, 0, 16, 0</column>
<column name="loop_index15_reg_360">63, 0, 63, 0</column>
<column name="loop_index3_reg_326">63, 0, 63, 0</column>
<column name="loop_index9_reg_383">63, 0, 63, 0</column>
<column name="loop_index_reg_349">63, 0, 63, 0</column>
<column name="p_cast_cast_reg_1092">63, 0, 63, 0</column>
<column name="p_cast_reg_1079">31, 0, 31, 0</column>
<column name="residual_loop_index18_reg_371">1, 0, 1, 0</column>
<column name="residual_loop_index6_reg_337">1, 0, 1, 0</column>
<column name="tmp_s_reg_1336">10, 0, 10, 0</column>
<column name="x_read_reg_1063">32, 0, 32, 0</column>
<column name="exitcond18tmp_reg_1165">64, 32, 1, 0</column>
<column name="exitcondtmp_reg_1274">64, 32, 1, 0</column>
<column name="residual_loop_index18_reg_371">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, InputLayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, InputLayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, InputLayer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="bram_x_Addr_A">out, 32, bram, bram_x, array</column>
<column name="bram_x_EN_A">out, 1, bram, bram_x, array</column>
<column name="bram_x_WEN_A">out, 2, bram, bram_x, array</column>
<column name="bram_x_Din_A">out, 16, bram, bram_x, array</column>
<column name="bram_x_Dout_A">in, 16, bram, bram_x, array</column>
<column name="bram_x_Clk_A">out, 1, bram, bram_x, array</column>
<column name="bram_x_Rst_A">out, 1, bram, bram_x, array</column>
<column name="bram_dx_Addr_A">out, 32, bram, bram_dx, array</column>
<column name="bram_dx_EN_A">out, 1, bram, bram_dx, array</column>
<column name="bram_dx_WEN_A">out, 2, bram, bram_dx, array</column>
<column name="bram_dx_Din_A">out, 16, bram, bram_dx, array</column>
<column name="bram_dx_Dout_A">in, 16, bram, bram_dx, array</column>
<column name="bram_dx_Clk_A">out, 1, bram, bram_dx, array</column>
<column name="bram_dx_Rst_A">out, 1, bram, bram_dx, array</column>
</table>
</item>
</section>
</profile>
