digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55@pointer" {
"1000167" [label="(Call,regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000171" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000172" [label="(Call,regs->msr & ~MSR_LE)"];
"1000177" [label="(Call,msr & MSR_LE)"];
"1000155" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000181" [label="(Call,regs->msr &= ~MSR_VEC)"];
"1000299" [label="(Call,regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1))"];
"1000325" [label="(Call,regs->msr &= ~MSR_VSX)"];
"1000394" [label="(Call,regs->msr &= ~MSR_SPE)"];
"1000480" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000479" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000475" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000173" [label="(Call,regs->msr)"];
"1000299" [label="(Call,regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1))"];
"1000177" [label="(Call,msr & MSR_LE)"];
"1000156" [label="(Identifier,msr)"];
"1000488" [label="(Call,tm_enable())"];
"1000476" [label="(Call,regs->msr)"];
"1000329" [label="(Identifier,~MSR_VSX)"];
"1000168" [label="(Call,regs->msr)"];
"1000524" [label="(Call,msr & MSR_VEC)"];
"1000480" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000525" [label="(Identifier,msr)"];
"1000155" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000513" [label="(Call,regs->msr)"];
"1000484" [label="(Identifier,~MSR_TS_MASK)"];
"1000119" [label="(Block,)"];
"1000182" [label="(Call,regs->msr)"];
"1000534" [label="(Call,regs->msr)"];
"1000537" [label="(Identifier,MSR_VEC)"];
"1000187" [label="(Call,msr & MSR_VEC)"];
"1000171" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000485" [label="(Call,msr_hi & MSR_TS_MASK)"];
"1000157" [label="(Call,&sr->mc_gregs[PT_MSR])"];
"1000395" [label="(Call,regs->msr)"];
"1000475" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000178" [label="(Identifier,msr)"];
"1000176" [label="(Identifier,~MSR_LE)"];
"1000332" [label="(Identifier,msr)"];
"1000326" [label="(Call,regs->msr)"];
"1000516" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000180" [label="(Call,discard_lazy_cpu_state())"];
"1000479" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000153" [label="(Call,err |= __get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000312" [label="(Identifier,current)"];
"1000300" [label="(Call,regs->msr)"];
"1000303" [label="(Call,~(MSR_FP | MSR_FE0 | MSR_FE1))"];
"1000539" [label="(Literal,0)"];
"1000325" [label="(Call,regs->msr &= ~MSR_VSX)"];
"1000398" [label="(Identifier,~MSR_SPE)"];
"1000401" [label="(Identifier,msr)"];
"1000188" [label="(Identifier,msr)"];
"1000172" [label="(Call,regs->msr & ~MSR_LE)"];
"1000394" [label="(Call,regs->msr &= ~MSR_SPE)"];
"1000179" [label="(Identifier,MSR_LE)"];
"1000486" [label="(Identifier,msr_hi)"];
"1000181" [label="(Call,regs->msr &= ~MSR_VEC)"];
"1000481" [label="(Call,regs->msr)"];
"1000167" [label="(Call,regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000540" [label="(MethodReturn,static long)"];
"1000185" [label="(Identifier,~MSR_VEC)"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000506" [label="(Block,)"];
"1000527" [label="(Block,)"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000167" -> "1000119"  [label="AST: "];
"1000167" -> "1000171"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000171" -> "1000167"  [label="AST: "];
"1000180" -> "1000167"  [label="CFG: "];
"1000167" -> "1000540"  [label="DDG: (regs->msr & ~MSR_LE) | (msr & MSR_LE)"];
"1000171" -> "1000167"  [label="DDG: regs->msr & ~MSR_LE"];
"1000171" -> "1000167"  [label="DDG: msr & MSR_LE"];
"1000167" -> "1000181"  [label="DDG: regs->msr"];
"1000171" -> "1000177"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000177" -> "1000171"  [label="AST: "];
"1000171" -> "1000540"  [label="DDG: regs->msr & ~MSR_LE"];
"1000171" -> "1000540"  [label="DDG: msr & MSR_LE"];
"1000172" -> "1000171"  [label="DDG: regs->msr"];
"1000172" -> "1000171"  [label="DDG: ~MSR_LE"];
"1000177" -> "1000171"  [label="DDG: msr"];
"1000177" -> "1000171"  [label="DDG: MSR_LE"];
"1000172" -> "1000176"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000176" -> "1000172"  [label="AST: "];
"1000178" -> "1000172"  [label="CFG: "];
"1000172" -> "1000540"  [label="DDG: ~MSR_LE"];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000177" -> "1000540"  [label="DDG: MSR_LE"];
"1000155" -> "1000177"  [label="DDG: msr"];
"1000177" -> "1000187"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000155" -> "1000540"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000155" -> "1000540"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000181" -> "1000119"  [label="AST: "];
"1000181" -> "1000185"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000185" -> "1000181"  [label="AST: "];
"1000188" -> "1000181"  [label="CFG: "];
"1000181" -> "1000540"  [label="DDG: regs->msr"];
"1000181" -> "1000540"  [label="DDG: ~MSR_VEC"];
"1000181" -> "1000540"  [label="DDG: regs->msr &= ~MSR_VEC"];
"1000181" -> "1000299"  [label="DDG: regs->msr"];
"1000299" -> "1000119"  [label="AST: "];
"1000299" -> "1000303"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000303" -> "1000299"  [label="AST: "];
"1000312" -> "1000299"  [label="CFG: "];
"1000299" -> "1000540"  [label="DDG: ~(MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000299" -> "1000540"  [label="DDG: regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000299" -> "1000540"  [label="DDG: regs->msr"];
"1000303" -> "1000299"  [label="DDG: MSR_FP | MSR_FE0 | MSR_FE1"];
"1000299" -> "1000325"  [label="DDG: regs->msr"];
"1000325" -> "1000119"  [label="AST: "];
"1000325" -> "1000329"  [label="CFG: "];
"1000326" -> "1000325"  [label="AST: "];
"1000329" -> "1000325"  [label="AST: "];
"1000332" -> "1000325"  [label="CFG: "];
"1000325" -> "1000540"  [label="DDG: regs->msr"];
"1000325" -> "1000540"  [label="DDG: ~MSR_VSX"];
"1000325" -> "1000540"  [label="DDG: regs->msr &= ~MSR_VSX"];
"1000325" -> "1000394"  [label="DDG: regs->msr"];
"1000394" -> "1000119"  [label="AST: "];
"1000394" -> "1000398"  [label="CFG: "];
"1000395" -> "1000394"  [label="AST: "];
"1000398" -> "1000394"  [label="AST: "];
"1000401" -> "1000394"  [label="CFG: "];
"1000394" -> "1000540"  [label="DDG: regs->msr &= ~MSR_SPE"];
"1000394" -> "1000540"  [label="DDG: ~MSR_SPE"];
"1000394" -> "1000540"  [label="DDG: regs->msr"];
"1000394" -> "1000480"  [label="DDG: regs->msr"];
"1000480" -> "1000479"  [label="AST: "];
"1000480" -> "1000484"  [label="CFG: "];
"1000481" -> "1000480"  [label="AST: "];
"1000484" -> "1000480"  [label="AST: "];
"1000486" -> "1000480"  [label="CFG: "];
"1000480" -> "1000540"  [label="DDG: ~MSR_TS_MASK"];
"1000480" -> "1000479"  [label="DDG: regs->msr"];
"1000480" -> "1000479"  [label="DDG: ~MSR_TS_MASK"];
"1000479" -> "1000475"  [label="AST: "];
"1000479" -> "1000485"  [label="CFG: "];
"1000485" -> "1000479"  [label="AST: "];
"1000475" -> "1000479"  [label="CFG: "];
"1000479" -> "1000540"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000479" -> "1000540"  [label="DDG: msr_hi & MSR_TS_MASK"];
"1000479" -> "1000475"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000479" -> "1000475"  [label="DDG: msr_hi & MSR_TS_MASK"];
"1000485" -> "1000479"  [label="DDG: msr_hi"];
"1000485" -> "1000479"  [label="DDG: MSR_TS_MASK"];
"1000475" -> "1000119"  [label="AST: "];
"1000476" -> "1000475"  [label="AST: "];
"1000488" -> "1000475"  [label="CFG: "];
"1000475" -> "1000540"  [label="DDG: regs->msr"];
"1000475" -> "1000540"  [label="DDG: (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK)"];
"1000475" -> "1000512"  [label="DDG: regs->msr"];
"1000475" -> "1000533"  [label="DDG: regs->msr"];
"1000512" -> "1000506"  [label="AST: "];
"1000512" -> "1000516"  [label="CFG: "];
"1000513" -> "1000512"  [label="AST: "];
"1000516" -> "1000512"  [label="AST: "];
"1000525" -> "1000512"  [label="CFG: "];
"1000512" -> "1000540"  [label="DDG: regs->msr"];
"1000512" -> "1000540"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000512" -> "1000540"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000516" -> "1000512"  [label="DDG: MSR_FP"];
"1000516" -> "1000512"  [label="DDG: current->thread.fpexc_mode"];
"1000512" -> "1000533"  [label="DDG: regs->msr"];
"1000533" -> "1000527"  [label="AST: "];
"1000533" -> "1000537"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000537" -> "1000533"  [label="AST: "];
"1000539" -> "1000533"  [label="CFG: "];
"1000533" -> "1000540"  [label="DDG: regs->msr |= MSR_VEC"];
"1000533" -> "1000540"  [label="DDG: regs->msr"];
"1000533" -> "1000540"  [label="DDG: MSR_VEC"];
"1000524" -> "1000533"  [label="DDG: MSR_VEC"];
}
