Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe -prj /home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_beh.prj work.i2c_slave_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/slave_reg.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/i2c_slave_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98888 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity slave_reg [slave_reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,12,16,8,4,4,4,('1'...]
Compiling architecture behavior of entity i2c_slave_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable /home/mika/Projects/projects_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe
Fuse Memory Usage: 1199512 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 630 ms
