<profile>

<section name = "Vitis HLS Report for 'filt'" level="0">
<item name = "Date">Thu Apr 11 15:33:26 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FIR_Test_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_filt_Pipeline_VITIS_LOOP_56_2_fu_519">filt_Pipeline_VITIS_LOOP_56_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2097, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 24, 1301, 1420, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2923, -</column>
<column name="Register">-, -, 5843, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 10, 6, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_56_2_fu_519">filt_Pipeline_VITIS_LOOP_56_2, 0, 0, 371, 358, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_32s_32s_32_1_1_U14">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U15">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U16">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U17">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U18">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U19">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U20">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U21">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="signal_shift_reg_U">signal_shift_reg_RAM_AUTO_1R1W, 2, 0, 0, 0, 99, 32, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_fu_887_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln82_10_fu_1143_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_15_fu_1116_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_1_fu_1132_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_21_fu_1121_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_22_fu_1148_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_32_fu_1100_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_33_fu_1106_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_41_fu_1078_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_43_fu_1084_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_44_fu_1090_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_45_fu_1095_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_46_fu_1111_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_47_fu_1153_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_48_fu_1015_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_49_fu_1021_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_4_fu_1137_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_52_fu_1049_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_57_fu_970_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_58_fu_1053_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_64_fu_924_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_65_fu_930_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_69_fu_935_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_70_fu_941_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_71_fu_1058_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_73_fu_946_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_75_fu_952_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_76_fu_958_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_77_fu_964_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_78_fu_976_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_79_fu_981_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_80_fu_985_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_81_fu_991_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_82_fu_1063_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_85_fu_997_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_86_fu_1003_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_87_fu_1027_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_88_fu_1009_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_89_fu_1032_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_93_fu_1037_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_94_fu_1043_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_95_fu_1067_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_96_fu_1072_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_fu_1127_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_588_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_594_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_600_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_606_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_738_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_744_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_750_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_756_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_762_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_768_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_774_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_780_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_798_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_804_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_810_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_3_fu_1169_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_r_TDATA_int_regslice">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_state112">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_881_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="i_1_fu_893_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln9_fu_901_p3">select, 0, 0, 5, 1, 5</column>
<column name="running_1_fu_1175_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1182, 222, 1, 222</column>
<column name="ap_phi_mux_tmp_last_1_phi_fu_509_p8">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_544_p0">241, 56, 32, 1792</column>
<column name="grp_fu_544_p1">65, 13, 32, 416</column>
<column name="grp_fu_549_p0">81, 17, 32, 544</column>
<column name="grp_fu_549_p1">65, 14, 32, 448</column>
<column name="grp_fu_553_p0">59, 11, 32, 352</column>
<column name="grp_fu_553_p1">59, 11, 32, 352</column>
<column name="grp_fu_557_p0">31, 6, 32, 192</column>
<column name="grp_fu_557_p1">42, 8, 32, 256</column>
<column name="grp_fu_562_p0">20, 4, 32, 128</column>
<column name="grp_fu_562_p1">37, 7, 32, 224</column>
<column name="grp_fu_569_p0">14, 3, 32, 96</column>
<column name="grp_fu_569_p1">14, 3, 32, 96</column>
<column name="i_fu_318">14, 3, 32, 96</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="running_reg_495">9, 2, 1, 2</column>
<column name="signal_shift_reg_address0">221, 51, 7, 357</column>
<column name="signal_shift_reg_address1">217, 50, 7, 350</column>
<column name="signal_shift_reg_d0">221, 51, 32, 1632</column>
<column name="signal_shift_reg_d1">217, 50, 32, 1600</column>
<column name="state_fu_314">14, 3, 3, 9</column>
<column name="tmp_last_1_reg_506">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln82_12_reg_2049">32, 0, 32, 0</column>
<column name="add_ln82_21_reg_2054">32, 0, 32, 0</column>
<column name="add_ln82_32_reg_2039">32, 0, 32, 0</column>
<column name="add_ln82_43_reg_2024">32, 0, 32, 0</column>
<column name="add_ln82_44_reg_2029">32, 0, 32, 0</column>
<column name="add_ln82_45_reg_2034">32, 0, 32, 0</column>
<column name="add_ln82_46_reg_2044">32, 0, 32, 0</column>
<column name="add_ln82_49_reg_2009">32, 0, 32, 0</column>
<column name="add_ln82_4_reg_2064">32, 0, 32, 0</column>
<column name="add_ln82_51_reg_1972">32, 0, 32, 0</column>
<column name="add_ln82_57_reg_1929">32, 0, 32, 0</column>
<column name="add_ln82_64_reg_1793">32, 0, 32, 0</column>
<column name="add_ln82_69_reg_1831">32, 0, 32, 0</column>
<column name="add_ln82_70_reg_1848">32, 0, 32, 0</column>
<column name="add_ln82_76_reg_1874">32, 0, 32, 0</column>
<column name="add_ln82_77_reg_1879">32, 0, 32, 0</column>
<column name="add_ln82_81_reg_1934">32, 0, 32, 0</column>
<column name="add_ln82_86_reg_1977">32, 0, 32, 0</column>
<column name="add_ln82_88_reg_1982">32, 0, 32, 0</column>
<column name="add_ln82_94_reg_2014">32, 0, 32, 0</column>
<column name="add_ln82_96_reg_2019">32, 0, 32, 0</column>
<column name="add_ln82_reg_2059">32, 0, 32, 0</column>
<column name="ap_CS_fsm">221, 0, 221, 0</column>
<column name="coefs_read_reg_1218">64, 0, 64, 0</column>
<column name="gmem_addr_read_10_reg_1396">32, 0, 32, 0</column>
<column name="gmem_addr_read_12_reg_1425">32, 0, 32, 0</column>
<column name="gmem_addr_read_13_reg_1442">32, 0, 32, 0</column>
<column name="gmem_addr_read_15_reg_1471">32, 0, 32, 0</column>
<column name="gmem_addr_read_16_reg_1488">32, 0, 32, 0</column>
<column name="gmem_addr_read_19_reg_1529">32, 0, 32, 0</column>
<column name="gmem_addr_read_21_reg_1558">32, 0, 32, 0</column>
<column name="gmem_addr_read_22_reg_1575">32, 0, 32, 0</column>
<column name="gmem_addr_read_25_reg_1616">32, 0, 32, 0</column>
<column name="gmem_addr_read_27_reg_1645">32, 0, 32, 0</column>
<column name="gmem_addr_read_28_reg_1662">32, 0, 32, 0</column>
<column name="gmem_addr_read_29_reg_1679">32, 0, 32, 0</column>
<column name="gmem_addr_read_32_reg_1720">32, 0, 32, 0</column>
<column name="gmem_addr_read_33_reg_1737">32, 0, 32, 0</column>
<column name="gmem_addr_read_34_reg_1754">32, 0, 32, 0</column>
<column name="gmem_addr_read_4_reg_1309">32, 0, 32, 0</column>
<column name="gmem_addr_read_8_reg_1362">32, 0, 32, 0</column>
<column name="gmem_addr_read_9_reg_1379">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1229">64, 0, 64, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_56_2_fu_519_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_318">32, 0, 32, 0</column>
<column name="i_load_1_reg_2079">32, 0, 32, 0</column>
<column name="mul_ln79_82_reg_1896">32, 0, 32, 0</column>
<column name="mul_ln79_83_reg_1906">32, 0, 32, 0</column>
<column name="mul_ln82_reg_1280">32, 0, 32, 0</column>
<column name="reg_612">32, 0, 32, 0</column>
<column name="reg_620">32, 0, 32, 0</column>
<column name="reg_627">32, 0, 32, 0</column>
<column name="reg_633">32, 0, 32, 0</column>
<column name="reg_639">32, 0, 32, 0</column>
<column name="reg_645">32, 0, 32, 0</column>
<column name="reg_650">32, 0, 32, 0</column>
<column name="reg_656">32, 0, 32, 0</column>
<column name="reg_663">32, 0, 32, 0</column>
<column name="reg_669">32, 0, 32, 0</column>
<column name="reg_675">32, 0, 32, 0</column>
<column name="reg_681">32, 0, 32, 0</column>
<column name="reg_687">32, 0, 32, 0</column>
<column name="reg_693">32, 0, 32, 0</column>
<column name="reg_699">32, 0, 32, 0</column>
<column name="reg_705">32, 0, 32, 0</column>
<column name="reg_710">32, 0, 32, 0</column>
<column name="reg_714">32, 0, 32, 0</column>
<column name="reg_718">32, 0, 32, 0</column>
<column name="reg_722">32, 0, 32, 0</column>
<column name="reg_726">32, 0, 32, 0</column>
<column name="reg_730">32, 0, 32, 0</column>
<column name="reg_734">32, 0, 32, 0</column>
<column name="reg_786">32, 0, 32, 0</column>
<column name="reg_790">32, 0, 32, 0</column>
<column name="reg_794">32, 0, 32, 0</column>
<column name="reg_816">32, 0, 32, 0</column>
<column name="running_reg_495">1, 0, 1, 0</column>
<column name="signal_shift_reg_load_10_reg_1350">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_11_reg_1356">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_12_reg_1367">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_13_reg_1373">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_14_reg_1384">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_15_reg_1390">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_16_reg_1401">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_17_reg_1407">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_18_reg_1413">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_19_reg_1419">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_1_reg_1291">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_20_reg_1430">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_21_reg_1436">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_22_reg_1447">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_23_reg_1453">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_24_reg_1459">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_25_reg_1465">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_26_reg_1476">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_27_reg_1482">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_28_reg_1493">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_29_reg_1499">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_2_reg_1297">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_30_reg_1505">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_31_reg_1511">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_32_reg_1517">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_33_reg_1523">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_34_reg_1534">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_35_reg_1540">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_36_reg_1546">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_37_reg_1552">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_38_reg_1563">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_39_reg_1569">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_3_reg_1303">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_40_reg_1580">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_41_reg_1586">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_42_reg_1592">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_43_reg_1598">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_44_reg_1604">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_45_reg_1610">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_46_reg_1621">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_47_reg_1627">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_48_reg_1633">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_49_reg_1639">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_4_reg_1314">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_50_reg_1650">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_51_reg_1656">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_52_reg_1667">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_53_reg_1673">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_54_reg_1684">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_55_reg_1690">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_56_reg_1696">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_57_reg_1702">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_58_reg_1708">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_59_reg_1714">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_5_reg_1320">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_60_reg_1725">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_61_reg_1731">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_62_reg_1742">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_63_reg_1748">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_64_reg_1759">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_65_reg_1765">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_66_reg_1771">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_67_reg_1777">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_68_reg_1782">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_69_reg_1787">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_6_reg_1326">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_70_reg_1798">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_71_reg_1804">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_72_reg_1810">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_73_reg_1815">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_74_reg_1821">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_75_reg_1826">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_76_reg_1836">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_77_reg_1842">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_78_reg_1853">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_79_reg_1858">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_7_reg_1332">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_80_reg_1864">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_81_reg_1869">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_82_reg_1884">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_83_reg_1890">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_84_reg_1901">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_85_reg_1911">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_86_reg_1917">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_87_reg_1923">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_88_reg_1939">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_89_reg_1945">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_8_reg_1338">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_90_reg_1951">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_91_reg_1957">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_92_reg_1962">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_93_reg_1967">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_94_reg_1987">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_95_reg_1993">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_96_reg_1999">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_97_reg_2004">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_9_reg_1344">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_reg_1285">32, 0, 32, 0</column>
<column name="state_fu_314">3, 0, 32, 29</column>
<column name="state_load_reg_1235">3, 0, 32, 29</column>
<column name="tmp_data_reg_1239">32, 0, 32, 0</column>
<column name="tmp_dest_reg_1275">1, 0, 1, 0</column>
<column name="tmp_id_reg_1270">1, 0, 1, 0</column>
<column name="tmp_keep_reg_1246">4, 0, 4, 0</column>
<column name="tmp_last_1_reg_506">1, 0, 1, 0</column>
<column name="tmp_last_loc_fu_322">1, 0, 1, 0</column>
<column name="tmp_last_reg_1261">1, 0, 1, 0</column>
<column name="tmp_strb_reg_1251">4, 0, 4, 0</column>
<column name="tmp_user_reg_1256">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, filt, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, filt, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 4, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 4, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 32, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 4, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 4, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
