// Seed: 2287296145
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wand id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd93
) (
    output uwire _id_0,
    output supply0 id_1
    , id_8,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    input uwire id_6
);
  logic [-1  >>  id_0 : -1] id_9 = id_3;
  wire id_10;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[id_1] = id_1 ? -1 : id_1;
  wire \id_3 ;
  module_0 modCall_1 (
      \id_3 ,
      \id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
