  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=0' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(23)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_port_widening.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvLayer_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>set PATH= 

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_ConvLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvLayer_subsystem  -s ConvLayer  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ConvLayer_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvLayer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvLayer_subsystem -s ConvLayer 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvLayer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_bias_ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_bias_ReLu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module ConvLayer_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_IFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvLayer_IFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_InBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_InBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Nif_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Nif_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_niy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_niy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_noy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_noy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_EastPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_EastPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_Pipeline_WestPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_Pipeline_WestPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_row_1map_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_row_1map_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_tix_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_tix_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_tiy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_tiy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadIfMap_wrd_1row_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadIfMap_wrd_1row_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Nof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Nof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_loadWtMap_Tof_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_loadWtMap_Tof_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_10ns_8ns_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_10ns_8ns_6ns_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_6ns_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_6ns_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_10ns_8ns_9s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_9s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_10ns_8ns_9s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_13s_9ns_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_13s_9ns_13ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_13s_9ns_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_6ns_3ns_15ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_3ns_15ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_6ns_3ns_15ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvLayer_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mem2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mem2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mem2Buf_nofy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mem2Buf_nofy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_10ns_13ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_10ns_13ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_14ns_32s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_14ns_32s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_14ns_9ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_14ns_9ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32ns_32ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32ns_32ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_32s_6s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_32s_6s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_33s_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_33s_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_33s_8ns_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_33s_8ns_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_3ns_10ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_3ns_10ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_3ns_6ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_3ns_6ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_3ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_3ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_41s_8ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_41s_8ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_5ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_5ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_5ns_8ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_5ns_8ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_8ns_5ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_8ns_5ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_9ns_13ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_9ns_13ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_nofFirst_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_nofFirst_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_OFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_store
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_write
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvLayer_OFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Pe2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Pe2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_15_3_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_15_3_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_15_3_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_15_3_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_257_8_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_257_8_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_9_2_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_9_2_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_storeMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_storeMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_bit_shift_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_bit_shift_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_toy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_toy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_tox_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_tox_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_Toy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_Toy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_urem_5ns_4ns_3_9_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_5ns_4ns_3_9_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_5ns_4ns_3_9_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_urem_8ns_4ns_3_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_8ns_4ns_3_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvLayer_urem_8ns_4ns_3_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_Dfl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_Dfl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_wndClc_Dfl_Pipeline_Region1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_wndClc_Dfl_Pipeline_Region1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_WTMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvLayer_WTMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvLayer_subsystem/ConvLayer_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.ConvLayer_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ConvLayer_mem2Buf_nofy_step_rom_...
Compiling module xil_defaultlib.ConvLayer_nofFirst_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Nif_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_row_1map_rom...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_wrd_1row_rom...
Compiling module xil_defaultlib.ConvLayer_ConvLayer_ap_int_8_con...
Compiling module xil_defaultlib.ConvLayer_tof_step_rom_ROM_AUTO_...
Compiling module xil_defaultlib.ConvLayer_Toy_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvLayer_tox_step_rom_ROM_AUTO_...
Compiling module xil_defaultlib.ConvLayer_p_ZZ9ConvLayerPK6ap_in...
Compiling module xil_defaultlib.ConvLayer_InBuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvLayer_loadIfMap_niy_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_noy_step_rom...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_tiy_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_tix_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_mul_33s_32ns_64_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_32...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_32...
Compiling module xil_defaultlib.ConvLayer_flow_control_loop_pipe...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_If_...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_6n...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_6n...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Nor...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_9s...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_10ns_8ns_9s...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Sou...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Wes...
Compiling module xil_defaultlib.ConvLayer_loadIfMap_Pipeline_Eas...
Compiling module xil_defaultlib.ConvLayer_mul_32ns_32ns_37_1_1(N...
Compiling module xil_defaultlib.ConvLayer_mul_32s_6s_32_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mul_5ns_8ns_13_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_10ns_13ns_22_1_1(N...
Compiling module xil_defaultlib.ConvLayer_urem_5ns_4ns_3_9_seq_1...
Compiling module xil_defaultlib.ConvLayer_urem_5ns_4ns_3_9_seq_1...
Compiling module xil_defaultlib.ConvLayer_urem_8ns_4ns_3_12_seq_...
Compiling module xil_defaultlib.ConvLayer_urem_8ns_4ns_3_12_seq_...
Compiling module xil_defaultlib.ConvLayer_mul_3ns_6ns_9_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mul_10ns_6ns_15_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_mul_3ns_10ns_12_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_loadIfMap
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Nof_step_rom...
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Tof_rom_ROM_...
Compiling module xil_defaultlib.ConvLayer_loadWtMap_Pipeline_WtL...
Compiling module xil_defaultlib.ConvLayer_mul_9ns_32s_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_14ns_32s_45_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_mul_14ns_9ns_21_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_loadWtMap
Compiling module xil_defaultlib.ConvLayer_mem2Buf
Compiling module xil_defaultlib.ConvLayer_loadBiasTile_Pipeline_...
Compiling module xil_defaultlib.ConvLayer_loadBiasTile_Pipeline_...
Compiling module xil_defaultlib.ConvLayer_mul_3ns_6ns_8_1_1(NUM_...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_13s_9ns_13n...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_13s_9ns_13n...
Compiling module xil_defaultlib.ConvLayer_loadBiasTile
Compiling module xil_defaultlib.ConvLayer_tileClc_tileclc_loop_l...
Compiling module xil_defaultlib.ConvLayer_tileClc_wndclc_loop_li...
Compiling module xil_defaultlib.ConvLayer_tileClc_wtbuf2pe_loop_...
Compiling module xil_defaultlib.ConvLayer_tileClc_toy_step_rom_R...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_tileClc_pe2buf_addr_of...
Compiling module xil_defaultlib.ConvLayer_tileClc_bit_shift_rom_...
Compiling module xil_defaultlib.ConvLayer_mul_32s_6ns_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_wndClc_ctrl
Compiling module xil_defaultlib.ConvLayer_sparsemux_9_3_32_1_1(d...
Compiling module xil_defaultlib.ConvLayer_sparsemux_15_3_8_1_1(d...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_8s_8s_18s_1...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_8s_8s_18s_1...
Compiling module xil_defaultlib.ConvLayer_wndClc_Dfl_Pipeline_Re...
Compiling module xil_defaultlib.ConvLayer_fifo_w8_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvLayer_fifo_w8_d4_S_default
Compiling module xil_defaultlib.ConvLayer_wndClc_Dfl
Compiling module xil_defaultlib.ConvLayer_sparsemux_257_8_2_1_1(...
Compiling module xil_defaultlib.ConvLayer_bias_ReLu
Compiling module xil_defaultlib.ConvLayer_sparsemux_15_3_18_1_1(...
Compiling module xil_defaultlib.ConvLayer_sparsemux_9_2_18_1_1(d...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_3ns_15n...
Compiling module xil_defaultlib.ConvLayer_mac_muladd_6ns_3ns_15n...
Compiling module xil_defaultlib.ConvLayer_Pe2Buf_Pipeline_loop_P...
Compiling module xil_defaultlib.ConvLayer_mul_6ns_5ns_10_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_Pe2Buf
Compiling module xil_defaultlib.ConvLayer_tileClc
Compiling module xil_defaultlib.ConvLayer_mul_33s_8ns_41_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_41s_8ns_49_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_storeMap_Pipeline_Loop...
Compiling module xil_defaultlib.ConvLayer_mul_5ns_32s_32_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_8ns_5ns_13_1_1(NUM...
Compiling module xil_defaultlib.ConvLayer_mul_9ns_13ns_21_1_1(NU...
Compiling module xil_defaultlib.ConvLayer_storeMap
Compiling module xil_defaultlib.ConvLayer_control_s_axi
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_load(NUM_R...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_burst_sequ...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi_read(C_USE...
Compiling module xil_defaultlib.ConvLayer_IFMAP_m_axi(C_M_AXI_AD...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_store(CONS...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_burst_sequ...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_throttle(C...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi_write(CONS...
Compiling module xil_defaultlib.ConvLayer_OFMAP_m_axi(C_M_AXI_AD...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_load(NUM_R...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_burst_sequ...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_reg_slice(...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi_read(C_USE...
Compiling module xil_defaultlib.ConvLayer_WTMAP_m_axi(C_M_AXI_AD...
Compiling module xil_defaultlib.ConvLayer
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ConvLayer_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvLayer

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Sep  4 13:40:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/ConvLayer/xsim_script.tcl
# xsim {ConvLayer} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=ConvLayer_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {ConvLayer.tcl}
Time resolution is 1 ps
source ConvLayer.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 ConvLayer_test_lib                -     @370             
  top_env                    ConvLayer_env                     -     @381             
    ConvLayer_virtual_sqr    ConvLayer_virtual_sequencer       -     @632             
      rsp_export             uvm_analysis_export               -     @641             
      seq_item_export        uvm_seq_item_pull_imp             -     @759             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    axi_lite_control         uvm_env                           -     @501             
      item_rtr_port          uvm_analysis_port                 -     @520             
      item_wtr_port          uvm_analysis_port                 -     @510             
      master                 uvm_agent                         -     @958             
        ardrv                uvm_driver #(REQ,RSP)             -     @1633            
          item_read_imp      uvm_analysis_port                 -     @1662            
          rsp_port           uvm_analysis_port                 -     @1652            
          seq_item_port      uvm_seq_item_pull_port            -     @1642            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1672            
          rsp_export         uvm_analysis_export               -     @1681            
          seq_item_export    uvm_seq_item_pull_imp             -     @1799            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1105            
          item_read_imp      uvm_analysis_port                 -     @1134            
          rsp_port           uvm_analysis_port                 -     @1124            
          seq_item_port      uvm_seq_item_pull_port            -     @1114            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1144            
          rsp_export         uvm_analysis_export               -     @1153            
          seq_item_export    uvm_seq_item_pull_imp             -     @1271            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1457            
          item_read_imp      uvm_analysis_port                 -     @1486            
          rsp_port           uvm_analysis_port                 -     @1476            
          seq_item_port      uvm_seq_item_pull_port            -     @1466            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1496            
          rsp_export         uvm_analysis_export               -     @1505            
          seq_item_export    uvm_seq_item_pull_imp             -     @1623            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1809            
          item_read_imp      uvm_analysis_port                 -     @1838            
          rsp_port           uvm_analysis_port                 -     @1828            
          seq_item_port      uvm_seq_item_pull_port            -     @1818            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1848            
          rsp_export         uvm_analysis_export               -     @1857            
          seq_item_export    uvm_seq_item_pull_imp             -     @1975            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1281            
          item_read_imp      uvm_analysis_port                 -     @1310            
          rsp_port           uvm_analysis_port                 -     @1300            
          seq_item_port      uvm_seq_item_pull_port            -     @1290            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1320            
          rsp_export         uvm_analysis_export               -     @1329            
          seq_item_export    uvm_seq_item_pull_imp             -     @1447            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @780             
        item_ar2r_port       uvm_analysis_port                 -     @849             
        item_ar_port         uvm_analysis_port                 -     @819             
        item_aw2b_port       uvm_analysis_port                 -     @839             
        item_aw_port         uvm_analysis_port                 -     @789             
        item_b_port          uvm_analysis_port                 -     @809             
        item_r_port          uvm_analysis_port                 -     @829             
        item_w_port          uvm_analysis_port                 -     @799             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @859             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @928             
        ar_imp               uvm_analysis_imp_ar               -     @898             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @918             
        aw_imp               uvm_analysis_imp_aw               -     @868             
        b_imp                uvm_analysis_imp_b                -     @888             
        item_rtr_port        uvm_analysis_port                 -     @948             
        item_wtr_port        uvm_analysis_port                 -     @938             
        r_imp                uvm_analysis_imp_r                -     @908             
        w_imp                uvm_analysis_imp_w                -     @878             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @967             
        rsp_export           uvm_analysis_export               -     @976             
        seq_item_export      uvm_seq_item_pull_imp             -     @1094            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @499             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_IFMAP         uvm_env                           -     @406             
      item_rtr_port          uvm_analysis_port                 -     @425             
      item_wtr_port          uvm_analysis_port                 -     @415             
      monitor                uvm_monitor                       -     @2058            
        item_ar2r_port       uvm_analysis_port                 -     @2127            
        item_ar_port         uvm_analysis_port                 -     @2097            
        item_aw2b_port       uvm_analysis_port                 -     @2117            
        item_aw_port         uvm_analysis_port                 -     @2067            
        item_b_port          uvm_analysis_port                 -     @2087            
        item_r_port          uvm_analysis_port                 -     @2107            
        item_w_port          uvm_analysis_port                 -     @2077            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2236            
        ardrv                uvm_driver #(REQ,RSP)             -     @2913            
          item_read_imp      uvm_analysis_port                 -     @2942            
          rsp_port           uvm_analysis_port                 -     @2932            
          seq_item_port      uvm_seq_item_pull_port            -     @2922            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2952            
          rsp_export         uvm_analysis_export               -     @2961            
          seq_item_export    uvm_seq_item_pull_imp             -     @3079            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2385            
          item_read_imp      uvm_analysis_port                 -     @2414            
          rsp_port           uvm_analysis_port                 -     @2404            
          seq_item_port      uvm_seq_item_pull_port            -     @2394            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2424            
          rsp_export         uvm_analysis_export               -     @2433            
          seq_item_export    uvm_seq_item_pull_imp             -     @2551            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2737            
          item_read_imp      uvm_analysis_port                 -     @2766            
          rsp_port           uvm_analysis_port                 -     @2756            
          seq_item_port      uvm_seq_item_pull_port            -     @2746            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2776            
          rsp_export         uvm_analysis_export               -     @2785            
          seq_item_export    uvm_seq_item_pull_imp             -     @2903            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3089            
          item_read_imp      uvm_analysis_port                 -     @3118            
          rsp_port           uvm_analysis_port                 -     @3108            
          seq_item_port      uvm_seq_item_pull_port            -     @3098            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3128            
          rsp_export         uvm_analysis_export               -     @3137            
          seq_item_export    uvm_seq_item_pull_imp             -     @3255            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2561            
          item_read_imp      uvm_analysis_port                 -     @2590            
          rsp_port           uvm_analysis_port                 -     @2580            
          seq_item_port      uvm_seq_item_pull_port            -     @2570            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2600            
          rsp_export         uvm_analysis_export               -     @2609            
          seq_item_export    uvm_seq_item_pull_imp             -     @2727            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2137            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2206            
        ar_imp               uvm_analysis_imp_ar               -     @2176            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2196            
        aw_imp               uvm_analysis_imp_aw               -     @2146            
        b_imp                uvm_analysis_imp_b                -     @2166            
        item_rtr_port        uvm_analysis_port                 -     @2226            
        item_wtr_port        uvm_analysis_port                 -     @2216            
        r_imp                uvm_analysis_imp_r                -     @2186            
        w_imp                uvm_analysis_imp_w                -     @2156            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2245            
        rsp_export           uvm_analysis_export               -     @2254            
        seq_item_export      uvm_seq_item_pull_imp             -     @2372            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_IFMAP                 -     @401             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_OFMAP         uvm_env                           -     @470             
      item_rtr_port          uvm_analysis_port                 -     @489             
      item_wtr_port          uvm_analysis_port                 -     @479             
      monitor                uvm_monitor                       -     @3336            
        item_ar2r_port       uvm_analysis_port                 -     @3405            
        item_ar_port         uvm_analysis_port                 -     @3375            
        item_aw2b_port       uvm_analysis_port                 -     @3395            
        item_aw_port         uvm_analysis_port                 -     @3345            
        item_b_port          uvm_analysis_port                 -     @3365            
        item_r_port          uvm_analysis_port                 -     @3385            
        item_w_port          uvm_analysis_port                 -     @3355            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3514            
        ardrv                uvm_driver #(REQ,RSP)             -     @4191            
          item_read_imp      uvm_analysis_port                 -     @4220            
          rsp_port           uvm_analysis_port                 -     @4210            
          seq_item_port      uvm_seq_item_pull_port            -     @4200            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4230            
          rsp_export         uvm_analysis_export               -     @4239            
          seq_item_export    uvm_seq_item_pull_imp             -     @4357            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3663            
          item_read_imp      uvm_analysis_port                 -     @3692            
          rsp_port           uvm_analysis_port                 -     @3682            
          seq_item_port      uvm_seq_item_pull_port            -     @3672            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3702            
          rsp_export         uvm_analysis_export               -     @3711            
          seq_item_export    uvm_seq_item_pull_imp             -     @3829            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @4015            
          item_read_imp      uvm_analysis_port                 -     @4044            
          rsp_port           uvm_analysis_port                 -     @4034            
          seq_item_port      uvm_seq_item_pull_port            -     @4024            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @4054            
          rsp_export         uvm_analysis_export               -     @4063            
          seq_item_export    uvm_seq_item_pull_imp             -     @4181            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4367            
          item_read_imp      uvm_analysis_port                 -     @4396            
          rsp_port           uvm_analysis_port                 -     @4386            
          seq_item_port      uvm_seq_item_pull_port            -     @4376            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4406            
          rsp_export         uvm_analysis_export               -     @4415            
          seq_item_export    uvm_seq_item_pull_imp             -     @4533            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3839            
          item_read_imp      uvm_analysis_port                 -     @3868            
          rsp_port           uvm_analysis_port                 -     @3858            
          seq_item_port      uvm_seq_item_pull_port            -     @3848            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3878            
          rsp_export         uvm_analysis_export               -     @3887            
          seq_item_export    uvm_seq_item_pull_imp             -     @4005            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3415            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3484            
        ar_imp               uvm_analysis_imp_ar               -     @3454            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3474            
        aw_imp               uvm_analysis_imp_aw               -     @3424            
        b_imp                uvm_analysis_imp_b                -     @3444            
        item_rtr_port        uvm_analysis_port                 -     @3504            
        item_wtr_port        uvm_analysis_port                 -     @3494            
        r_imp                uvm_analysis_imp_r                -     @3464            
        w_imp                uvm_analysis_imp_w                -     @3434            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3523            
        rsp_export           uvm_analysis_export               -     @3532            
        seq_item_export      uvm_seq_item_pull_imp             -     @3650            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_OFMAP                 -     @468             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_WTMAP         uvm_env                           -     @438             
      item_rtr_port          uvm_analysis_port                 -     @457             
      item_wtr_port          uvm_analysis_port                 -     @447             
      monitor                uvm_monitor                       -     @4614            
        item_ar2r_port       uvm_analysis_port                 -     @4683            
        item_ar_port         uvm_analysis_port                 -     @4653            
        item_aw2b_port       uvm_analysis_port                 -     @4673            
        item_aw_port         uvm_analysis_port                 -     @4623            
        item_b_port          uvm_analysis_port                 -     @4643            
        item_r_port          uvm_analysis_port                 -     @4663            
        item_w_port          uvm_analysis_port                 -     @4633            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @4792            
        ardrv                uvm_driver #(REQ,RSP)             -     @5469            
          item_read_imp      uvm_analysis_port                 -     @5498            
          rsp_port           uvm_analysis_port                 -     @5488            
          seq_item_port      uvm_seq_item_pull_port            -     @5478            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @5508            
          rsp_export         uvm_analysis_export               -     @5517            
          seq_item_export    uvm_seq_item_pull_imp             -     @5635            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @4941            
          item_read_imp      uvm_analysis_port                 -     @4970            
          rsp_port           uvm_analysis_port                 -     @4960            
          seq_item_port      uvm_seq_item_pull_port            -     @4950            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @4980            
          rsp_export         uvm_analysis_export               -     @4989            
          seq_item_export    uvm_seq_item_pull_imp             -     @5107            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @5293            
          item_read_imp      uvm_analysis_port                 -     @5322            
          rsp_port           uvm_analysis_port                 -     @5312            
          seq_item_port      uvm_seq_item_pull_port            -     @5302            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @5332            
          rsp_export         uvm_analysis_export               -     @5341            
          seq_item_export    uvm_seq_item_pull_imp             -     @5459            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @5645            
          item_read_imp      uvm_analysis_port                 -     @5674            
          rsp_port           uvm_analysis_port                 -     @5664            
          seq_item_port      uvm_seq_item_pull_port            -     @5654            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @5684            
          rsp_export         uvm_analysis_export               -     @5693            
          seq_item_export    uvm_seq_item_pull_imp             -     @5811            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @5117            
          item_read_imp      uvm_analysis_port                 -     @5146            
          rsp_port           uvm_analysis_port                 -     @5136            
          seq_item_port      uvm_seq_item_pull_port            -     @5126            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @5156            
          rsp_export         uvm_analysis_export               -     @5165            
          seq_item_export    uvm_seq_item_pull_imp             -     @5283            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @4693            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @4762            
        ar_imp               uvm_analysis_imp_ar               -     @4732            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @4752            
        aw_imp               uvm_analysis_imp_aw               -     @4702            
        b_imp                uvm_analysis_imp_b                -     @4722            
        item_rtr_port        uvm_analysis_port                 -     @4782            
        item_wtr_port        uvm_analysis_port                 -     @4772            
        r_imp                uvm_analysis_imp_r                -     @4742            
        w_imp                uvm_analysis_imp_w                -     @4712            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @4801            
        rsp_export           uvm_analysis_export               -     @4810            
        seq_item_export      uvm_seq_item_pull_imp             -     @4928            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_WTMAP                 -     @436             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     ConvLayer_reference_model         -     @530             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               ConvLayer_subsystem_monitor       -     @543             
      IFMAP_rtr_imp          uvm_analysis_imp_axi_rtr_IFMAP    -     @562             
      IFMAP_wtr_imp          uvm_analysis_imp_axi_wtr_IFMAP    -     @552             
      OFMAP_rtr_imp          uvm_analysis_imp_axi_rtr_OFMAP    -     @602             
      OFMAP_wtr_imp          uvm_analysis_imp_axi_wtr_OFMAP    -     @592             
      WTMAP_rtr_imp          uvm_analysis_imp_axi_rtr_WTMAP    -     @582             
      WTMAP_wtr_imp          uvm_analysis_imp_axi_wtr_WTMAP    -     @572             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @622             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @612             
      scbd                   ConvLayer_scoreboard              -     @5894            
        refm                 ConvLayer_reference_model         -     @530             
          trans_num_idx      integral                          32    'h0              
    refm                     ConvLayer_reference_model         -     @530             
    ConvLayer_virtual_sqr    ConvLayer_virtual_sequencer       -     @632             
    ConvLayer_cfg            ConvLayer_config                  -     @395             
      IFMAP_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_IFMAP                 -     @401             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      WTMAP_cfg              axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_WTMAP                 -     @436             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      OFMAP_cfg              axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency_OFMAP                 -     @468             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @499             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"


Out of memory on request for a fresh 8388608 bytes
Total memory consumed so far :4036532220 bytes
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:13:14 . Memory (MB): peak = 215.367 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep  4 13:53:30 2025...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 9 seconds. Total elapsed time: 1238.24 seconds; peak allocated memory: 423.902 MB.
