
---------- Begin Simulation Statistics ----------
final_tick                                  444298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696396                       # Number of bytes of host memory used
host_op_rate                                   211350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.67                       # Real time elapsed on the host
host_tick_rate                              166481872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      300783                       # Number of instructions simulated
sim_ops                                        564036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000444                       # Number of seconds simulated
sim_ticks                                   444298500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    419947                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   269601                       # number of cc regfile writes
system.cpu.committedInsts                      300783                       # Number of Instructions Simulated
system.cpu.committedOps                        564036                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.954283                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.954283                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39346                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22705                       # number of floating regfile writes
system.cpu.idleCycles                          136546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11627                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    82164                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.934834                       # Inst execution rate
system.cpu.iew.exec_refs                       166301                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      40504                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  196297                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                139638                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                404                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                52219                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1051704                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                125797                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17975                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                830692                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    948                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11047                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10302                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14150                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            126                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9601                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2026                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1050658                       # num instructions consuming a value
system.cpu.iew.wb_count                        806583                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.587956                       # average fanout of values written-back
system.cpu.iew.wb_producers                    617741                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.907703                       # insts written-back per cycle
system.cpu.iew.wb_sent                         810960                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1169679                       # number of integer regfile reads
system.cpu.int_regfile_writes                  660283                       # number of integer regfile writes
system.cpu.ipc                               0.338492                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.338492                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13795      1.63%      1.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                639582     75.36%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   86      0.01%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3063      0.36%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2442      0.29%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 788      0.09%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1503      0.18%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4916      0.58%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4298      0.51%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2622      0.31%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                766      0.09%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              21      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             11      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               122456     14.43%     93.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               36089      4.25%     98.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10074      1.19%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6149      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 848667                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45713                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81724                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30859                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80556                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      177204                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208803                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  135862     76.67%     76.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     25      0.01%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     824      0.47%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2111      1.19%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   748      0.42%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.01%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1027      0.58%     79.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    321      0.18%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    68      0.04%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   14      0.01%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 4      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16514      9.32%     88.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13040      7.36%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2520      1.42%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4111      2.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 966363                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2579077                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       775724                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1458928                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1051182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    848667                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 522                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          487661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34211                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       761072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        752052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.128469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.620945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              466171     61.99%     61.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               44046      5.86%     67.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               41776      5.55%     73.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              112368     14.94%     88.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58969      7.84%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24421      3.25%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4142      0.55%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 140      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  19      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          752052                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.955063                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3268                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2220                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               139638                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               52219                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1346891                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                           888598                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  164122                       # Number of BP lookups
system.cpu.branchPred.condPredicted            129703                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10871                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                51481                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   47639                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.537053                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5359                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4676                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          451590                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9936                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       684805                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.823645                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.983225                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          527889     77.09%     77.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           48964      7.15%     84.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           25190      3.68%     87.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           25681      3.75%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            9979      1.46%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5141      0.75%     93.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4189      0.61%     94.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5282      0.77%     95.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           32490      4.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       684805                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               300783                       # Number of instructions committed
system.cpu.commit.opsCommitted                 564036                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      107065                       # Number of memory references committed
system.cpu.commit.loads                         76196                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                      63604                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21672                       # Number of committed floating point instructions.
system.cpu.commit.integer                      549461                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2246                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5584      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       437465     77.56%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           47      0.01%     78.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.51%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.17%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.10%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.23%     79.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.43%     80.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.50%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.41%     80.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.12%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        71269     12.64%     93.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        25693      4.56%     98.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4927      0.87%     99.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5176      0.92%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       564036                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         32490                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       120340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120340                       # number of overall hits
system.cpu.dcache.overall_hits::total          120340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16887                       # number of overall misses
system.cpu.dcache.overall_misses::total         16887                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1022364448                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1022364448                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1022364448                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1022364448                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       137227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       137227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       137227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       137227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.123059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.123059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60541.508142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60541.508142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60541.508142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60541.508142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       111304                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1176                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.646259                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3632                       # number of writebacks
system.cpu.dcache.writebacks::total              3632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    307458448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    307458448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    307458448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    307458448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66006.536711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66006.536711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66006.536711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66006.536711                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    956079000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    956079000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.148905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.148905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60373.768628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60373.768628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    242533500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    242533500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67109.435529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67109.435529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66285448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66285448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        30877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        30877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63068.932445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63068.932445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1044                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1044                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64924948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64924948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62188.647510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62188.647510                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           878.702355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              124998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.846649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   878.702355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.858108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          560                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            279110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           279110                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   114453                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                373081                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    230313                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 23903                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  10302                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                40630                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1587                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1153308                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 79166                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      112974                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       40512                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1289                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           234                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              90809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         754777                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      164122                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              53748                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        642414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   23648                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  685                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6233                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    227607                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1947                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             752052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.911745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.851095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   469425     62.42%     62.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    26760      3.56%     65.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    24555      3.27%     69.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    27787      3.69%     72.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    34322      4.56%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    38592      5.13%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    31607      4.20%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    33421      4.44%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    65583      8.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               752052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184698                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.849402                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       224255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           224255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       224255                       # number of overall hits
system.cpu.icache.overall_hits::total          224255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3350                       # number of overall misses
system.cpu.icache.overall_misses::total          3350                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196362000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196362000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196362000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196362000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       227605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       227605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       227605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       227605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014718                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014718                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014718                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014718                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58615.522388                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58615.522388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58615.522388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58615.522388                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          552                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1961                       # number of writebacks
system.cpu.icache.writebacks::total              1961                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          875                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          875                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          875                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          875                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2475                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154615000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154615000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154615000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154615000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62470.707071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62470.707071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62470.707071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62470.707071                       # average overall mshr miss latency
system.cpu.icache.replacements                   1961                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       224255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          224255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3350                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196362000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196362000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       227605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       227605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014718                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014718                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58615.522388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58615.522388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          875                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          875                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154615000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154615000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62470.707071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62470.707071                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.358249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              226730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.608081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.358249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.918668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            457685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           457685                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      228378                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1107                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5288                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   63442                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 126                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21350                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1139                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    444298500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  10302                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   146907                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  293160                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7528                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    220553                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 73602                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1083634                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 30710                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4506                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17144                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  48501                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             774                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1298556                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2758812                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1600501                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77868                       # Number of floating rename lookups
system.cpu.rename.committedMaps                683870                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   614677                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     383                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 347                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65346                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1664587                       # The number of ROB reads
system.cpu.rob.writes                         2098787                       # The number of ROB writes
system.cpu.thread_0.numInsts                   300783                       # Number of Instructions committed
system.cpu.thread_0.numOps                     564036                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000033635500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18640                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5209                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5592                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5592                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.534125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.927998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.407934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            319     94.66%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.30%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      0.59%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.445104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              274     81.31%     81.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.48%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40     11.87%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      3.26%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.19%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.59%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  456192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               357888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1026.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    805.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     444293000                       # Total gap between requests
system.mem_ctrls.avgGap                      34928.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       294336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       354688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 336206401.777183592319                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 662473539.748615026474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 798310145.093895196915                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4656                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5592                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     78250500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    157637000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10495192500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31654.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33856.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1876822.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       158208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       297984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        456192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       158208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       158208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        65280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        65280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4656                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1020                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1020                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    356084929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    670684236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1026769165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    356084929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    356084929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    146928248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       146928248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    146928248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    356084929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    670684236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1173697413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6933                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5542                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          342                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               105893750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          235887500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15273.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34023.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5097                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3835                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.418808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.431096                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.088712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1358     38.35%     38.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1139     32.17%     70.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          417     11.78%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          189      5.34%     87.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          127      3.59%     91.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      2.15%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      1.50%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      0.96%     95.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          148      4.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                443712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             354688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              998.679942                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              798.310145                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13430340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7130805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25168500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13728600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    197092320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     296223285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   666.721326                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10433000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    419045500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11866680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6307290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24333120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15200640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    197751810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      4082880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     294576900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   663.015743                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      8891250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    420587250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6088                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1020                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4573                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1043                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1043                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3613                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12946                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19854                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       283712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       283712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       530432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       530432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  814144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7133                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000981                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031313                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7126     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7133                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    444298500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            37265500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13173749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24768250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
