# Reading pref.tcl
# do midterm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/midterm3 {C:/Verilog-Projects/midterm3/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:35 on Apr 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/midterm3" C:/Verilog-Projects/midterm3/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 13:59:35 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/midterm3 {C:/Verilog-Projects/midterm3/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:59:35 on Apr 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/midterm3" C:/Verilog-Projects/midterm3/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:59:35 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 13:59:40 on Apr 10,2024
# Loading work.tb
# Loading work.encoder
add wave -position insertpoint  \
sim:/tb/in \
sim:/tb/EN \
sim:/tb/out
run
add wave -position insertpoint  \
sim:/tb/in \
sim:/tb/EN \
sim:/tb/out
# End time: 14:00:23 on Apr 10,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
