#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000129a4f08f10 .scope module, "RAM8_Optim_Testbench" "RAM8_Optim_Testbench" 2 1;
 .timescale 0 0;
v00000129a4f0bac0_0 .var "CLK", 0 0;
v00000129a4f0bb60_0 .var "address", 2 0;
v00000129a4f0bc00_0 .var "in", 15 0;
v00000129a4f53380_0 .var "load", 0 0;
v00000129a4f53420_0 .net "out", 15 0, v00000129a4f0ba20_0;  1 drivers
S_00000129a4f090a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 30, 2 30 0, S_00000129a4f08f10;
 .timescale 0 0;
v00000129a4f58370_0 .var/i "i", 31 0;
S_00000129a4f58410 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 36, 2 36 0, S_00000129a4f08f10;
 .timescale 0 0;
v00000129a4f230e0_0 .var/i "i", 31 0;
S_00000129a4f585a0 .scope module, "ram64_optim" "RAM64_Optim" 2 9, 3 1 0, S_00000129a4f08f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 3 "address";
    .port_info 4 /OUTPUT 16 "out";
v00000129a4f58730_0 .net "CLK", 0 0, v00000129a4f0bac0_0;  1 drivers
v00000129a4f0b7a0 .array "RAM", 0 7, 15 0;
v00000129a4f0b840_0 .net "address", 2 0, v00000129a4f0bb60_0;  1 drivers
v00000129a4f0b8e0_0 .net "in", 15 0, v00000129a4f0bc00_0;  1 drivers
v00000129a4f0b980_0 .net "load", 0 0, v00000129a4f53380_0;  1 drivers
v00000129a4f0ba20_0 .var "out", 15 0;
E_00000129a4f0a940 .event posedge, v00000129a4f58730_0;
    .scope S_00000129a4f585a0;
T_0 ;
    %wait E_00000129a4f0a940;
    %load/vec4 v00000129a4f0b840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000129a4f0b7a0, 4;
    %assign/vec4 v00000129a4f0ba20_0, 0;
    %load/vec4 v00000129a4f0b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000129a4f0b8e0_0;
    %load/vec4 v00000129a4f0b840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000129a4f0b7a0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000129a4f08f10;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000129a4f0bc00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129a4f0bac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129a4f53380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000129a4f0bb60_0, 0, 3;
    %fork t_1, S_00000129a4f090a0;
    %jmp t_0;
    .scope S_00000129a4f090a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000129a4f58370_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000129a4f58370_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 20, 0;
    %load/vec4 v00000129a4f58370_0;
    %pad/s 16;
    %store/vec4 v00000129a4f0bc00_0, 0, 16;
    %load/vec4 v00000129a4f58370_0;
    %pad/s 3;
    %store/vec4 v00000129a4f0bb60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129a4f53380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129a4f0bac0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129a4f0bac0_0, 0, 1;
    %load/vec4 v00000129a4f58370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000129a4f58370_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_00000129a4f08f10;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129a4f53380_0, 0, 1;
    %fork t_3, S_00000129a4f58410;
    %jmp t_2;
    .scope S_00000129a4f58410;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000129a4f230e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000129a4f230e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 20, 0;
    %load/vec4 v00000129a4f230e0_0;
    %pad/s 3;
    %store/vec4 v00000129a4f0bb60_0, 0, 3;
    %delay 20, 0;
    %vpi_call 2 37 "$display", "Address: %d, Output: %d", v00000129a4f0bb60_0, v00000129a4f53420_0 {0 0 0};
    %load/vec4 v00000129a4f230e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000129a4f230e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000129a4f08f10;
t_2 %join;
    %delay 20, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000129a4f08f10;
T_2 ;
    %delay 10, 0;
    %load/vec4 v00000129a4f0bac0_0;
    %inv;
    %store/vec4 v00000129a4f0bac0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\RAM_CompileTimeOptimized\src\RAM8_Optim_tb.vh";
    ".\RAM_CompileTimeOptimized\src\RAM8_Optim.vh";
