
#ifndef RI_TYPES_H
#define RI_TYPES_H

#include "graphics/RIDefines.h"
#include "graphics/RIFormat.h"
#include <cstring>

#ifdef DEVICE_SUPPORT_VULKAN
#include "volk.h"
#define VMA_STATIC_VULKAN_FUNCTIONS 0
#define VMA_DYNAMIC_VULKAN_FUNCTIONS 1
#include "vk_mem_alloc.h"
#endif

// Macro anguish
#ifdef LoadBitmap
#undef LoadBitmap
#endif

#ifdef SendMessage
#undef SendMessage
#endif

#ifdef CreateEvent
#undef CreateEvent
#endif

#include <stdint.h>
#include <cstdio>
#undef DestroyAll
#undef ButtonPress

#include "system/Hasher.h"
#include "system/LowLevelSystem.h"

#define R_VK_ADD_STRUCT(current, next) { \
  void* __pNext = (void*)((current)->pNext); \
  (current)->pNext = (next); \
  (next)->pNext = __pNext; \
}
#define VK_WrapResult( res ) __VK_WrapResult( res, __FILE__, __FUNCTION__, __LINE__ )

static inline bool __VK_WrapResult(VkResult result, const char *sourceFilename, const char *functionName, int sourceLine) {
	if(result != VK_SUCCESS) {
		hpl::Log( "RI: VK %i, file %s:%i (%s)\n", result, sourceFilename, sourceLine, functionName);
		return false;
	}
	return true;
}

#define RI_QUEUE_GRAPHICS_BIT 0x1
#define RI_QUEUE_COMPUTE_BIT 0x2
#define RI_QUEUE_TRANSFER_BIT 0x4
#define RI_QUEUE_SPARSE_BINDING_BIT 0x8
#define RI_QUEUE_VIDEO_DECODE_BIT 0x10
#define RI_QUEUE_VIDEO_ENCODE_BIT 0x20
#define RI_QUEUE_PROTECTED_BIT 0x40
#define RI_QUEUE_OPTICAL_FLOW_BIT_NV 0x80
#define RI_QUEUE_INVALID 0x0

enum RIPresetLevel_e {
    RI_GPU_PRESET_NONE = 0,
    RI_GPU_PRESET_OFFICE,  // This means unsupported
    RI_GPU_PRESET_VERYLOW, // Mostly for mobile GPU
    RI_GPU_PRESET_LOW,
    RI_GPU_PRESET_MEDIUM,
    RI_GPU_PRESET_HIGH,
    RI_GPU_PRESET_ULTRA,
    RI_GPU_PRESET_COUNT
};

enum RITextureViewType_s {
	RI_VIEWTYPE_SHADER_RESOURCE_1D,
	RI_VIEWTYPE_SHADER_RESOURCE_1D_ARRAY,
	RI_VIEWTYPE_SHADER_RESOURCE_STORAGE_1D,
	RI_VIEWTYPE_SHADER_RESOURCE_STORAGE_1D_ARRAY,
	RI_VIEWTYPE_SHADER_RESOURCE_2D,
	RI_VIEWTYPE_SHADER_RESOURCE_2D_ARRAY,
	RI_VIEWTYPE_SHADER_RESOURCE_CUBE,
	RI_VIEWTYPE_SHADER_RESOURCE_CUBE_ARRAY,
	RI_VIEWTYPE_SHADER_RESOURCE_STORAGE_2D,
	RI_VIEWTYPE_SHADER_RESOURCE_STORAGE_2D_ARRAY,

	RI_VIEWTYPE_COLOR_ATTACHMENT,
	RI_VIEWTYPE_DEPTH_STENCIL_ATTACHMENT,
	RI_VIEWTYPE_DEPTH_READONLY_STENCIL_ATTACHMENT,
	RI_VIEWTYPE_DEPTH_ATTACHMENT_STENCIL_READONLY,
	RI_VIEWTYPE_DEPTH_STENCIL_READONLY,
	RI_VIEWTYPE_SHADING_RATE_ATTACHMENT
};

enum RITextureUsageBits_e {
	RI_USAGE_NONE = 0,
	RI_USAGE_SHADER_RESOURCE = 0x1,
	RI_USAGE_SHADER_RESOURCE_STORAGE = 0x2,
	RI_USAGE_COLOR_ATTACHMENT = 0x4,
	RI_USAGE_DEPTH_STENCIL_ATTACHMENT = 0x8,
	RI_USAGE_SHADING_RATE = 0x10,
};

enum RISampleCount_e
{
    RI_SAMPLE_COUNT_1 = 1,
    RI_SAMPLE_COUNT_2 = 2,
    RI_SAMPLE_COUNT_4 = 4,
    RI_SAMPLE_COUNT_8 = 8,
    RI_SAMPLE_COUNT_16 = 16,
    RI_SAMPLE_COUNT_COUNT = 5,
};

enum RIDeviceAPI_e { 
	RI_DEVICE_API_UNKNOWN, 
	RI_DEVICE_API_VK, 
	RI_DEVICE_API_D3D11, 
	RI_DEVICE_API_D3D12, 
	RI_DEVICE_API_MTL 
};

enum RISwapchainFormat_e { 
	RI_SWAPCHAIN_BT709_G10_16BIT, 
	RI_SWAPCHAIN_BT709_G22_8BIT, 
	RI_SWAPCHAIN_BT709_G22_10BIT, 
	RI_SWAPCHAIN_BT2020_G2084_10BIT 
};

enum RIQueueType_e { 
	RI_QUEUE_GRAPHICS, 
	RI_QUEUE_COMPUTE, 
	RI_QUEUE_COPY, 
	RI_QUEUE_LEN 
};

enum RIAdapterType_e {
	RI_ADAPTER_TYPE_OTHER,
	RI_ADAPTER_TYPE_CPU,
	RI_ADAPTER_TYPE_VIRTUAL_GPU,
	RI_ADAPTER_TYPE_INTEGRATED_GPU,
	RI_ADAPTER_TYPE_DISCRETE_GPU,
};

enum RIResult_e { 
	RI_INCOMPLETE_DEVICE = -2,
	RI_FAIL = -1, 
	RI_SUCCESS = 0, 
	RI_INCOMPLETE 
};

enum RIBufferUsage_e {
	RI_BUFFER_USAGE_NONE = 0,
	RI_BUFFER_USAGE_SHADER_RESOURCE = 0x1,
	RI_BUFFER_USAGE_SHADER_RESOURCE_STORAGE = 0x2,
	RI_BUFFER_USAGE_VERTEX_BUFFER = 0x4,
	RI_BUFFER_USAGE_INDEX_BUFFER = 0x8,
	RI_BUFFER_USAGE_CONSTANT_BUFFER = 0x10,
	RI_BUFFER_USAGE_ARGUMENT_BUFFER = 0x20,

	RI_BUFFER_USAGE_SCRATCH = 0x40,
	RI_BUFFER_USAGE_BINDING_TABLE = 0x80,
	RI_BUFFER_USAGE_ACCELERATION_STRUCTURE_BUILD_INPT = 0x100,
	RI_BUFFER_USAGE_ACCELERATION_STRUCTURE_STORAGE = 0x200,
};

enum RITextureType_e { 
	RI_TEXTURE_1D, 
	RI_TEXTURE_2D, 
	RI_TEXTURE_3D 
};

enum RIVendor_e { 
	RI_UNKNOWN, 
	RI_NVIDIA, 
	RI_AMD, 
	RI_INTEL 
};

enum RITopology_e {
    RI_TOPOLOGY_POINT_LIST,
    RI_TOPOLOGY_LINE_LIST,
    RI_TOPOLOGY_LINE_STRIP,
    RI_TOPOLOGY_TRIANGLE_LIST,
    RI_TOPOLOGY_TRIANGLE_STRIP,
    RI_TOPOLOGY_LINE_LIST_WITH_ADJACENCY,
    RI_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY,
    RI_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY,
    RI_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY,
    RI_TOPOLOGY_PATCH_LIST
};

// R - fragment's depth or stencil reference
// D - depth or stencil buffer
enum RICompareFunc_e {
	RI_COMPARE_NONE,		 // test is disabled
	RI_COMPARE_ALWAYS,		 // true
	RI_COMPARE_NEVER,		 // false
	RI_COMPARE_EQUAL,		 // R == D
	RI_COMPARE_NOT_EQUAL,	 // R != D
	RI_COMPARE_LESS,		 // R < D
	RI_COMPARE_LESS_EQUAL,	 // R <= D
	RI_COMPARE_GREATER,		 // R > D
	RI_COMPARE_GREATER_EQUAL // R >= D
};

enum RICullMode_e {
	RI_CULL_MODE_NONE = 0,
	RI_CULL_MODE_FRONT = 0x1,
	RI_CULL_MODE_BACK = 0x2,
	RI_CULL_MODE_BOTH = RI_CULL_MODE_FRONT | RI_CULL_MODE_BACK
};

enum RIIndexType_e {
	RI_INDEX_TYPE_16,
	RI_INDEX_TYPE_32
};

enum RIAccelStructureType_e {
	RI_ACCEL_STRUCTURE_TYPE_BOTTOM_LEVEL,
	RI_ACCEL_STRUCTURE_TYPE_TOP_LEVEL
};

enum RIAccelStructureBuildBits_e {
	RI_ACCEL_BUILD_NONE              = 0,
	RI_ACCEL_BUILD_ALLOW_UPDATE      = 0x1,
	RI_ACCEL_BUILD_ALLOW_COMPACTION  = 0x2,
	RI_ACCEL_BUILD_ALLOW_DATA_ACCESS = 0x4,
	RI_ACCEL_BUILD_PREFER_FAST_TRACE = 0x8,
	RI_ACCEL_BUILD_PREFER_FAST_BUILD = 0x10,
	RI_ACCEL_BUILD_MINIMIZE_MEMORY   = 0x20
};

enum RIAccelGeometryType_e {
	RI_ACCEL_GEOMETRY_TYPE_TRIANGLES,
	RI_ACCEL_GEOMETRY_TYPE_AABBS
};

enum RIAccelGeometryBits_e {
	RI_ACCEL_GEOMETRY_NONE                            = 0,
	RI_ACCEL_GEOMETRY_OPAQUE                          = 0x1,
	RI_ACCEL_GEOMETRY_NO_DUPLICATE_ANY_HIT_INVOCATION = 0x2
};

enum RIAccelInstanceBits_e {
	RI_ACCEL_INSTANCE_NONE                  = 0,
	RI_ACCEL_INSTANCE_TRIANGLE_CULL_DISABLE = 0x1,
	RI_ACCEL_INSTANCE_TRIANGLE_FLIP_FACING  = 0x2,
	RI_ACCEL_INSTANCE_FORCE_OPAQUE          = 0x4,
	RI_ACCEL_INSTANCE_FORCE_NON_OPAQUE      = 0x8
};

// requires src and dst, both built with RI_ACCEL_BUILD_ALLOW_UPDATE
enum RIAccelBuildMode_e {
	RI_ACCEL_BUILD_MODE_BUILD,
	RI_ACCEL_BUILD_MODE_UPDATE
};

// 3x4 row-major affine transform; matches VkTransformMatrixKHR layout
struct RIAccelTransform_s {
	float matrix[3][4];
};

// matches VkAabbPositionsKHR layout
struct RIAccelAabb_s {
	float minX, minY, minZ;
	float maxX, maxY, maxZ;
};

// callers fill a buffer of these and pass it as the TLAS instance buffer;
// matches VkAccelerationStructureInstanceKHR layout (64 bytes)
struct RIAccelInstance_s {
	struct RIAccelTransform_s transform;
	uint32_t instanceCustomIndex            : 24;
	uint32_t mask                           : 8;
	uint32_t shaderBindingTableRecordOffset : 24;
	uint32_t flags                          : 8;  // RIAccelInstanceBits_e
	uint64_t accelerationStructureDeviceAddress;  // GetRIAccelStructureDeviceAddress
};
static_assert(sizeof(struct RIAccelInstance_s) == 64, "RIAccelInstance_s must match VkAccelerationStructureInstanceKHR layout");

struct RIAccelTrianglesDesc_s {
	struct RIBuffer_s *vertexBuffer;
	uint64_t vertexOffset;
	uint32_t vertexNum;
	uint16_t vertexStride;
	enum RI_Format_e vertexFormat;

	struct RIBuffer_s *indexBuffer;     // optional, NULL = unindexed
	uint64_t indexOffset;
	uint32_t indexNum;
	enum RIIndexType_e indexType;

	struct RIBuffer_s *transformBuffer; // optional, points to RIAccelTransform_s entries
	uint64_t transformOffset;
};

struct RIAccelAabbsDesc_s {
	struct RIBuffer_s *buffer;          // points to RIAccelAabb_s entries
	uint64_t offset;
	uint32_t num;
	uint32_t stride;
};

struct RIAccelGeometryDesc_s {
	enum RIAccelGeometryType_e type;
	uint32_t flags;                     // RIAccelGeometryBits_e
	union {
		struct RIAccelTrianglesDesc_s triangles;
		struct RIAccelAabbsDesc_s     aabbs;
	};
};

enum RIColorWriteMask_e {
	RI_COLOR_WRITE_NONE = 0,
	RI_COLOR_WRITE_R = 0x1,
	RI_COLOR_WRITE_G = 0x2,
	RI_COLOR_WRITE_B = 0x4,
	RI_COLOR_WRITE_A = 0x8,

	RI_COLOR_WRITE_RGB = 
		RI_COLOR_WRITE_R |
		RI_COLOR_WRITE_G |
		RI_COLOR_WRITE_B,
	
	RI_COLOR_WRITE_RGBA = 
		RI_COLOR_WRITE_R |
		RI_COLOR_WRITE_G |
		RI_COLOR_WRITE_B |
		RI_COLOR_WRITE_A
};

// S0 - source color 0
// S1 - source color 1
// D - destination color
// C - blend constants, set by "CmdSetBlendConstants"
enum RIBlendFactor_e {   // RGB                               ALPHA
    RI_BLEND_ZERO,                       // 0                                 0
    RI_BLEND_ONE,                        // 1                                 1
    RI_BLEND_SRC_COLOR,                  // S0.r, S0.g, S0.b                  S0.a
    RI_BLEND_ONE_MINUS_SRC_COLOR,        // 1 - S0.r, 1 - S0.g, 1 - S0.b      1 - S0.a
    RI_BLEND_DST_COLOR,                  // D.r, D.g, D.b                     D.a
    RI_BLEND_ONE_MINUS_DST_COLOR,        // 1 - D.r, 1 - D.g, 1 - D.b         1 - D.a
    RI_BLEND_SRC_ALPHA,                  // S0.a                              S0.a
    RI_BLEND_ONE_MINUS_SRC_ALPHA,        // 1 - S0.a                          1 - S0.a
    RI_BLEND_DST_ALPHA,                  // D.a                               D.a
    RI_BLEND_ONE_MINUS_DST_ALPHA,        // 1 - D.a                           1 - D.a
    RI_BLEND_CONSTANT_COLOR,             // C.r, C.g, C.b                     C.a
    RI_BLEND_ONE_MINUS_CONSTANT_COLOR,   // 1 - C.r, 1 - C.g, 1 - C.b         1 - C.a
    RI_BLEND_CONSTANT_ALPHA,             // C.a                               C.a
    RI_BLEND_ONE_MINUS_CONSTANT_ALPHA,   // 1 - C.a                           1 - C.a
    RI_BLEND_SRC_ALPHA_SATURATE,         // min(S0.a, 1 - D.a)                1
    RI_BLEND_SRC1_COLOR,                 // S1.r, S1.g, S1.b                  S1.a
    RI_BLEND_ONE_MINUS_SRC1_COLOR,       // 1 - S1.r, 1 - S1.g, 1 - S1.b      1 - S1.a
    RI_BLEND_SRC1_ALPHA,                 // S1.a                              S1.a
    RI_BLEND_ONE_MINUS_SRC1_ALPHA        // 1 - S1.a                          1 - S1.a
};

enum RIWindowType_e {
	RI_WINDOW_UNKNOWN,
	RI_WINDOW_X11,
	RI_WINDOW_WIN32,
	RI_WINDOW_METAL,
	RI_WINDOW_WAYLAND
};

struct RIBuffer_s {
	union {
    #if(DEVICE_IMPL_VULKAN)
    struct {
			struct VmaAllocation_T *allocation;
    	VkBuffer buffer;
    } vk;
    #endif
	};
	void* mappedAddress;
};

struct RIBarrierImageHandle_s {
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkPipelineStageFlags2 stage;
			VkAccessFlags2 access;
			VkImageLayout layout;
		} vk;
#endif
	};
};

struct RIBarrierBufferHandle_s {
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkPipelineStageFlags2 stage;
			VkAccessFlags2 access;
		} vk;
#endif
	};
};

struct RITexture_s {
	union {
    #if(DEVICE_IMPL_VULKAN)
    struct {
    	VkImage image;
    	struct VmaAllocation_T *allocation;
    } vk;
    #endif
	};
};

struct RITextureView_s {
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkImageView image;
		} vk;
#endif
	};
};

enum RIFreeType_e {
	RI_FREE_UNKNOWN = 0,
	RI_FREE_VK_START = 0,
	RI_FREE_VK_CMD_BUFFER,
	RI_FREE_VK_IMAGE,
	RI_FREE_VK_IMAGEVIEW,
	RI_FREE_VK_SAMPLER,
	RI_FREE_VK_VMA_AllOC,
	RI_FREE_VK_BUFFER,
	RI_FREE_VK_BUFFER_VIEW,
	RI_FREE_VK_ACCELERATION_STRUCTURE,
	RI_FREE_VK_END,
};

struct RIFree {
	explicit RIFree(VkCommandBuffer cmd) { type = RI_FREE_VK_CMD_BUFFER; vkCmdBuffer = cmd; }
	explicit RIFree(VkImage cmd) { type = RI_FREE_VK_IMAGE; vkImage = cmd; }
	explicit RIFree(VkImageView cmd) { type = RI_FREE_VK_IMAGEVIEW; vkImageView = cmd; }
	explicit RIFree(VkBuffer  cmd) { type = RI_FREE_VK_BUFFER; vkBuffer = cmd; }
	explicit RIFree(VkSampler cmd) { type = RI_FREE_VK_SAMPLER; vkSampler = cmd; }
	explicit RIFree(VkBufferView  cmd) { type = RI_FREE_VK_BUFFER_VIEW; vkBufferView = cmd; }
	explicit RIFree(struct VmaAllocation_T*  cmd) { type = RI_FREE_VK_VMA_AllOC; vmaAlloc = cmd; }
	explicit RIFree(VkAccelerationStructureKHR cmd) { type = RI_FREE_VK_ACCELERATION_STRUCTURE; vkAccelStructure = cmd; }

	uint8_t type; // enum r_frame_free_list_e
	union {
#if ( DEVICE_IMPL_VULKAN )
		VkCommandBuffer vkCmdBuffer;
		VkImage vkImage;
		VkImageView vkImageView;
		VkBuffer vkBuffer;
		VkSampler vkSampler;
		VkBufferView vkBufferView;
		struct VmaAllocation_T*  vmaAlloc;
		VkAccelerationStructureKHR vkAccelStructure;
#endif
	};
};

enum RIDescriptorFlags_e {
	RI_VK_DESC_BEGIN = 0,
	RI_VK_DESC_OWN_SAMPLER = 0x1,		 // owns the backing assets VKImage, VkBuffer
	RI_VK_DESC_OWN_IMAGE_VIEW = 0x2 // owns the backing sampler
};

struct DescriptorBindingID {
  const char *name;
  hash_t hash;
	static DescriptorBindingID Create(const char* name) {
		struct DescriptorBindingID key;
		key.name = name;
		key.hash = hash_data(HASH_INITIAL_VALUE, name, strlen(name));
  	return key;
	}
};

static inline struct DescriptorBindingID CreateDescriptorBindingID(const char *name) {
	struct DescriptorBindingID key;
	key.name = name;
	key.hash = hash_data(HASH_INITIAL_VALUE, name, strlen(name));
  return key;
}

struct RIDescriptor_s {
	// unique id to mark the descriptor
	hash_t cookie;
	uint8_t flags;
	struct RIBuffer_s* buffer;
	struct RITexture_s* texture;
	union {
#if( DEVICE_IMPL_VULKAN )
		struct {
			VkDescriptorType type;
			union {
				struct VkDescriptorImageInfo image;
				struct VkDescriptorBufferInfo buffer;
			};
		} vk;
#endif
	};
};

struct RIAccelStructure_s {
	enum RIAccelStructureType_e type;
	uint32_t flags;                     // RIAccelStructureBuildBits_e snapshot
	uint64_t buildScratchSize;
	uint64_t updateScratchSize;
	struct RIBuffer_s *storage;         // caller-owned backing buffer
	uint64_t storageOffset;
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkAccelerationStructureKHR handle;
			VkDeviceAddress deviceAddress;
		} vk;
#endif
	};
};

struct RIAccelStructureDesc_s {
	enum RIAccelStructureType_e type;
	uint32_t flags;                                  // RIAccelStructureBuildBits_e
	uint32_t geometryOrInstanceNum;                  // BLAS: geometry count, TLAS: max instance count
	const struct RIAccelGeometryDesc_s *geometries;  // BLAS only; NULL for TLAS
	struct RIBuffer_s *storage;                      // backing buffer (caller-owned)
	uint64_t storageOffset;
	uint64_t storageSize;                            // from GetRIAccelStructureMemoryReqs
};

struct RIBuildBlasDesc_s {
	struct RIAccelStructure_s *dst;
	struct RIAccelStructure_s *src;                  // NULL unless mode==UPDATE
	enum RIAccelBuildMode_e mode;
	const struct RIAccelGeometryDesc_s *geometries;
	uint32_t geometryNum;
	struct RIBuffer_s *scratchBuffer;
	uint64_t scratchOffset;
};

struct RIBuildTlasDesc_s {
	struct RIAccelStructure_s *dst;
	struct RIAccelStructure_s *src;                  // NULL unless mode==UPDATE
	enum RIAccelBuildMode_e mode;
	uint32_t instanceNum;
	struct RIBuffer_s *instanceBuffer;               // RIAccelInstance_s entries
	uint64_t instanceOffset;
	struct RIBuffer_s *scratchBuffer;
	uint64_t scratchOffset;
};

struct RIRect_s {
    int16_t x;
    int16_t y;
    int16_t width;
    int16_t height;
};

struct RIViewport_s {
    float x;
    float y;
    float width;
    float height;
    float depthMin;
    float depthMax;
    bool originBottomLeft; // expects "isViewportOriginBottomLeftSupported"
};

struct RIPool_s {
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkQueue queue;
			VkCommandPool pool;
		} vk;
#endif
	};
};

struct RICmd_s {
	union {
    #if(DEVICE_IMPL_VULKAN)
    struct {
    	VkCommandPool pool;
    	VkCommandBuffer cmd;
    } vk;
    #endif
	};
};

#define RI_COMMAND_RING_POOL_COUNT RI_NUMBER_FRAMES_FLIGHT
#define RI_COMMAND_RING_CMD_PER_POOL 8

struct RICommandRingElement_s {
	struct RICmd_s *cmds;
	uint32_t numCmds;
	struct RIPool_s *pool;
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkSemaphore semaphore;
			VkFence fence;
		} vk;
#endif
	};
};

struct RICommandRingBuffer_s {
	uint32_t poolIndex;
	uint32_t cmdIndex;
	uint32_t fenceIndex;

	uint32_t poolCount;
	uint32_t cmdPerPool;
	bool syncPrimitive;

	struct RIPool_s pools[RI_COMMAND_RING_POOL_COUNT];
	struct RICmd_s cmds[RI_COMMAND_RING_POOL_COUNT][RI_COMMAND_RING_CMD_PER_POOL];

	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			VkFence fences[RI_COMMAND_RING_POOL_COUNT][RI_COMMAND_RING_CMD_PER_POOL];
			VkSemaphore semaphores[RI_COMMAND_RING_POOL_COUNT][RI_COMMAND_RING_CMD_PER_POOL];
		} vk;
#endif
	};
};


struct RIQueue_s {
  union {
    #if(DEVICE_IMPL_VULKAN)
      struct {
        VkQueueFlags queueFlags;
        uint16_t queueFamilyIdx;
        uint16_t slotIdx;
        VkQueue queue;
      } vk;
    #endif
  };
};

struct RISwapchain_s {
  struct RIQueue_s* presentQueue;
	uint16_t imageCount;
	uint16_t width;
	uint16_t height;
	uint32_t format; // RI_Format_e 
	struct RITexture_s textures[RI_MAX_SWAPCHAIN_IMAGES];
	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			uint32_t frameIndex;
			uint32_t textureIndex;
			uint64_t presentID;
			VkSwapchainKHR swapchain;
			VkSurfaceKHR surface;
			VkImage images[RI_MAX_SWAPCHAIN_IMAGES];
			VkSemaphore imageAcquireSem[RI_MAX_SWAPCHAIN_IMAGES];
			VkSemaphore finishSem[RI_MAX_SWAPCHAIN_IMAGES];
		} vk;
#endif
	};
};

struct RIRenderer_s {
  uint8_t api; // RIDeviceAPI_e  
  union {
    #if(DEVICE_IMPL_VULKAN)
      struct {
      	uint32_t apiVersion;
        VkInstance instance;
        VkDebugUtilsMessengerEXT debugMessageUtils;
      } vk;
    #endif
  };
};


struct RIBackendInit_s {
  uint8_t api; // RIDeviceAPI_e 
  const char* applicationName;
  union {
    #if(DEVICE_IMPL_VULKAN)
    struct {
      uint32_t enableValidationLayer: 1;
      size_t numFilterLayers;
      const char* filterLayers[]; // filter layers for the renderer 
    } vk;
    #endif
    #if(DEVICE_IMPL_MTL)
    #endif
  };
};

struct RIPhysicalAdapter_s {
	char name[256];
	uint64_t luid;
	uint64_t videoMemorySize;
	uint64_t systemMemorySize;
	uint32_t deviceId;
	uint8_t vendor; // RIVendor_e
	uint8_t presetLevel; // RIPresetLevel_e  
	uint8_t type; // RIAdapterType_e 

	// Viewports
	uint32_t viewportMaxNum;
	int32_t viewportBoundsRange[2];

	// Attachments
	uint16_t attachmentMaxDim;
	uint16_t attachmentLayerMaxNum;
	uint16_t colorAttachmentMaxNum;

	// Multi-sampling
	uint8_t colorSampleMaxNum;
	uint8_t depthSampleMaxNum;
	uint8_t stencilSampleMaxNum;
	uint8_t zeroAttachmentsSampleMaxNum;
	uint8_t textureColorSampleMaxNum;
	uint8_t textureIntegerSampleMaxNum;
	uint8_t textureDepthSampleMaxNum;
	uint8_t textureStencilSampleMaxNum;
	uint8_t storageTextureSampleMaxNum;

	// Resource dimensions
	uint16_t texture1DMaxDim;
	uint16_t texture2DMaxDim;
	uint16_t texture3DMaxDim;
	uint16_t textureArrayLayerMaxNum;
	uint32_t typedBufferMaxDim;

	// Memory
	uint64_t deviceUploadHeapSize; // ReBAR
	uint32_t memoryAllocationMaxNum;
	uint32_t samplerAllocationMaxNum;
	uint32_t constantBufferMaxRange;
	uint32_t storageBufferMaxRange;
	uint32_t bufferTextureGranularity;
	uint64_t bufferMaxSize;

	// Memory alignment
	uint32_t uploadBufferTextureRowAlignment;
	uint32_t uploadBufferTextureSliceAlignment;
	uint32_t bufferShaderResourceOffsetAlignment;
	uint32_t constantBufferOffsetAlignment;
	//uint32_t scratchBufferOffsetAlignment;
	//uint32_t shaderBindingTableAlignment;

	// Pipeline layout
	// D3D12 only: rootConstantSize + descriptorSetNum * 4 + rootDescriptorNum * 8 <= 256 (see "FitPipelineLayoutSettingsIntoDeviceLimits")
	uint32_t pipelineLayoutDescriptorSetMaxNum;
	uint32_t pipelineLayoutRootConstantMaxSize;
	uint32_t pipelineLayoutRootDescriptorMaxNum;

	// Descriptor set
	uint32_t descriptorSetSamplerMaxNum;
	uint32_t descriptorSetConstantBufferMaxNum;
	uint32_t descriptorSetStorageBufferMaxNum;
	uint32_t descriptorSetTextureMaxNum;
	uint32_t descriptorSetStorageTextureMaxNum;

	// Shader resources
	uint32_t perStageDescriptorSamplerMaxNum;
	uint32_t perStageDescriptorConstantBufferMaxNum;
	uint32_t perStageDescriptorStorageBufferMaxNum;
	uint32_t perStageDescriptorTextureMaxNum;
	uint32_t perStageDescriptorStorageTextureMaxNum;
	uint32_t perStageResourceMaxNum;

	// Vertex shader
	uint32_t vertexShaderAttributeMaxNum;
	uint32_t vertexShaderStreamMaxNum;
	uint32_t vertexShaderOutputComponentMaxNum;

	// Tessellation shaders
	float tessControlShaderGenerationMaxLevel;
	uint32_t tessControlShaderPatchPointMaxNum;
	uint32_t tessControlShaderPerVertexInputComponentMaxNum;
	uint32_t tessControlShaderPerVertexOutputComponentMaxNum;
	uint32_t tessControlShaderPerPatchOutputComponentMaxNum;
	uint32_t tessControlShaderTotalOutputComponentMaxNum;
	uint32_t tessEvaluationShaderInputComponentMaxNum;
	uint32_t tessEvaluationShaderOutputComponentMaxNum;

	// Geometry shader
	uint32_t geometryShaderInvocationMaxNum;
	uint32_t geometryShaderInputComponentMaxNum;
	uint32_t geometryShaderOutputComponentMaxNum;
	uint32_t geometryShaderOutputVertexMaxNum;
	uint32_t geometryShaderTotalOutputComponentMaxNum;

	// Fragment shader
	uint32_t fragmentShaderInputComponentMaxNum;
	uint32_t fragmentShaderOutputAttachmentMaxNum;
	uint32_t fragmentShaderDualSourceAttachmentMaxNum;

	// Compute shader
	uint32_t computeShaderSharedMemoryMaxSize;
	uint32_t computeShaderWorkGroupMaxNum[3];
	uint32_t computeShaderWorkGroupInvocationMaxNum;
	uint32_t computeShaderWorkGroupMaxDim[3];

	// Ray tracing
	uint32_t rayTracingShaderGroupIdentifierSize;
	uint32_t rayTracingShaderTableMaxStride;
	uint32_t rayTracingShaderRecursionMaxDepth;
	uint32_t rayTracingGeometryObjectMaxNum;
	uint32_t accelerationStructureScratchOffsetAlignment;

	// Mesh shaders
	//uint32_t meshControlSharedMemoryMaxSize;
	//uint32_t meshControlWorkGroupInvocationMaxNum;
	//uint32_t meshControlPayloadMaxSize;
	//uint32_t meshEvaluationOutputVerticesMaxNum;
	//uint32_t meshEvaluationOutputPrimitiveMaxNum;
	//uint32_t meshEvaluationOutputComponentMaxNum;
	//uint32_t meshEvaluationSharedMemoryMaxSize;
	//uint32_t meshEvaluationWorkGroupInvocationMaxNum;

	// Precision bits
	uint32_t viewportPrecisionBits;
	uint32_t subPixelPrecisionBits;
	uint32_t subTexelPrecisionBits;
	uint32_t mipmapPrecisionBits;

	// Other
	uint64_t timestampFrequencyHz;
	uint32_t drawIndirectMaxNum;
	float samplerLodBiasMin;
	float samplerLodBiasMax;
	float samplerAnisotropyMax;
	int32_t texelOffsetMin;
	uint32_t texelOffsetMax;
	int32_t texelGatherOffsetMin;
	uint32_t texelGatherOffsetMax;
	uint32_t clipDistanceMaxNum;
	uint32_t cullDistanceMaxNum;
	uint32_t combinedClipAndCullDistanceMaxNum;
	//uint8_t shadingRateAttachmentTileSize;
	//uint8_t shaderModel; // major * 10 + minor

	// Tiers (0 - unsupported)
	// 1 - 1/2 pixel uncertainty region and does not support post-snap degenerates
	// 2 - reduces the maximum uncertainty region to 1/256 and requires post-snap degenerates not be culled
	// 3 - maintains a maximum 1/256 uncertainty region and adds support for inner input coverage, aka "SV_InnerCoverage"
	//uint8_t conservativeRasterTier;

	// 1 - a single sample pattern can be specified to repeat for every pixel ("locationNum / sampleNum" must be 1 in "CmdSetSampleLocations")
	// 2 - four separate sample patterns can be specified for each pixel in a 2x2 grid ("locationNum / sampleNum" can be up to 4 in "CmdSetSampleLocations")
	//uint8_t sampleLocationsTier;

	// 1 - DXR 1.0: full raytracing functionality, except features below
	// 2 - DXR 1.1: adds - ray query, "CmdDispatchRaysIndirect", "GeometryIndex()" intrinsic, additional ray flags & vertex formats
	uint8_t rayTracingTier;

	// 1 - shading rate can be specified only per draw
	// 2 - adds: per primitive shading rate, per "shadingRateAttachmentTileSize" shading rate, combiners, "SV_ShadingRate" support
	//uint8_t shadingRateTier;

	// 1 - unbound arrays with dynamic indexing
	// 2 - D3D12 dynamic resources: https://microsoft.github.io/DirectX-Specs/d3d/HLSL_SM_6_6_DynamicResources.html
	uint8_t bindlessTier;

	// Features
	uint32_t isTextureFilterMinMaxSupported : 1;
	uint32_t isLogicFuncSupported : 1;
	uint32_t isDepthBoundsTestSupported : 1;
	uint32_t isDrawIndirectCountSupported : 1;
	uint32_t isIndependentFrontAndBackStencilReferenceAndMasksSupported : 1;
	//uint32_t isLineSmoothingSupported : 1;
	uint32_t isCopyQueueTimestampSupported : 1;
	//uint32_t isMeshShaderPipelineStatsSupported : 1;
	uint32_t isEnchancedBarrierSupported : 1; // aka - can "Layout" be ignored?
	uint32_t isMemoryTier2Supported : 1;	  // a memory object can support resources from all 3 categories (buffers, attachments, all other textures)
	uint32_t isDynamicDepthBiasSupported : 1;
	//uint32_t isAdditionalShadingRatesSupported : 1;
	uint32_t isViewportOriginBottomLeftSupported : 1;
	uint32_t isRegionResolveSupported : 1;

	// Shader features
	uint32_t isShaderNativeI16Supported : 1;
	uint32_t isShaderNativeF16Supported : 1;
	uint32_t isShaderNativeI32Supported : 1;
	uint32_t isShaderNativeF32Supported : 1;
	uint32_t isShaderNativeI64Supported : 1;
	uint32_t isShaderNativeF64Supported : 1;
	uint32_t isShaderAtomicsI16Supported : 1;
	// uint32_t isShaderAtomicsF16Supported : 1;
	uint32_t isShaderAtomicsI32Supported : 1;
	// uint32_t isShaderAtomicsF32Supported : 1;
	uint32_t isShaderAtomicsI64Supported : 1;
	// uint32_t isShaderAtomicsF64Supported : 1;

	// Emulated features
	uint32_t isDrawParametersEmulationEnabled : 1;

	//// Extensions (unexposed are always supported)
	//uint32_t isSwapChainSupported : 1;	// swapchain Support
	uint32_t isRayTracingSupported : 1; // ray tracing pipeline + acceleration structure support
	uint32_t isRayQuerySupported   : 1; // VK_KHR_ray_query / DXR 1.1 inline ray queries
	//uint32_t isMeshShaderSupported : 1; // meshshader support

	union {
#if ( DEVICE_IMPL_VULKAN )
		struct {
			uint32_t apiVersion;
			VkPhysicalDevice physicalDevice;
			
			uint32_t isSwapChainSupported : 1;	// swapchain Support
			uint32_t isBufferDeviceAddressSupported: 1;
			uint32_t isAMDDeviceCoherentMemorySupported: 1;
			uint32_t isPresentIDSupported: 1;
			//uint32_t YCbCrExtension : 1;
			//uint32_t FillModeNonSolid : 1;
			//uint32_t KHRRayQueryExtension : 1;
			//uint32_t AMDGCNShaderExtension : 1;
			//uint32_t AMDDrawIndirectCountExtension : 1;
			//uint32_t AMDShaderInfoExtension : 1;
			//uint32_t DescriptorIndexingExtension : 1;
			//uint32_t DynamicRenderingExtension : 1;
			//uint32_t ShaderSampledImageArrayDynamicIndexingSupported : 1;
			//uint32_t BufferDeviceAddressSupported : 1;
			//uint32_t DrawIndirectCountExtension : 1;
			//uint32_t DedicatedAllocationExtension : 1;
			//uint32_t DebugMarkerExtension : 1;
			//uint32_t MemoryReq2Extension : 1;
			//uint32_t FragmentShaderInterlockExtension : 1;
			//uint32_t BufferDeviceAddressExtension : 1;
			uint32_t accelerationStructureExtension : 1;
			uint32_t rayTracingPipelineExtension : 1;
			uint32_t rayQueryExtension : 1;
			//uint32_t ShaderAtomicInt64Extension : 1;
			//uint32_t BufferDeviceAddressFeature : 1;
			//uint32_t ShaderFloatControlsExtension : 1;
			//uint32_t Spirv14Extension : 1;
			uint32_t deferredHostOperationsExtension : 1;
			//uint32_t DeviceFaultExtension : 1;
			//uint32_t DeviceFaultSupported : 1;
			//uint32_t ASTCDecodeModeExtension : 1;
			//uint32_t DeviceMemoryReportExtension : 1;
			//uint32_t AMDBufferMarkerExtension : 1;
			//uint32_t AMDDeviceCoherentMemoryExtension : 1;
			//uint32_t AMDDeviceCoherentMemorySupported : 1;
		} vk;
#endif
#if ( DEVICE_IMPL_MTL )
		struct {

		} mtl;
#endif
	};
};

struct RIDevice_s {
	struct RIPhysicalAdapter_s physicalAdapter;
  struct RIRenderer_s* renderer;
  struct RIQueue_s queues[RI_QUEUE_LEN];
  union {
    #if(DEVICE_IMPL_VULKAN)
    struct {
      uint32_t maintenance5Features: 1;
      uint32_t conservaitveRasterTier: 1;
      uint32_t swapchainMutableFormat: 1;
      uint32_t memoryBudget: 1;
      VkDevice device;
      VmaAllocator vmaAllocator;
    } vk; 
    #endif
    #if(DEVICE_IMPL_MTL)
    #endif
  };
};

static inline bool IsRICmdValid( struct RIRenderer_s *renderer, struct RICmd_s *cmd ) {
#if ( DEVICE_IMPL_VULKAN )
	return cmd->vk.pool && cmd->vk.cmd;
#endif
	return false;
}

static inline bool IsRIBufferValid( struct RIRenderer_s *renderer, const struct RIBuffer_s *handle )
{
#if ( DEVICE_IMPL_VULKAN )
		return handle && handle->vk.buffer!= NULL;
#endif
	return false;
}

static inline bool IsRITextureValid( struct RIRenderer_s *renderer, const struct RITexture_s *handle )
{
#if ( DEVICE_IMPL_VULKAN )
		return handle && handle->vk.image != NULL;
#endif
	return false;
}

#endif

