# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1120 6.4e-05 2048 210 1290 266240 50.6892 28.332 866.153 839.667 1785.03 1785.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000128 512 200 1490 148736 4.44394 3.41382 125.077 122.315 255.353 255.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000256 1024 250 610 71680 2.91264 3.41002 45.637 104.814 156.843 156.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 3.2e-05 512 120 220 311296 58.1637 13.3515 76.9433 417.925 566.655 566.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 660 0.001024 1024 195 1000 11520 1.23341 0.695264 12.5336 43.2422 57.8038 57.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.001024 512 90 270 11776 0.836736 0.364032 2.04182 13.2576 16.6313 16.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 3.2e-05 1024 450 530 434176 74.1034 26.9798 296.484 835.798 1233.57 1233.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 6.4e-05 2048 80 1370 120832 87.997 28.2656 435.301 835.68 1387.43 1387.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 3.2e-05 2048 400 1800 413696 154.586 55.8963 1884.45 1671 3766.17 3766.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000256 4096 440 1050 70208 13.9964 275.597 419.441 709.08 709.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1120 6.4e-05 2048 210 1290 266112 50.8335 28.4245 984.368 837.58 1901.38 1901.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000128 512 200 1490 148608 4.45251 3.41402 150.157 122.984 281.112 281.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000256 1024 250 610 71856 2.92454 3.42928 52.4104 105.21 164.048 164.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 3.2e-05 512 120 220 294912 57.787 13.0749 49.7712 408.145 529.042 529.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 660 0.001024 1024 195 1000 11232 1.23008 0.692288 14.3059 42.2522 58.583 58.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.001024 512 90 270 11520 0.821568 0.356352 2.27322 12.9543 16.5332 16.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 3.2e-05 1024 450 530 433152 74.2418 26.8653 336.547 834.383 1272.26 1272.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 6.4e-05 2048 80 1370 119808 88.2991 28.4478 492.413 834.48 1443.83 1443.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 3.2e-05 2048 400 1800 414720 154.388 56.1376 2163.74 1668.75 4043.25 4043.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000256 4096 440 1050 70200 13.9878 311.794 419.014 744.839 744.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1120 6.4e-05 2048 210 1290 266240 50.6593 28.4223 1028.17 838.642 1946.07 1946.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000128 512 200 1490 148800 4.43827 3.42048 156.63 123.204 287.797 287.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000256 1024 250 610 71680 2.91021 3.41424 54.431 104.809 165.634 165.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 3.2e-05 512 120 220 307200 57.3267 13.1674 54.3161 412.582 537.662 537.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 660 0.001024 1024 195 1000 11200 1.22147 0.688448 14.9189 42.5228 59.4523 59.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.001024 512 90 270 11520 0.828032 0.356416 2.38454 13.1036 16.7986 16.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 3.2e-05 1024 450 530 435200 74.3696 26.9229 352.729 838.535 1292.78 1292.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 6.4e-05 2048 80 1370 122880 87.8852 28.5156 528.265 838.708 1483.56 1483.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 3.2e-05 2048 400 1800 414720 154.91 56.0578 2263.28 1676.86 4151.33 4151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 4096 440 1050 70160 13.9916 326.145 419.196 759.378 759.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1120 6.4e-05 2048 210 1290 265728 50.6011 28.2947 956.665 836.615 1872.35 1872.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000128 512 200 1490 148608 4.42486 3.40816 144.823 122.732 275.488 275.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000256 1024 250 610 71616 2.90858 3.41117 50.7511 104.788 161.931 162.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 3.2e-05 512 120 220 294912 58.4041 13.147 48.4354 412.179 532.434 532.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 660 0.001024 1024 195 1000 11136 1.22416 0.692224 13.8123 40.4191 56.2473 56.3371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.001024 512 90 270 11520 0.832288 0.359648 2.23203 13.0989 16.648 16.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 3.2e-05 1024 450 530 430080 74.0966 26.7223 325.102 832.352 1258.5 1258.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 6.4e-05 2048 80 1370 119808 87.7284 28.1527 479.991 832.741 1428.82 1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 3.2e-05 2048 400 1800 411648 153.839 55.7339 2094.48 1664.5 3968.8 3968.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 4096 440 1050 70176 13.9785 303.317 419.011 736.352 736.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1120 6.4e-05 2048 210 1290 265600 50.9129 28.4802 968.773 837.932 1886.27 1886.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000128 512 200 1490 148400 4.4639 3.42112 147.292 122.847 278.126 278.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000256 1024 250 610 71800 2.92454 3.4225 51.7102 104.948 163.084 163.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 3.2e-05 512 120 220 307200 57.3273 13.1836 51.1211 412.669 534.575 534.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 660 0.001024 1024 195 1000 11200 1.23091 0.68704 14.0438 41.4943 57.5545 57.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.001024 512 90 270 11200 0.840928 0.360256 2.22416 13.1117 16.6634 16.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 3.2e-05 1024 450 530 428800 74.6533 26.8181 328.891 833.486 1264.07 1264.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 6.4e-05 2048 80 1370 118400 88.498 28.2671 480.735 833.858 1431.55 1431.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 3.2e-05 2048 400 1800 409600 155.018 55.9036 2106.83 1666.94 3984.94 3985.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 4096 440 1050 70100 13.9899 307.075 419.022 740.131 740.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1120 6.4e-05 2048 210 1290 265216 50.803 28.345 991.956 837.41 1908.7 1908.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000128 512 200 1490 148288 4.42822 3.41606 151.336 121.624 280.904 281.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000256 1024 250 610 71680 2.90816 3.41581 53.1227 104.904 164.422 164.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 3.2e-05 512 120 220 286720 57.6976 13.0658 49.415 404.334 524.774 524.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 660 0.001024 1024 195 1000 11200 1.22611 0.689856 14.6097 40.902 57.5271 57.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.001024 512 90 270 10752 0.831136 0.353504 2.1889 12.8603 16.3605 16.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 3.2e-05 1024 450 530 430080 75.0265 26.8984 338.856 837.241 1278.24 1278.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 6.4e-05 2048 80 1370 121856 88.0025 28.323 507.596 837.387 1461.49 1461.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 3.2e-05 2048 400 1800 415744 154.143 55.9767 2189.05 1674.29 4073.69 4073.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000256 4096 440 1050 70112 13.9868 314.04 419.129 747.201 747.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1120 6.4e-05 2048 210 1290 264960 50.7624 28.3229 994.888 834.6 1908.74 1908.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000128 512 200 1490 148320 4.44781 3.41248 152.32 122.501 282.783 282.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000256 1024 250 610 71760 2.92301 3.4263 53.274 104.881 164.574 164.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 3.2e-05 512 120 220 307200 57.3557 13.1785 53.0915 412.266 536.156 536.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 660 0.001024 1024 195 1000 11040 1.22976 0.686304 14.3921 41.4842 57.8915 57.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.001024 512 90 270 11520 0.83536 0.36032 2.35146 13.112 16.7866 16.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 3.2e-05 1024 450 530 430080 74.7044 26.97 340.159 834.424 1276.47 1276.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 6.4e-05 2048 80 1370 119040 88.5693 28.3349 497.26 834.99 1449.34 1449.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 3.2e-05 2048 400 1800 414720 154.268 56.0151 2194.8 1668.66 4073.98 4074.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 4096 440 1050 70080 13.9837 316.087 418.627 748.742 748.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1120 6.4e-05 2048 210 1290 264192 50.7292 28.4072 960.598 836.113 1876.02 1876.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000128 512 200 1490 147968 4.42867 3.41456 146.755 122.334 277.037 277.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000256 1024 250 610 71424 2.90611 3.41446 51.1733 104.755 162.32 162.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 3.2e-05 512 120 220 294912 59.6473 13.3571 49.3951 418.094 540.767 540.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 660 0.001024 1024 195 1000 10752 1.21968 0.681984 13.5277 41.6571 57.1837 57.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.001024 512 90 270 10240 0.823776 0.349632 2.06618 12.6204 15.9849 16.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 3.2e-05 1024 450 530 434176 73.9962 26.8293 331.55 836.396 1268.99 1269.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 6.4e-05 2048 80 1370 118784 88.4565 28.3016 479.606 836.095 1432.64 1432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 3.2e-05 2048 400 1800 409600 155.765 55.9791 2099.96 1673.4 3985.34 3985.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000256 4096 440 1050 70144 13.9889 306.551 419.408 739.99 740.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1120 6.4e-05 2048 210 1290 264192 50.5009 28.1771 967.107 833.535 1879.5 1879.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000128 512 200 1490 148224 4.44013 3.41197 148.276 122.389 278.618 278.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000256 1024 250 610 71040 2.89398 3.40406 51.3708 104.496 162.24 162.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 3.2e-05 512 120 220 245760 60.1027 12.8409 41.4266 396.142 510.783 510.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 660 0.001024 1024 195 1000 10752 1.23885 0.690176 13.6066 41.1953 56.8291 56.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.001024 512 90 270 10752 0.814496 0.34816 2.20973 12.6593 16.157 16.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 3.2e-05 1024 450 530 417792 74.8093 26.4397 321.605 825.032 1248.11 1248.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 6.4e-05 2048 80 1370 116736 87.4513 27.9818 476.083 825.284 1416.99 1417.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 3.2e-05 2048 400 1800 405504 152.88 55.0922 2091.4 1650.72 3950.34 3950.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000256 4096 440 1050 70080 13.9939 308.784 419.421 742.245 742.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1120 6.4e-05 2048 210 1290 262400 50.9588 28.2501 1022.4 833.618 1935.41 1935.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000128 512 200 1490 148000 4.4663 3.42221 159.511 122.385 289.887 289.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000256 1024 250 610 71200 2.90656 3.41642 55.4964 104.514 166.406 166.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 3.2e-05 512 120 220 307200 57.3275 13.1805 55.5797 412.624 538.979 539.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 660 0.001024 1024 195 1000 11200 1.23424 0.690912 15.3309 42.5733 59.9284 60.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.001024 512 90 270 11200 0.84592 0.362304 2.47165 13.177 16.979 17.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 3.2e-05 1024 450 530 422400 74.1979 26.5017 347.557 824.793 1273.28 1273.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 6.4e-05 2048 80 1370 115200 87.9515 27.9682 501.688 825.09 1442.89 1443.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 3.2e-05 2048 400 1800 396800 156.254 55.2141 2181 1650.56 4043.28 4043.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000256 4096 440 1050 70000 13.9878 327.152 418.89 760.075 760.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1120 6.4e-05 2048 210 1290 262144 50.9622 28.4116 1203.88 835.626 2119.05 2119.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000128 512 200 1490 147456 4.43808 3.41197 185.062 120.973 313.99 314.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000256 1024 250 610 71168 2.90867 3.41606 64.838 104.825 176.061 176.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 3.2e-05 512 120 220 262144 58.4588 12.8377 55.9198 395.858 523.341 523.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 660 0.001024 1024 195 1000 10240 1.20493 0.669376 15.8988 40.2364 58.1073 58.2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.001024 512 90 270 10240 0.834944 0.348896 2.55248 12.6964 16.5628 16.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 3.2e-05 1024 450 530 425984 75.2126 26.8166 410.9 835.267 1348.42 1348.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 6.4e-05 2048 80 1370 114688 89.5017 28.2956 585.603 835.669 1539.26 1539.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 3.2e-05 2048 400 1800 409600 155.681 55.8446 2640.42 1670.36 4522.54 4522.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000256 4096 440 1050 69888 13.9861 384.454 422.639 821.124 821.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1120 6.4e-05 2048 210 1290 266240 50.6264 28.5717 844.993 838.604 1762.97 1763.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000128 512 200 1485 148864 4.43315 3.41136 127.581 122.878 258.412 258.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1650 0.000256 1024 250 615 71808 2.92246 3.42147 85.7257 104.969 197.113 197.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 480 3.2e-05 512 120 225 303104 59.0139 13.3405 80.3382 418.022 570.995 571.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 660 0.001024 1024 195 1005 11392 1.23136 0.695552 12.2896 42.2166 56.5318 56.6279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 470 0.001024 512 90 270 11520 0.843104 0.363392 3.40582 13.2408 17.9811 18.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1190 3.2e-05 1024 450 525 432128 75.0791 26.8763 554.142 838.537 1494.86 1495.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 340 6.4e-05 2048 80 1365 120832 88.3128 28.3667 694.896 838.657 1650.42 1650.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 3.2e-05 2048 400 1800 415744 154.45 55.9811 1854.66 1676.89 3742.21 3742.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 0.000256 4096 440 1050 70240 13.9919 514.425 420.156 948.618 948.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1120 6.4e-05 2048 210 1290 266240 50.8524 28.3672 853.819 838.617 1771.83 1771.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000128 512 200 1485 148800 4.46221 3.42048 129.316 122.782 260.087 260.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000256 1024 250 615 71840 2.92458 3.42768 44.8667 104.985 156.278 156.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 480 3.2e-05 512 120 225 307200 58.8786 13.4042 83.6896 419.41 575.655 575.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 660 0.001024 1024 195 1005 11200 1.23546 0.690016 12.2666 43.2741 57.5665 57.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 0.001024 512 90 270 11200 0.839744 0.358816 1.93142 13.0721 16.3266 16.4319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1190 3.2e-05 1024 450 525 432640 75.0045 26.9414 513.445 838.575 1454.19 1454.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 6.4e-05 2048 80 1365 120320 88.7046 28.4036 427.367 838.608 1383.3 1383.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 3.2e-05 2048 400 1800 417280 154.78 56.1105 1881.22 1676.97 3769.31 3769.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000256 4096 440 1050 70240 13.9815 270.468 419.46 703.971 704.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1120 6.4e-05 2048 210 1290 265728 50.7335 28.3526 846.874 836.484 1762.61 1762.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000128 512 200 1485 148800 4.4384 3.4177 128.768 123.435 260.161 260.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000256 1024 250 615 71808 2.91242 3.9247 44.5807 104.853 156.342 156.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 3.2e-05 512 120 225 294912 58.644 13.1604 73.0098 412.152 557.235 557.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 660 0.001024 1024 195 1005 11328 1.23008 0.690368 12.3562 41.6594 56.0348 56.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.001024 512 90 270 11136 0.83664 0.359072 1.89827 13.0684 16.2908 16.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 3.2e-05 1024 450 525 430080 75.139 26.9014 288.023 836.417 1226.7 1226.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 6.4e-05 2048 80 1365 119808 88.5179 28.3156 422.739 836.467 1376.22 1376.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 3.2e-05 2048 400 1800 414720 154.627 56.3161 1855.15 1672.61 3738.93 3739.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000256 4096 440 1050 70224 13.994 268.613 419.019 701.67 701.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1120 6.4e-05 2048 210 1290 265216 50.9589 28.4194 868.441 836.505 1784.5 1784.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000128 512 200 1485 148736 4.452 3.41709 132.099 123.066 263.135 263.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000256 1024 250 615 71792 2.92883 3.4263 46.291 104.883 157.602 157.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 3.2e-05 512 120 225 301056 58.216 13.2243 45.1813 413.525 530.418 530.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 660 0.001024 1024 195 1005 11200 1.22966 0.688128 12.5613 42.6701 57.2484 57.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.001024 512 90 270 11200 0.841312 0.358976 1.97302 13.11 16.4127 16.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 3.2e-05 1024 450 525 430080 75.2718 26.9254 297.462 836.418 1236.3 1236.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 6.4e-05 2048 80 1365 120064 88.6158 28.5214 436.346 836.492 1390.17 1390.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 3.2e-05 2048 400 1800 415744 154.703 56.1275 1908.41 1672.65 3792.12 3792.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000256 4096 440 1050 70224 13.9836 275.593 419.076 708.698 708.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1120 6.4e-05 2048 210 1290 266240 50.6529 28.3346 892.835 838.607 1810.6 1810.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000128 512 200 1485 148736 4.44102 3.40992 128.487 123.081 259.524 259.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000256 1024 250 615 71680 2.91542 3.40992 47.5624 104.83 158.785 158.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 3.2e-05 512 120 225 294912 59.6344 13.3475 45.0951 417.994 536.344 536.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 660 0.001024 1024 195 1005 11264 1.23885 0.692416 12.8224 43.2864 58.1404 58.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.001024 512 90 270 11264 0.848128 0.362688 2.04954 13.2635 16.6442 16.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 3.2e-05 1024 450 525 430080 74.683 26.8209 303.749 835.744 1241.22 1241.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 6.4e-05 2048 80 1365 118784 88.5091 28.4045 440.72 835.842 1393.66 1393.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 3.2e-05 2048 400 1800 413696 154.384 55.8575 1933.73 1672.88 3817.09 3817.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000256 4096 440 1050 70208 13.9974 281.513 419.38 714.935 714.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1120 6.4e-05 2048 210 1290 266112 50.7743 28.3555 1005.79 838.364 1923.46 1923.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000128 512 200 1485 148608 4.44861 3.41466 152.583 123.112 283.664 283.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000256 1024 250 615 71712 2.92198 3.42771 54.0289 104.98 165.435 165.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 3.2e-05 512 120 225 294912 57.7618 13.0724 51.1943 408.542 530.843 531.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 660 0.001024 1024 195 1005 11232 1.2312 0.692448 14.8261 42.2995 59.151 59.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 0.001024 512 90 270 10944 0.83664 0.354304 2.2543 12.9632 16.5387 16.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 3.2e-05 1024 450 525 428544 75.0176 26.8818 341.944 835.152 1279.21 1279.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 6.4e-05 2048 80 1365 119808 88.2715 28.3348 503.61 835.307 1455.72 1455.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 3.2e-05 2048 400 1800 414720 154.162 55.9369 2202.36 1670.12 4082.82 4082.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000256 4096 440 1050 70200 13.9878 316.909 423.878 754.819 754.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1120 6.4e-05 2048 210 1290 266240 50.6708 28.4875 984.34 837.859 1901.53 1901.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000128 512 200 1485 148800 4.43546 3.41606 148.885 122.754 279.588 279.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000256 1024 250 615 71680 2.90896 3.41213 52.8552 104.713 163.964 164.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 3.2e-05 512 120 225 286720 59.3133 13.1644 48.572 412.215 533.539 533.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 660 0.001024 1024 195 1005 10880 1.22819 0.68592 14.0107 42.442 58.4676 58.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.001024 512 90 270 10880 0.84608 0.360192 2.17795 13.0913 16.6036 16.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 3.2e-05 1024 450 525 430080 75.0407 26.9163 334.259 837.737 1274.17 1274.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 6.4e-05 2048 80 1365 120320 88.4494 28.3326 494.129 837.91 1449.01 1449.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 3.2e-05 2048 400 1800 414720 154.764 56.0787 2152.75 1675.3 4039.14 4039.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000256 4096 440 1050 70160 13.9856 308.989 418.815 741.837 741.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1120 6.4e-05 2048 210 1290 265728 50.5715 28.2905 1046.19 836.739 1961.96 1962.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000128 512 200 1485 148608 4.42822 3.41197 159.458 117.44 284.844 284.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000256 1024 250 615 71616 2.89994 3.41197 56.5669 104.804 167.755 167.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 3.2e-05 512 120 225 294912 58.3538 13.1523 53.5547 412.359 537.685 537.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 660 0.001024 1024 195 1005 11136 1.22637 0.687136 15.3905 42.426 59.8304 59.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.001024 512 90 270 10752 0.848352 0.358464 2.28054 13.1006 16.7163 16.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 3.2e-05 1024 450 525 423936 74.9753 26.7283 352.105 832.459 1286.48 1286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 6.4e-05 2048 80 1365 116736 88.4768 28.1389 512.128 832.661 1461.59 1461.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 3.2e-05 2048 400 1800 411648 153.705 55.6515 2274.04 1665.48 4149.11 4149.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000256 4096 440 1050 70176 13.9849 328.782 419.076 761.886 761.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1120 6.4e-05 2048 210 1290 265600 50.8725 28.375 1035.63 837.944 1953 1953.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000128 512 200 1485 148400 4.46611 3.42019 158.531 104.902 271.421 271.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000256 1024 250 615 71600 2.92227 3.42192 56.0929 104.958 167.466 167.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 3.2e-05 512 120 225 281600 60.0055 13.1902 50.8718 412.667 537.012 537.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 660 0.001024 1024 195 1005 10800 1.2368 0.689984 14.7193 42.4512 59.1998 59.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.001024 512 90 270 11200 0.843776 0.360448 2.3696 13.1139 16.8156 16.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 3.2e-05 1024 450 525 428800 74.5554 26.8146 353.191 833.504 1288.28 1288.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 6.4e-05 2048 80 1365 118400 88.4964 28.2299 514.024 833.783 1464.72 1464.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 3.2e-05 2048 400 1800 409600 154.816 55.8203 2246.15 1667.78 4124.81 4124.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000256 4096 440 1050 70100 13.9818 326.142 419.035 759.207 759.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1120 6.4e-05 2048 210 1290 265216 50.7478 28.326 1043.56 837.368 1960.17 1960.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000128 512 200 1485 148288 4.43334 3.4168 159.023 113.268 280.243 280.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000256 1024 250 615 71680 2.90819 3.41677 56.6231 104.897 167.92 167.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 3.2e-05 512 120 225 286720 57.6807 13.0718 52.0025 404.426 527.448 527.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 660 0.001024 1024 195 1005 11200 1.23254 0.689824 15.437 41.8628 59.3197 59.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.001024 512 90 270 10752 0.8328 0.354304 2.32742 12.8695 16.5087 16.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 3.2e-05 1024 450 525 430080 75.0517 26.8984 357.567 837.199 1296.92 1297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 6.4e-05 2048 80 1365 118272 88.9522 28.3648 518.205 837.415 1473.12 1473.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 3.2e-05 2048 400 1800 415744 154.135 55.9657 2299.48 1675.79 4185.6 4185.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000256 4096 440 1050 70112 13.9822 328.862 419.117 762.005 762.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1120 6.4e-05 2048 210 1290 264960 50.7313 28.3137 1022.63 834.444 1936.28 1936.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000128 512 200 1485 148320 4.45046 3.41402 156.17 122.385 286.519 286.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000256 1024 250 615 71760 2.92864 3.42736 55.5441 104.86 166.832 166.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 3.2e-05 512 120 225 276480 60.5209 13.1767 49.3333 412.243 535.538 535.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 660 0.001024 1024 195 1005 11040 1.23283 0.687904 14.9419 42.4445 59.4053 59.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.001024 512 90 270 10560 0.857536 0.358912 2.28202 13.1114 16.7353 16.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 3.2e-05 1024 450 525 430080 74.6577 26.8676 350.778 834.268 1286.78 1286.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 6.4e-05 2048 80 1365 119040 88.6062 28.3095 512.329 834.495 1463.92 1464.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 3.2e-05 2048 400 1800 414720 154.137 55.978 2253.49 1669.11 4132.95 4133.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000256 4096 440 1050 70080 13.9833 325.032 418.537 757.596 757.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1120 6.4e-05 2048 210 1290 264192 50.7152 28.5108 977.71 835.449 1892.55 1892.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000128 512 200 1485 147968 4.42762 3.41091 148.617 122.118 278.674 278.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000256 1024 250 615 71424 2.90448 3.4079 52.6841 104.674 163.744 163.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 3.2e-05 512 120 225 294912 59.625 13.3474 50.431 417.844 541.515 541.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 660 0.001024 1024 195 1005 10752 1.21587 0.680032 14.0422 41.5872 57.6298 57.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.001024 512 90 270 10240 0.820896 0.34816 2.17446 12.6092 16.0807 16.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 3.2e-05 1024 450 525 425984 75.2657 26.8795 331.904 835.281 1269.54 1269.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 6.4e-05 2048 80 1365 118784 88.3965 28.2682 489.026 835.482 1441.36 1441.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 3.2e-05 2048 400 1800 409600 155.68 55.8869 2135.42 1670.35 4017.56 4017.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000256 4096 440 1050 70144 13.9905 312.54 419.086 745.66 745.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1120 6.4e-05 2048 210 1290 264192 50.5143 28.1908 1144.07 833.453 2056.4 2056.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000128 512 200 1485 148224 4.43037 3.40685 174.366 122.228 304.53 304.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000256 1024 250 615 71040 2.89965 3.40378 61.4526 104.486 172.316 172.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 3.2e-05 512 120 225 245760 60.1316 12.8307 49.5645 396.175 518.969 519.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 660 0.001024 1024 195 1005 10752 1.2367 0.68816 16.6122 41.2703 59.9103 60.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.001024 512 90 270 9216 0.849216 0.34864 2.27866 12.6568 16.2607 16.3757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 3.2e-05 1024 450 525 417792 74.7408 26.4376 381.957 824.941 1308.29 1308.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 6.4e-05 2048 80 1365 110592 88.9706 27.9877 532.391 825.18 1474.72 1474.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 3.2e-05 2048 400 1800 405504 152.711 55.1041 2458.02 1649.68 4315.76 4315.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000256 4096 440 1050 70080 13.9919 361.961 419.365 795.36 795.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1120 6.4e-05 2048 210 1290 262400 50.9466 28.2645 1136.56 833.109 2049.05 2049.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000128 512 200 1485 148000 4.4584 3.42067 175.547 122.249 305.776 305.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000256 1024 250 615 71200 2.90874 3.41402 61.6786 104.451 172.525 172.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 3.2e-05 512 120 225 256000 62.8797 13.183 52.044 412.319 540.693 540.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 660 0.001024 1024 195 1005 10400 1.24544 0.691456 15.9124 40.4973 58.445 58.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.001024 512 90 270 11200 0.842432 0.362496 2.66275 13.1639 17.1557 17.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 3.2e-05 1024 450 525 422400 74.1018 26.5001 386.431 824.271 1311.52 1311.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 6.4e-05 2048 80 1365 115200 87.9198 27.9416 555.98 824.577 1496.61 1496.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 3.2e-05 2048 400 1800 396800 156.179 55.1867 2405.72 1648.37 4265.69 4265.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000256 4096 440 1050 70000 13.9796 362.872 418.631 795.526 795.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1120 6.4e-05 2048 210 1290 262144 50.9278 28.287 1040.06 843.855 1963.3 1963.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000128 512 200 1485 147456 4.43475 3.41299 159.328 112.974 280.249 280.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000256 1024 250 615 71168 2.90589 3.41261 56.6117 105.857 168.861 168.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 3.2e-05 512 120 225 262144 58.4716 12.83 48.2394 399.756 519.559 519.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 660 0.001024 1024 195 1005 10240 1.20032 0.669344 14.2056 39.4213 55.5948 55.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.001024 512 90 270 10240 0.83072 0.349856 2.42618 12.8132 16.544 16.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 3.2e-05 1024 450 525 425984 75.276 26.8227 355.356 843.66 1301.32 1301.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 6.4e-05 2048 80 1365 114688 89.5468 28.2871 507.205 843.888 1469.11 1469.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 3.2e-05 2048 400 1800 409600 155.665 55.9616 2278.77 1686.8 4177.43 4177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000256 4096 440 1050 69888 13.9771 332.525 422.439 768.984 769.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1120 6.4e-05 2048 210 1300 266240 50.5974 28.418 807.99 838.612 1725.79 1725.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000128 512 200 1500 148736 4.43251 3.40672 122.032 123.166 253.142 253.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000256 1024 250 620 71808 2.91021 3.42016 42.5387 104.972 153.914 153.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 480 3.2e-05 512 120 220 286720 60.7245 13.3509 73.8325 418.035 566.215 566.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 660 0.001024 1024 195 1000 11392 1.23133 0.692864 11.6276 41.1596 54.8104 54.9007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 0.001024 512 90 280 11008 0.854176 0.362272 2.96602 13.2415 17.547 17.6558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1190 3.2e-05 1024 450 540 434176 74.8135 26.8756 551.404 838.57 1491.88 1492.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 340 6.4e-05 2048 80 1380 119808 88.5911 28.4035 404.898 838.672 1360.76 1360.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 3.2e-05 2048 400 1800 413696 155.261 56.0864 1751.85 1676.94 3640.36 3640.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 0.000256 4096 440 1060 70176 13.9853 494.392 421.898 930.321 930.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1120 6.4e-05 2048 210 1300 266240 50.792 28.4078 902.498 837.97 1819.83 1819.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000128 512 200 1500 148800 4.44966 3.41754 138.073 124.399 270.439 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000256 1024 250 620 71760 2.92512 3.42426 47.9222 104.896 159.24 159.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 480 3.2e-05 512 120 220 286720 61.0045 13.4803 74.6832 419.175 568.611 568.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 660 0.001024 1024 195 1000 11360 1.2321 0.692096 13.1918 43.2276 58.4425 58.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 0.001024 512 90 280 10560 0.854336 0.358432 2.01696 13.0667 16.4223 16.5294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1190 3.2e-05 1024 450 540 432640 74.8516 26.945 321.033 837.917 1260.96 1261.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 6.4e-05 2048 80 1380 120320 88.6664 28.3522 453.861 837.959 1409.03 1409.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 3.2e-05 2048 400 1800 412160 156.104 56.1439 1963.49 1675.76 3851.71 3851.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000256 4096 440 1060 70160 13.9844 287.465 419.107 720.601 720.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1120 6.4e-05 2048 210 1300 265728 50.6978 28.4463 841.742 837.291 1758.34 1758.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000128 512 200 1500 148608 4.43715 3.41402 127.988 123.217 259.157 259.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000256 1024 250 620 71712 2.91021 3.41286 44.4908 104.95 155.836 155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 3.2e-05 512 120 220 270336 61.2841 13.1602 62.0493 412.544 549.303 549.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 660 0.001024 1024 195 1000 11328 1.22982 0.694304 12.2593 42.7196 57.0017 57.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.001024 512 90 280 10752 0.845856 0.35712 1.92947 13.0797 16.337 16.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 3.2e-05 1024 450 540 433152 74.5103 26.911 290.676 837.379 1229.69 1229.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 6.4e-05 2048 80 1380 119808 88.5191 28.3132 420.852 837.881 1375.75 1375.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 3.2e-05 2048 400 1800 411648 155.613 56.0608 1825.62 1674.21 3711.74 3711.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000256 4096 440 1060 70128 13.9801 265.769 419.298 699.09 699.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1120 6.4e-05 2048 210 1300 266112 50.7375 28.3423 856.872 837.315 1773.43 1773.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000128 512 200 1500 148736 4.4503 3.41738 130.593 123.974 262.534 262.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000256 1024 250 620 71792 2.92349 3.42301 45.8753 104.985 157.281 157.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 3.2e-05 512 120 220 272384 61.0782 13.2121 40.3796 413.925 528.867 529.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 660 0.001024 1024 195 1000 11200 1.22925 0.686848 12.417 42.6825 57.1142 57.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.001024 512 90 280 10752 0.853664 0.359776 1.98624 13.1233 16.4512 16.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 3.2e-05 1024 450 540 433664 74.5279 26.9244 297.837 837.223 1236.73 1236.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 6.4e-05 2048 80 1380 118272 89.1088 28.353 423.996 837.911 1379.56 1379.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 3.2e-05 2048 400 1800 412160 155.67 56.0654 1850.39 1674.25 3736.61 3736.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000256 4096 440 1060 70112 13.9817 271.683 419.267 704.977 705.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1120 6.4e-05 2048 210 1300 266240 50.6242 28.771 869.223 838.599 1787.38 1787.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000128 512 200 1500 148736 4.44086 3.41645 125.284 118.077 251.32 251.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000256 1024 250 620 71680 2.90989 3.40832 46.5622 104.835 157.785 157.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 3.2e-05 512 120 220 278528 61.3185 13.3515 41.2768 418.081 534.3 534.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 660 0.001024 1024 195 1000 11264 1.23862 0.693664 12.3765 42.1515 56.5556 56.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.001024 512 90 280 10752 0.862336 0.362016 2.01536 13.2598 16.6277 16.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 3.2e-05 1024 450 540 430080 74.7153 26.9122 298.193 835.762 1235.8 1235.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 6.4e-05 2048 80 1380 118784 88.4533 28.2604 428.786 836.328 1382.01 1382.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 3.2e-05 2048 400 1800 409600 155.785 55.9493 1855.86 1671.31 3739.14 3739.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000256 4096 440 1060 70144 13.9867 275.356 419.439 708.827 708.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1120 6.4e-05 2048 210 1300 266112 50.7594 28.3623 1063.96 838.336 1981.59 1981.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000128 512 200 1500 148608 4.44595 3.41789 162.705 122.995 293.665 293.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000256 1024 250 620 71712 2.92288 3.42573 57.4914 104.976 168.89 168.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 3.2e-05 512 120 220 258048 61.781 13.0744 47.3625 408.531 531.015 531.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 660 0.001024 1024 195 1000 11232 1.23082 0.691296 15.647 42.1918 59.8581 59.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.001024 512 90 280 10368 0.849376 0.355968 2.37469 12.9621 16.6671 16.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 3.2e-05 1024 450 540 428544 74.9292 26.8623 364.342 835.317 1301.66 1301.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 6.4e-05 2048 80 1380 117504 88.8894 28.303 523.686 835.835 1476.9 1477.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 3.2e-05 2048 400 1800 410112 155.395 56.0692 2289.46 1670.05 4171.2 4171.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000256 4096 440 1060 70128 13.9827 335.004 419.4 768.43 768.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1120 6.4e-05 2048 210 1300 264960 50.5588 28.4405 737.457 834.576 1651.2 1651.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000128 512 200 1500 148608 4.43546 3.42106 113.253 122.145 243.353 243.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000256 1024 250 620 71424 2.90032 3.41235 39.8809 104.579 150.846 150.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 3.2e-05 512 120 220 221184 62.9374 12.8452 28.8185 395.692 500.563 500.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 660 0.001024 1024 195 1000 10944 1.21978 0.681728 10.7043 39.7982 52.4984 52.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.001024 512 90 280 9216 0.847328 0.352256 1.61811 12.6134 15.5543 15.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 3.2e-05 1024 450 540 423936 74.4254 26.5846 251.669 828.203 1181.1 1181.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 6.4e-05 2048 80 1380 115200 88.4187 28.1252 357.217 828.381 1302.33 1302.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 3.2e-05 2048 400 1800 405504 154.456 55.3887 1575.26 1656.21 3441.55 3441.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000256 4096 440 1060 69984 13.9837 233.021 421.434 668.483 668.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1120 6.4e-05 2048 210 1300 266240 50.6296 28.4148 1024.5 837.944 1941.67 1941.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000128 512 200 1500 148800 4.44186 3.41955 155.448 122.554 285.964 286.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000256 1024 250 620 71520 2.90621 3.41453 54.7134 104.72 165.828 165.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 3.2e-05 512 120 220 266240 61.5695 13.1618 47.0397 412.223 534.262 534.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 660 0.001024 1024 195 1000 11200 1.2199 0.686016 14.8986 41.3907 58.2966 58.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.001024 512 90 280 10240 0.860736 0.360064 2.27754 13.0874 16.7137 16.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 3.2e-05 1024 450 540 430080 75.0746 26.9189 351.171 837.829 1291.22 1291.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 6.4e-05 2048 80 1380 120320 88.4286 28.4153 514.717 837.981 1469.74 1469.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 3.2e-05 2048 400 1800 409600 156.63 56.1177 2213.48 1675.45 4101.92 4102.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000256 4096 440 1060 70080 13.9797 324.428 418.815 757.268 757.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1120 6.4e-05 2048 210 1300 266240 50.5636 28.3357 717.428 838.948 1635.44 1635.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000128 512 200 1500 147840 4.4193 3.40787 108.856 122.205 238.991 239.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000256 1024 250 620 71360 2.90202 3.40986 38.5619 104.714 149.659 149.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 3.2e-05 512 120 220 245760 63.8255 13.1525 30.9236 412.621 520.789 520.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 660 0.001024 1024 195 1000 10880 1.23152 0.689248 10.3774 41.4777 53.875 53.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.001024 512 90 280 10240 0.861792 0.360544 1.72957 13.1535 16.2304 16.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 3.2e-05 1024 450 540 430080 74.8892 26.8861 246.665 838.749 1187.4 1187.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 6.4e-05 2048 80 1380 117760 88.9828 28.4014 353.269 838.939 1309.78 1309.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 3.2e-05 2048 400 1800 409600 156.362 56.0235 1543.69 1677.93 3434.24 3434.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000256 4096 440 1060 69920 13.9856 226.217 418.791 659.036 659.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1120 6.4e-05 2048 210 1300 265728 50.6101 28.2993 959.081 836.592 1874.75 1874.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000128 512 200 1500 148224 4.42778 3.40797 145.718 123.077 276.734 276.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000256 1024 250 620 71616 2.9016 3.41402 51.6888 104.788 162.864 162.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 3.2e-05 512 120 220 270336 60.9292 13.1439 44.6213 412.303 531.271 531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 660 0.001024 1024 195 1000 11136 1.22458 0.688128 13.9858 41.3672 57.3644 57.4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.001024 512 90 280 10752 0.846784 0.358432 2.25232 13.0986 16.6843 16.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 3.2e-05 1024 450 540 430080 74.0349 26.7226 329.586 832.345 1262.9 1263.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 6.4e-05 2048 80 1380 116736 88.4626 28.2471 467.519 832.461 1416.87 1417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 3.2e-05 2048 400 1800 405504 155.839 55.8843 2055.05 1665.82 3932.83 3932.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000256 4096 440 1060 70080 13.9858 303.944 418.905 736.875 736.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1120 6.4e-05 2048 210 1300 264192 50.5031 28.2381 681.891 832.747 1593.54 1593.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000128 512 200 1500 148224 4.43408 3.40976 104.331 121.906 234.181 234.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000256 1024 250 620 71040 2.89632 3.40573 36.8952 104.401 147.671 147.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 3.2e-05 512 120 220 245760 60.1213 12.8401 29.6398 395.774 498.649 498.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 660 0.001024 1024 195 1000 10752 1.24083 0.690176 9.73264 40.1181 51.8818 51.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.001024 512 90 280 9216 0.850336 0.35408 1.54842 12.6485 15.5289 15.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 3.2e-05 1024 450 540 417792 74.7419 26.4385 229.847 824.247 1155.49 1155.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 6.4e-05 2048 80 1380 110592 88.9301 28.0209 317.918 824.486 1259.54 1259.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 3.2e-05 2048 400 1800 393216 156.686 55.0339 1421 1648.29 3281.25 3281.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000256 4096 440 1060 69888 13.9774 216.609 418.39 649.02 649.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1120 6.4e-05 2048 210 1300 265600 50.8863 28.3828 1001.78 837.256 1918.48 1918.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000128 512 200 1500 148400 4.46218 3.41882 151.836 122.323 282.138 282.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000256 1024 250 620 71600 2.9225 3.42413 53.8643 104.867 165.151 165.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 3.2e-05 512 120 220 256000 62.802 13.1837 44.4695 412.314 533.04 533.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 660 0.001024 1024 195 1000 11200 1.22768 0.688128 14.7315 41.4418 58.189 58.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.001024 512 90 280 10400 0.862208 0.36128 2.30224 13.1014 16.7515 16.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 3.2e-05 1024 450 540 428800 74.529 26.8186 343.033 832.823 1277.42 1277.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 6.4e-05 2048 80 1380 118400 88.4571 28.3443 497.603 833.193 1447.79 1447.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 3.2e-05 2048 400 1800 409600 154.862 56.0845 2164.45 1665.45 4041.09 4041.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000256 4096 440 1060 70100 13.9918 316.949 423.428 754.415 754.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1120 6.4e-05 2048 210 1300 262400 50.9433 28.2669 697.902 833.12 1610.4 1610.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000128 512 200 1500 148000 4.45779 3.42179 107.492 122.022 237.493 237.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000256 1024 250 620 71200 2.91136 3.41606 38.0169 104.454 148.873 148.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 3.2e-05 512 120 220 256000 62.8539 13.1809 31.7466 412.255 520.296 520.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 660 0.001024 1024 195 1000 11200 1.23504 0.692096 10.5208 41.5029 54.0501 54.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.001024 512 90 280 9600 0.88672 0.362496 1.65645 13.1688 16.1999 16.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 3.2e-05 1024 450 540 422400 74.102 26.4991 239.491 824.268 1164.57 1164.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 6.4e-05 2048 80 1380 115200 87.8836 27.9599 341.141 824.521 1281.69 1281.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 3.2e-05 2048 400 1800 396800 156.12 55.2127 1474.11 1648.92 3334.61 3334.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000256 4096 440 1060 70000 13.9939 223.011 419.061 656.108 656.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1120 6.4e-05 2048 210 1300 265216 50.7464 28.4137 1276.47 836.529 2192.34 2192.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000128 512 200 1500 148288 4.42733 3.41366 194.154 122.191 324.29 324.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000256 1024 250 620 71680 2.90816 3.4153 69.081 104.79 180.266 180.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 3.2e-05 512 120 220 258048 60.6685 13.0663 57.3156 403.894 535.215 535.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 660 0.001024 1024 195 1000 11200 1.22643 0.692224 18.7636 41.8363 62.6201 62.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.001024 512 90 280 9856 0.847904 0.351584 2.77738 12.8468 16.9557 17.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 3.2e-05 1024 450 540 430080 74.9836 26.8964 439.792 836.385 1378.27 1378.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 6.4e-05 2048 80 1380 118272 88.8967 28.3554 633.502 836.508 1587.45 1587.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 3.2e-05 2048 400 1800 408576 156.408 56.2668 2739.18 1673.98 4626.07 4626.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000256 4096 440 1060 70000 13.9844 401.807 418.491 834.326 834.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1120 6.4e-05 2048 210 1300 265216 50.6857 28.2971 832.599 837.56 1749.31 1749.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000128 512 200 1500 147840 4.43936 3.40522 127.762 122.348 258.055 258.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000256 1024 250 620 71232 2.89802 3.40323 44.8939 104.429 155.696 155.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 3.2e-05 512 120 220 229376 59.4964 12.6382 34.0065 385.081 491.487 491.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 660 0.001024 1024 195 1000 10752 1.21674 0.681984 11.6741 38.7489 52.4191 52.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.001024 512 90 280 8960 0.826656 0.347328 1.85328 12.3352 15.4876 15.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 3.2e-05 1024 450 540 415744 75.4219 26.5175 277.956 827.625 1207.73 1207.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 6.4e-05 2048 80 1380 114688 88.2798 27.9496 399.518 827.895 1343.83 1343.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 3.2e-05 2048 400 1800 401408 155.199 55.1838 1766.18 1655.69 3632.49 3632.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000256 4096 440 1060 69888 13.9915 264.847 418.856 697.74 697.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1120 6.4e-05 2048 210 1300 264960 50.7277 28.4007 1219.35 834.61 2133.26 2133.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000128 512 200 1500 148320 4.44685 3.41203 186.885 122.141 316.987 317.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000256 1024 250 620 71520 2.92035 3.42845 65.7428 104.879 177.042 177.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 3.2e-05 512 120 220 276480 60.5611 13.1748 59.1483 412.256 545.406 545.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 660 0.001024 1024 195 1000 11040 1.22966 0.688128 17.7315 41.4212 61.1705 61.2619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.001024 512 90 280 10560 0.858432 0.358912 2.86698 13.1131 17.3252 17.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 3.2e-05 1024 450 540 430080 74.584 26.8683 420.272 834.432 1356.38 1356.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 6.4e-05 2048 80 1380 119040 88.5832 28.3196 609.182 834.642 1560.92 1561.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 3.2e-05 2048 400 1800 407040 156.602 55.9521 2616.09 1668.67 4497.55 4497.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000256 4096 440 1060 70080 13.9981 387.637 419.019 820.695 820.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1120 6.4e-05 2048 210 1300 264960 50.5796 28.3609 828.579 835.633 1743.32 1743.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000128 512 200 1500 147840 4.42851 3.41558 125.973 121.935 255.849 255.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000256 1024 250 620 71040 2.90525 3.41382 44.5567 104.812 155.758 155.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 3.2e-05 512 120 220 245760 63.8743 13.1662 35.8681 412.616 525.789 525.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 660 0.001024 1024 195 1000 10560 1.24298 0.69104 11.7886 40.5268 54.3518 54.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.001024 512 90 280 9600 0.882656 0.362496 1.96576 13.2056 16.5429 16.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 3.2e-05 1024 450 540 414720 75.2629 26.4745 275.705 825.013 1202.67 1202.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 6.4e-05 2048 80 1380 115200 87.734 27.9291 401.045 825.31 1342.2 1342.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 3.2e-05 2048 400 1800 399360 155.185 55.12 1739.65 1668.23 3618.43 3618.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000256 4096 440 1060 69840 13.988 261.833 418.753 694.618 694.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1120 6.4e-05 2048 210 1300 264192 50.676 28.2747 1179.66 836.039 2094.83 2094.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000128 512 200 1500 147968 4.43165 3.40858 180.872 122.026 310.841 310.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000256 1024 250 620 71424 2.89997 3.41107 63.5403 104.75 174.673 174.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 3.2e-05 512 120 220 262144 63.2964 13.353 54.318 418.048 549.281 549.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 660 0.001024 1024 195 1000 10752 1.21798 0.679936 16.7848 42.6043 61.387 61.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.001024 512 90 280 9216 0.842496 0.344672 2.44666 12.622 16.3841 16.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 3.2e-05 1024 450 540 425984 75.2352 26.8288 402.699 854.271 1359.25 1359.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 6.4e-05 2048 80 1380 118784 88.4096 28.2767 590.142 836.069 1543.08 1543.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 3.2e-05 2048 400 1800 409600 155.624 55.9906 2560.09 1672.31 4444.25 4444.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000256 4096 440 1060 70016 13.986 377.872 419.086 810.991 811.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1120 6.4e-05 2048 210 1300 262144 50.9218 28.3402 789.608 835.804 1704.85 1704.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000128 512 200 1500 147456 4.43293 3.40992 121.027 122.03 250.998 251.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000256 1024 250 620 71168 2.90608 3.41248 43.0017 104.844 154.236 154.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 3.2e-05 512 120 220 196608 65.9428 12.8328 27.925 395.876 502.841 503.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 660 0.001024 1024 195 1000 10240 1.20246 0.665664 10.9672 40.2355 53.171 53.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.001024 512 90 280 8192 0.877216 0.34816 1.61818 12.6933 15.6649 15.7778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 3.2e-05 1024 450 540 425984 75.2256 26.8271 272.753 835.467 1210.49 1210.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 6.4e-05 2048 80 1380 114688 89.5271 28.2673 384.58 835.783 1338.34 1338.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 3.2e-05 2048 400 1800 409600 155.669 55.9139 1717.62 1671.62 3601.06 3601.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000256 4096 440 1060 69888 13.9884 253.544 418.789 686.367 686.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1120 6.4e-05 2048 210 1300 264192 50.5148 28.3238 1032.33 833.361 1944.7 1944.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000128 512 200 1500 148224 4.4295 3.40778 156.266 122 286.205 286.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000256 1024 250 620 71040 2.89382 3.40938 54.8973 104.477 165.75 165.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 3.2e-05 512 120 220 245760 60.1514 12.8344 44.4281 396.123 513.808 514.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 660 0.001024 1024 195 1000 10752 1.23718 0.689536 14.5866 40.1885 56.8058 56.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.001024 512 90 280 9216 0.84672 0.347808 2.27789 12.66 16.2614 16.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 3.2e-05 1024 450 540 417792 74.7706 26.4376 343.737 824.851 1270.01 1270.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 6.4e-05 2048 80 1380 110592 88.9691 28.0023 479.733 825.146 1422.04 1422.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 3.2e-05 2048 400 1800 393216 156.73 55.2776 2150.92 1650.84 4014.01 4014.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000256 4096 440 1060 69888 13.9824 329.116 418.691 761.835 761.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1120 6.4e-05 2048 210 1300 258048 50.6245 28.0088 709.323 825.199 1613.33 1613.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000128 512 200 1500 147456 4.42112 3.41136 110.394 120.883 239.21 239.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000256 1024 250 620 70656 2.89776 3.41197 39.142 104.661 150.182 150.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 3.2e-05 512 120 220 196608 65.9436 12.8389 25.6316 395.9 500.582 500.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 660 0.001024 1024 195 1000 9216 1.23085 0.671872 9.0335 40.4031 51.4384 51.5288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.001024 512 90 280 9216 0.86096 0.352256 1.7528 12.7856 15.8748 15.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 3.2e-05 1024 450 540 417792 74.7476 26.4489 244.529 824.497 1170.44 1170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 6.4e-05 2048 80 1380 110592 89.0268 27.929 338.704 824.995 1280.84 1280.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 3.2e-05 2048 400 1800 393216 156.75 55.0932 1508.81 1649.82 3370.7 3370.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000256 4096 440 1060 69504 13.9612 228.813 417.351 660.169 660.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1120 6.4e-05 2048 210 1300 262400 50.9631 28.3075 1061.56 832.984 1973.98 1974.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000128 512 200 1500 148000 4.45891 3.41811 164.316 122.007 294.301 294.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000256 1024 250 620 71200 2.91021 3.41053 57.6948 104.438 168.526 168.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 3.2e-05 512 120 220 256000 62.8666 13.1781 48.2068 412.271 536.791 536.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 660 0.001024 1024 195 1000 11200 1.23258 0.69136 16.024 41.5364 59.5812 59.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.001024 512 90 280 9600 0.88336 0.360544 2.44512 13.1671 16.9845 17.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 3.2e-05 1024 450 540 422400 74.1525 26.497 364.329 824.104 1289.31 1289.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 6.4e-05 2048 80 1380 115200 87.9334 27.9587 519.656 824.449 1460.18 1460.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 3.2e-05 2048 400 1800 396800 156.193 55.1803 2235.34 1649.6 4096.56 4096.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000256 4096 440 1060 70000 13.9837 337.785 418.955 770.768 770.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1120 6.4e-05 2048 210 1300 256000 50.8446 28.0187 734.547 825.065 1638.64 1638.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000128 512 200 1500 147200 4.42778 3.41594 117.416 120.93 246.29 246.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000256 1024 250 620 71200 2.9064 3.41402 41.0262 104.722 152.14 152.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 3.2e-05 512 120 220 204800 68.9592 13.1661 28.0605 412.387 522.836 523.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 660 0.001024 1024 195 1000 9600 1.16467 0.641056 10.0831 40.6908 52.6777 52.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.001024 512 90 280 6400 0.788544 0.31168 1.44208 11.1569 13.8263 13.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 3.2e-05 1024 450 540 409600 76.0369 26.4699 252.206 824.544 1179.47 1179.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 6.4e-05 2048 80 1380 115200 87.8022 27.9382 369.541 825.059 1310.52 1310.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 3.2e-05 2048 400 1800 384000 159.513 55.1521 1548.41 1648.86 3412.16 3412.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000256 4096 440 1060 69600 13.9908 239.333 417.952 671.319 671.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1120 6.4e-05 2048 210 1296 266240 50.6327 28.3585 792.84 838.501 1710.5 1710.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000128 512 200 1488 148864 4.42774 3.41142 119.908 123.333 251.182 251.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000256 1024 250 624 71616 2.90803 3.41402 42.752 104.972 154.116 154.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 480 3.2e-05 512 120 216 319488 57.3155 13.3476 76.2066 417.98 565.115 565.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 660 0.001024 1024 195 1008 11392 1.23261 0.694816 11.6142 42.2601 55.9005 55.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 0.001024 512 90 264 10752 0.86064 0.360736 2.74432 13.2446 17.3351 17.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1190 3.2e-05 1024 450 528 434176 74.7526 26.8842 509.783 838.678 1450.31 1450.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 6.4e-05 2048 80 1368 121856 87.9652 28.2829 403.575 838.493 1358.5 1358.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 3.2e-05 2048 400 1800 415744 154.406 55.9718 1742.41 1676.73 3629.73 3629.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1970 0.000256 4096 440 1056 70208 14.0072 489.908 419.434 923.397 923.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1120 6.4e-05 2048 210 1296 266240 50.8245 28.3769 837.321 838.534 1755.23 1755.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000128 512 200 1488 148800 4.45555 3.41811 126.508 123.412 257.897 257.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000256 1024 250 624 71600 2.92858 3.42816 44.9845 104.972 156.385 156.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 3.2e-05 512 120 216 317440 57.8777 13.4026 71.4315 419.356 562.338 562.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 660 0.001024 1024 195 1008 11200 1.2345 0.689728 12.2151 43.2623 57.5028 57.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 0.001024 512 90 264 10560 0.85456 0.360608 1.81869 13.0711 16.2318 16.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1190 3.2e-05 1024 450 528 435200 74.5448 26.9419 296.377 838.469 1236.55 1236.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 6.4e-05 2048 80 1368 121600 88.2991 28.3551 424.806 838.523 1380.17 1380.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 3.2e-05 2048 400 1800 414720 155.082 56.1314 1834.45 1678.07 3723.95 3724.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.000256 4096 440 1056 70200 13.9985 265.814 419.437 699.293 699.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1120 6.4e-05 2048 210 1296 265728 50.6821 28.3548 824.994 837.286 1741.49 1741.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000128 512 200 1488 148800 4.43926 3.41722 125.575 122.794 256.324 256.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000256 1024 250 624 71616 2.91027 3.42 44.9242 104.951 156.278 156.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 3.2e-05 512 120 216 307200 57.4459 13.1603 70.7433 412.545 554.16 554.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 660 0.001024 1024 195 1008 11328 1.23085 0.692992 12.291 42.7476 57.0618 57.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.001024 512 90 264 10368 0.852864 0.358528 1.77786 13.0752 16.1932 16.3041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 3.2e-05 1024 450 528 433152 74.4619 26.8943 285.614 837.252 1224.45 1224.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 6.4e-05 2048 80 1368 121344 88.0946 28.3935 418.767 837.27 1372.71 1372.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 3.2e-05 2048 400 1800 414720 154.55 56.2216 1806.82 1674.25 3692.08 3692.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.000256 4096 440 1056 70176 13.996 261.11 419.408 694.557 694.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1120 6.4e-05 2048 210 1296 265728 50.583 28.3056 530.98 837.323 1447.37 1447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000128 512 200 1488 148608 4.43232 3.4121 81.4931 123.701 213.143 213.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000256 1024 250 624 71424 2.9063 3.41101 28.9715 104.879 140.238 140.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 480 3.2e-05 512 120 216 294912 58.6063 13.1476 63.2256 412.533 547.783 547.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 660 0.001024 1024 195 1008 11136 1.22621 0.688544 7.96781 42.5519 52.5335 52.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 0.001024 512 90 264 9984 0.865856 0.366336 1.2577 13.1057 15.7228 15.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1190 3.2e-05 1024 450 528 430080 74.0385 26.7271 194.508 833.05 1128.54 1128.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 6.4e-05 2048 80 1368 119808 87.7189 28.2355 266.424 833.189 1215.76 1215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 3.2e-05 2048 400 1800 411648 153.757 55.7036 1156.5 1665.93 3032.11 3032.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.000256 4096 440 1056 70080 13.9819 167.677 419.169 600.874 600.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1120 6.4e-05 2048 210 1296 265216 50.9154 28.3567 950.267 836.433 1866.15 1866.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000128 512 200 1488 148736 4.44717 3.41811 145.847 123.115 276.931 277.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000256 1024 250 624 71568 2.92864 3.42688 52.4013 104.876 163.706 163.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 3.2e-05 512 120 216 315392 56.6834 13.2178 51.5863 413.618 535.373 535.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 660 0.001024 1024 195 1008 11200 1.22867 0.688384 14.1292 41.5156 57.6648 57.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.001024 512 90 264 10304 0.859328 0.358624 2.10643 13.1102 16.5656 16.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 3.2e-05 1024 450 528 433664 74.4147 26.9196 331.023 836.524 1269.1 1269.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 6.4e-05 2048 80 1368 120064 88.5727 28.3734 478.931 836.488 1432.56 1432.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 3.2e-05 2048 400 1800 412160 155.475 56.058 2075.55 1672.5 3959.82 3959.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000256 4096 440 1056 70168 13.9919 304.394 418.968 737.401 737.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1120 6.4e-05 2048 210 1296 265216 50.7486 28.4306 603.672 837.455 1520.47 1520.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000128 512 200 1488 148288 4.43552 3.41376 91.9453 123.417 223.312 223.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000256 1024 250 624 71456 2.9127 3.41069 33.3574 104.901 144.652 144.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 3.2e-05 512 120 216 286720 57.7892 13.058 73.254 404.341 548.713 548.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 660 0.001024 1024 195 1008 11200 1.22867 0.691488 9.13456 41.9485 53.099 53.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.001024 512 90 264 9856 0.848704 0.352416 1.37126 12.8633 15.5629 15.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 3.2e-05 1024 450 528 430080 74.9787 26.8905 210.14 837.291 1149.5 1149.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 6.4e-05 2048 80 1368 118272 88.8827 28.316 300.208 837.425 1255.02 1255.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 3.2e-05 2048 400 1800 408576 156.433 56.2139 1300.06 1692.84 3205.78 3205.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.000256 4096 440 1056 70112 13.9868 192.573 419.396 625.999 626.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1120 6.4e-05 2048 210 1296 266240 50.6349 28.3438 928.839 838.724 1846.71 1846.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000128 512 200 1488 148736 4.44138 3.41142 133.771 122.468 264.192 264.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000256 1024 250 624 71424 2.90406 3.41261 51.0117 104.847 162.248 162.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 3.2e-05 512 120 216 311296 57.8556 13.3428 49.0656 418.179 538.715 538.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 660 0.001024 1024 195 1008 11264 1.23907 0.692992 13.4898 42.1533 57.6736 57.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.001024 512 90 264 10752 0.860576 0.362176 2.12144 13.2651 16.746 16.8512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 3.2e-05 1024 450 528 430080 74.5939 26.8236 318.992 835.974 1256.6 1256.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 6.4e-05 2048 80 1368 120832 87.9123 28.2515 466.98 835.954 1419.29 1419.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 3.2e-05 2048 400 1800 413696 154.227 55.8653 2014.73 1673.22 3898.29 3898.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000256 4096 440 1056 70144 13.9858 295.285 419.32 728.635 728.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1120 6.4e-05 2048 210 1296 264192 50.6888 28.3289 612.136 835.932 1527.25 1527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000128 512 200 1488 147968 4.42336 3.41197 85.9264 122.024 215.882 215.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000256 1024 250 624 71168 2.90723 3.40685 34.0061 104.739 145.13 145.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 3.2e-05 512 120 216 294912 59.6358 13.3509 31.6766 418.005 522.931 523.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 660 0.001024 1024 195 1008 10752 1.21933 0.67984 8.57734 41.5511 52.1314 52.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.001024 512 90 264 9216 0.844352 0.351552 1.34179 12.6178 15.2764 15.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 3.2e-05 1024 450 528 425984 75.2243 26.8774 211.447 835.777 1149.54 1149.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 6.4e-05 2048 80 1368 118784 88.4116 28.3628 305.401 835.917 1258.27 1258.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 3.2e-05 2048 400 1800 409600 155.646 55.9045 1308.84 1671.32 3191.95 3192.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000256 4096 440 1056 70016 13.9735 196.045 418.887 628.949 629.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1120 6.4e-05 2048 210 1296 266112 50.7495 28.4336 1011.97 837.572 1928.9 1929.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000128 512 200 1488 148608 4.44506 3.41606 153.159 123.083 284.203 284.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000256 1024 250 624 71568 2.91574 3.42304 55.3037 104.88 166.597 166.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 3.2e-05 512 120 216 294912 57.7454 13.0812 50.7936 408.109 529.997 530.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 660 0.001024 1024 195 1008 11232 1.2329 0.690272 15.1123 42.1932 59.3286 59.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.001024 512 90 264 10368 0.850144 0.355424 2.23638 12.9527 16.5209 16.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 3.2e-05 1024 450 528 433152 74.1762 26.8682 350.252 834.377 1285.89 1286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 6.4e-05 2048 80 1368 119808 88.2366 28.3903 509.071 834.529 1460.41 1460.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 3.2e-05 2048 400 1800 410112 155.46 56.0005 2198.64 1668.57 4078.9 4079.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000256 4096 440 1056 70128 13.9858 321.103 421.601 756.734 756.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1120 6.4e-05 2048 210 1296 264960 50.5649 28.3156 705.622 834.798 1619.47 1619.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000128 512 200 1488 148608 4.44042 3.41952 108 122.194 238.155 238.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000256 1024 250 624 71136 2.89818 3.41395 38.769 104.609 149.764 149.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 3.2e-05 512 120 216 258048 58.9808 12.8463 31.5795 395.797 499.471 499.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 660 0.001024 1024 195 1008 10944 1.22154 0.681984 10.3618 40.8511 53.2162 53.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.001024 512 90 264 9216 0.846208 0.352256 1.54474 12.6186 15.4878 15.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 3.2e-05 1024 450 528 423936 74.4203 26.5783 240.849 828.428 1170.49 1170.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 6.4e-05 2048 80 1368 115200 88.4196 28.0403 341.964 828.602 1287.22 1287.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 3.2e-05 2048 400 1800 405504 154.469 55.3572 1518.16 1656.79 3385 3385.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000256 4096 440 1056 69984 13.9817 224.698 421.622 660.345 660.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1120 6.4e-05 2048 210 1296 266240 50.6542 28.3566 961.526 837.723 1878.43 1878.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000128 512 200 1488 148800 4.44582 3.42422 146.082 122.747 276.797 276.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000256 1024 250 624 71360 2.90691 3.4145 52.283 104.698 163.376 163.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 3.2e-05 512 120 216 307200 57.2513 13.1573 49.8825 412.147 532.705 532.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 660 0.001024 1024 195 1008 10880 1.2288 0.689376 13.8466 42.3934 58.2575 58.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.001024 512 90 264 10240 0.859936 0.35984 2.08435 13.0839 16.5142 16.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 3.2e-05 1024 450 528 435200 74.3069 27.0093 333.537 837.615 1272.68 1272.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 6.4e-05 2048 80 1368 120320 88.4523 28.3196 484.551 837.762 1439.27 1439.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 3.2e-05 2048 400 1800 414720 154.685 56.064 2113.51 1675.02 3999.51 3999.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000256 4096 440 1056 70160 13.9979 305.4 418.972 738.421 738.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1120 6.4e-05 2048 210 1296 266240 50.5755 28.3666 689.998 838.293 1607.4 1607.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000128 512 200 1488 147840 4.42202 3.40992 104.135 122.136 234.206 234.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000256 1024 250 624 71040 2.90406 3.4079 37.7078 104.635 148.727 148.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 3.2e-05 512 120 216 286720 59.2568 13.1449 34.0076 412.286 518.968 519.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 660 0.001024 1024 195 1008 10880 1.23638 0.688128 10.1631 42.5126 54.6982 54.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.001024 512 90 264 10240 0.8632 0.361568 1.67258 13.1439 16.1682 16.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 3.2e-05 1024 450 528 430080 74.8594 26.878 237.293 838.067 1177.31 1177.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 6.4e-05 2048 80 1368 117760 88.9513 28.3259 340.112 838.281 1295.86 1296.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 3.2e-05 2048 400 1800 409600 156.338 56.0415 1490.88 1675.95 3379.44 3379.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000256 4096 440 1056 70080 13.9899 218.169 419.151 651.354 651.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1120 6.4e-05 2048 210 1296 265728 50.5474 28.5002 1233.36 844.813 2157.39 2157.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000128 512 200 1488 148608 4.42704 3.40973 186.9 123.351 318.186 318.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000256 1024 250 624 71424 2.89958 3.41331 67.6415 105.81 179.835 179.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 3.2e-05 512 120 216 294912 58.3524 13.1441 62.0314 416.252 550.048 550.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 660 0.001024 1024 195 1008 11136 1.22266 0.686816 18.3141 41.6107 61.932 62.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.001024 512 90 264 9984 0.866784 0.35984 2.60064 13.2231 17.1777 17.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 3.2e-05 1024 450 528 430080 74.0091 26.7321 425.295 840.499 1366.75 1366.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 6.4e-05 2048 80 1368 119808 87.7082 28.2788 619.846 840.668 1576.7 1576.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 3.2e-05 2048 400 1800 411648 153.581 55.6913 2672.37 1681.85 4563.74 4563.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000256 4096 440 1056 70080 13.9822 388.465 422.842 825.333 825.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1120 6.4e-05 2048 210 1296 264192 50.5121 28.2233 783.02 833.541 1695.47 1695.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000128 512 200 1488 148224 4.43232 3.40992 121.154 122.03 251.125 251.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000256 1024 250 624 71040 2.89542 3.40886 43.0551 104.499 153.931 154.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 3.2e-05 512 120 216 245760 60.117 12.8383 33.8935 396.136 503.251 503.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 660 0.001024 1024 195 1008 10752 1.23933 0.690784 11.3402 40.1369 53.509 53.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.001024 512 90 264 9216 0.849376 0.34816 1.73952 12.6632 15.7277 15.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 3.2e-05 1024 450 528 417792 74.7465 26.4416 264.483 825.034 1190.91 1191.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 6.4e-05 2048 80 1368 116736 87.3919 27.9081 384.954 825.266 1325.7 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 3.2e-05 2048 400 1800 405504 152.765 55.0275 1694.51 1651.28 3553.82 3553.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000256 4096 440 1056 69888 13.979 250.866 418.614 683.502 683.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1120 6.4e-05 2048 210 1296 265600 50.8644 28.3791 1209.57 837.936 2126.93 2127.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000128 512 200 1488 148400 4.45235 3.42202 184.731 122.49 315.203 315.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000256 1024 250 624 71400 2.92461 3.41811 66.3572 104.952 177.725 177.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 3.2e-05 512 120 216 307200 57.3276 13.1915 63.9616 412.626 547.379 547.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 660 0.001024 1024 195 1008 10800 1.23699 0.688 17.4391 41.4167 60.8855 60.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.001024 512 90 264 10400 0.857376 0.358816 2.67786 13.1113 17.1308 17.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 3.2e-05 1024 450 528 428800 74.5231 26.8171 415.499 833.488 1350.54 1350.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 6.4e-05 2048 80 1368 118400 88.4845 28.2405 601.691 833.655 1552.26 1552.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 3.2e-05 2048 400 1800 409600 154.753 55.8513 2616.54 1666.77 4494.15 4494.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000256 4096 440 1056 70100 13.9812 384.154 419.255 817.435 817.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1120 6.4e-05 2048 210 1296 262400 50.9477 28.3435 812.224 833.095 1724.78 1724.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000128 512 200 1488 148000 4.45837 3.42176 124.388 123.092 255.464 255.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000256 1024 250 624 70800 2.91021 3.41197 44.6902 104.45 155.537 155.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 3.2e-05 512 120 216 307200 57.3306 13.1785 43.3498 412.252 526.38 526.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 660 0.001024 1024 195 1008 10400 1.25174 0.694208 11.7023 41.5041 55.252 55.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.001024 512 90 264 9600 0.886432 0.362336 1.85379 13.1646 16.3987 16.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 3.2e-05 1024 450 528 422400 74.1001 26.4996 278.117 824.249 1203.18 1203.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 6.4e-05 2048 80 1368 115200 87.8756 27.9557 396.866 824.734 1337.63 1337.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 3.2e-05 2048 400 1800 396800 156.131 55.1608 1717.92 1648.3 3577.75 3577.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000256 4096 440 1056 70000 13.9833 260.139 418.864 693.032 693.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1120 6.4e-05 2048 210 1296 265216 50.7446 28.3486 1184.91 836.574 2100.75 2100.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000128 512 200 1488 148288 4.43104 3.41114 179.803 122.208 309.951 310.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000256 1024 250 624 71456 2.9121 3.43635 64.9389 104.795 176.157 176.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 3.2e-05 512 120 216 286720 57.6682 13.06 58.0348 403.914 532.942 533.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 660 0.001024 1024 195 1008 11200 1.22698 0.689056 17.7315 41.8336 61.5813 61.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.001024 512 90 264 9856 0.850912 0.354304 2.54941 12.8511 16.7315 16.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 3.2e-05 1024 450 528 430080 74.9749 27.2686 407.202 836.406 1346.06 1346.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 6.4e-05 2048 80 1368 118272 88.9162 28.3116 589.338 837.169 1543.92 1544.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 3.2e-05 2048 400 1800 408576 156.387 56.035 2564.19 1672.63 4449.48 4449.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000256 4096 440 1056 70112 13.9871 376.013 418.959 809 809.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1120 6.4e-05 2048 210 1296 265216 50.6905 28.303 785.004 837.562 1701.72 1701.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000128 512 200 1488 147840 4.43568 3.40992 119.129 122.371 249.447 249.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000256 1024 250 624 70784 2.89472 3.40819 42.8383 104.436 153.65 153.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 3.2e-05 512 120 216 229376 59.494 12.6423 31.3334 385.095 488.826 489.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 660 0.001024 1024 195 1008 10752 1.21472 0.679424 11.4517 39.8028 53.2469 53.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.001024 512 90 264 8960 0.824256 0.340352 1.68224 12.3339 15.3072 15.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 3.2e-05 1024 450 528 415744 75.4276 26.5216 262.477 827.652 1192.29 1192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 6.4e-05 2048 80 1368 114688 88.2865 27.922 378.51 827.929 1322.84 1322.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 3.2e-05 2048 400 1800 401408 155.168 55.3086 1664.54 1655.09 3530.35 3530.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000256 4096 440 1056 69888 13.982 248.089 418.707 680.821 680.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1120 6.4e-05 2048 210 1296 264960 50.7612 28.3398 1148.65 834.74 2062.66 2062.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000128 512 200 1488 148320 4.4464 3.41526 173.933 122.277 304.173 304.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000256 1024 250 624 71520 2.92307 3.42813 63.3644 104.897 174.686 174.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 3.2e-05 512 120 216 307200 57.3429 13.1803 60.7364 412.313 543.841 544.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 660 0.001024 1024 195 1008 11040 1.23299 0.68608 17.0195 42.4937 61.5305 61.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.001024 512 90 264 10560 0.857632 0.35872 2.6383 13.1133 17.0953 17.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 3.2e-05 1024 450 528 430080 74.5997 26.8739 398.213 834.564 1334.46 1334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 6.4e-05 2048 80 1368 119040 88.5434 28.3025 575.301 834.793 1527.13 1527.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 3.2e-05 2048 400 1800 407040 156.611 56.0025 2474.36 1668.94 4356.15 4356.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000256 4096 440 1056 70080 13.9879 363.616 418.93 796.578 796.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1120 6.4e-05 2048 210 1296 264960 50.5794 28.3538 743.053 834.788 1656.94 1657.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000128 512 200 1488 147840 4.43309 3.41226 113.723 121.84 243.508 243.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000256 1024 250 624 71040 2.90534 3.41277 40.9558 104.706 152.049 152.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 3.2e-05 512 120 216 307200 57.253 13.1702 39.6442 412.212 522.546 522.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 660 0.001024 1024 195 1008 10560 1.24282 0.690304 10.7871 41.5553 54.3745 54.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.001024 512 90 264 9600 0.883072 0.360448 1.72054 13.1934 16.2826 16.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 3.2e-05 1024 450 528 414720 75.2833 26.5014 248.52 824.166 1174.69 1174.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 6.4e-05 2048 80 1368 115200 87.7188 27.9225 360.312 824.485 1300.63 1300.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 3.2e-05 2048 400 1800 399360 155.136 55.1571 1564.67 1648.15 3423.35 3423.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000256 4096 440 1056 69840 13.9735 233.561 418.419 665.998 666.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1120 6.4e-05 2048 210 1296 264192 50.7008 28.3481 1095.4 836.101 2010.71 2010.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000128 512 200 1488 147968 4.42314 3.40582 167.683 122.254 297.865 297.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000256 1024 250 624 71168 2.90566 3.41014 60.2304 104.758 171.377 171.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 3.2e-05 512 120 216 294912 59.6365 13.3459 55.6204 418.323 547.192 547.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 660 0.001024 1024 195 1008 10752 1.22006 0.679744 15.6841 41.576 59.2575 59.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.001024 512 90 264 9216 0.8424 0.347264 2.23629 12.618 16.1692 16.2768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 3.2e-05 1024 450 528 425984 75.2654 26.8249 376.816 835.909 1315.02 1315.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 6.4e-05 2048 80 1368 118784 88.4059 28.289 548.446 836.145 1501.47 1501.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 3.2e-05 2048 400 1800 409600 155.627 55.9144 2378.18 1672.52 4262.48 4262.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000256 4096 440 1056 70016 13.9852 347.603 418.963 780.594 780.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1120 6.4e-05 2048 210 1296 262144 50.9314 28.2685 732.458 836.47 1648.3 1648.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000128 512 200 1488 147456 4.43731 3.41402 113.153 122.138 243.245 243.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000256 1024 250 624 71168 2.90774 3.41389 40.7311 104.927 152.055 152.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 3.2e-05 512 120 216 262144 58.4717 12.8328 33.978 396.179 501.739 501.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 660 0.001024 1024 195 1008 10240 1.20272 0.667808 10.0239 39.2029 51.1977 51.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.001024 512 90 264 8192 0.879392 0.353024 1.59517 12.7037 15.6599 15.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 3.2e-05 1024 450 528 425984 75.2464 26.838 254.008 836.125 1192.44 1192.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 6.4e-05 2048 80 1368 114688 89.4804 28.321 356.422 836.429 1310.84 1310.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 3.2e-05 2048 400 1800 409600 155.711 55.9104 1609.61 1672.91 3494.38 3494.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000256 4096 440 1056 69888 13.9783 234.358 418.957 667.337 667.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1120 6.4e-05 2048 210 1300 265728 50.6895 28.4347 905.204 837.978 1822.47 1822.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000128 512 200 1500 148736 4.42982 3.40976 136.945 123.713 268.6 268.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000256 1024 250 625 71808 2.91226 3.41811 48.5817 104.886 159.868 159.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 480 3.2e-05 512 120 225 303104 58.9282 13.3448 82.5715 417.748 572.856 573.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 660 0.001024 1024 195 1000 11392 1.23066 0.696064 13.2297 42.4469 57.7044 57.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 0.001024 512 90 275 11008 0.8528 0.36256 3.2592 13.2298 17.8323 17.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1190 3.2e-05 1024 450 525 428032 75.5756 26.8782 541.761 837.875 1482.3 1482.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 6.4e-05 2048 80 1375 120832 88.1327 28.3328 455.404 838.39 1410.45 1410.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 3.2e-05 2048 400 1800 413696 155.249 56.0229 1965.79 1675.72 3853 3853.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1970 0.000256 4096 440 1050 70240 14.0022 546.314 419.224 979.585 979.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1120 6.4e-05 2048 210 1300 265600 50.9052 28.3764 809.61 838.627 1727.69 1727.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000128 512 200 1500 148800 4.44723 3.41789 122.424 122.251 252.638 252.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000256 1024 250 625 71840 2.92582 3.42614 43.1163 104.981 154.519 154.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 3.2e-05 512 120 225 307200 58.9727 13.4032 68.9958 419.407 561.045 561.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 660 0.001024 1024 195 1000 11200 1.23654 0.692448 11.65 42.2092 55.887 55.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 0.001024 512 90 275 10880 0.845344 0.358464 1.84352 13.0723 16.2448 16.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 3.2e-05 1024 450 525 427520 75.6196 26.949 276.003 838.571 1217.36 1217.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 6.4e-05 2048 80 1375 120320 88.6674 28.3542 404.281 839.079 1360.57 1360.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 3.2e-05 2048 400 1800 412160 156.15 56.2397 1755.48 1676.93 3645.02 3645.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.000256 4096 440 1050 70240 13.986 254.019 419.469 687.517 687.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1120 6.4e-05 2048 210 1300 264960 50.8366 28.3375 522.166 837.936 1439.44 1439.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000128 512 200 1500 148800 4.43504 3.41962 79.6904 122.722 210.368 210.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000256 1024 250 625 71680 2.90406 3.41242 28.1091 104.721 139.221 139.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 480 3.2e-05 512 120 225 286720 59.7879 13.1645 65.3676 412.175 550.769 550.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 660 0.001024 1024 195 1000 10880 1.22835 0.68608 7.47309 42.532 52.0199 52.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 0.001024 512 90 275 10880 0.845856 0.358496 2.74186 13.0887 17.1605 17.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1190 3.2e-05 1024 450 525 424960 76.2801 26.9095 414.79 837.824 1356.03 1356.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 6.4e-05 2048 80 1375 120320 88.4566 28.4115 261.96 837.924 1216.94 1217.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 3.2e-05 2048 400 1800 409600 156.748 56.0701 1125.35 1676.08 3014.47 3014.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1970 0.000256 4096 440 1050 70160 14.004 473.932 418.909 906.892 906.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1120 6.4e-05 2048 210 1300 264960 50.8388 28.3523 858.578 836.482 1774.42 1774.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000128 512 200 1500 148608 4.43926 3.41402 131.013 122.996 261.962 262.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000256 1024 250 625 71808 2.91021 3.41574 45.8836 104.85 157.13 157.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 3.2e-05 512 120 225 294912 58.7066 13.157 70.8397 412.152 555.134 555.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 660 0.001024 1024 195 1000 11328 1.23091 0.690528 12.6396 41.6444 56.3065 56.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.001024 512 90 275 10752 0.84656 0.3584 1.99875 13.0624 16.3921 16.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 3.2e-05 1024 450 525 427008 75.4238 26.898 287.985 836.418 1226.94 1227.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 6.4e-05 2048 80 1375 119808 88.4906 28.4032 428.9 836.602 1382.59 1382.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 3.2e-05 2048 400 1800 411648 155.559 55.9766 1865.75 1672.62 3750.15 3750.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.000256 4096 440 1050 70224 13.9981 269.865 419.024 702.933 702.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1120 6.4e-05 2048 210 1300 264192 50.8315 28.3297 553.712 837.311 1470.35 1470.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000128 512 200 1500 148224 4.428 3.4119 84.5403 122.609 215.09 215.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000256 1024 250 625 71616 2.90173 3.41037 29.739 105.044 141.167 141.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 3.2e-05 512 120 225 294912 58.6671 13.1496 65.4067 412.525 550.017 550.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 660 0.001024 1024 195 1000 11136 1.22573 0.690176 8.19571 42.5311 52.7394 52.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 0.001024 512 90 275 10752 0.851424 0.357792 1.44771 13.1087 15.8893 15.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1190 3.2e-05 1024 450 525 423936 74.9891 26.7372 196.383 833.285 1131.6 1131.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 6.4e-05 2048 80 1375 116736 88.4575 28.1552 269.953 833.162 1219.92 1220.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 3.2e-05 2048 400 1800 405504 155.856 55.6959 1186.31 1666.07 3064.16 3064.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.000256 4096 440 1050 70176 13.9817 174.373 419.434 607.831 607.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1120 6.4e-05 2048 210 1300 265216 50.9062 28.3441 921.896 836.616 1837.93 1838.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000128 512 200 1500 148736 4.444 3.41914 140.496 123.024 271.489 271.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000256 1024 250 625 71792 2.91994 3.42835 49.8579 104.899 161.177 161.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 3.2e-05 512 120 225 301056 58.0983 13.2156 49.3162 413.679 534.578 534.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 660 0.001024 1024 195 1000 11200 1.22678 0.688512 13.5252 41.518 57.0624 57.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.001024 512 90 275 10752 0.852384 0.360224 2.12573 13.117 16.5839 16.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 3.2e-05 1024 450 525 426496 75.5198 26.9226 309.294 836.541 1248.5 1248.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 6.4e-05 2048 80 1375 120064 88.5299 28.3866 461.549 836.61 1415.26 1415.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 3.2e-05 2048 400 1800 412160 155.533 56.0804 1992.68 1672.88 3877.42 3877.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000256 4096 440 1050 70224 13.9859 291.189 419.13 724.35 724.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1120 6.4e-05 2048 210 1300 265216 50.7373 28.3389 586.078 837.341 1502.66 1502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000128 512 200 1500 148288 4.43168 3.4129 88.7761 122.293 219.014 219.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000256 1024 250 625 71680 2.91024 3.41603 31.8754 104.892 143.167 143.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 3.2e-05 512 120 225 286720 57.7702 13.0645 73.3832 404.285 548.775 548.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 660 0.001024 1024 195 1000 11200 1.22854 0.689824 8.7849 41.9592 52.7639 52.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.001024 512 90 275 9856 0.850624 0.355296 1.37926 12.8633 15.5755 15.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 3.2e-05 1024 450 525 422912 75.9678 26.8939 196.891 837.191 1137.15 1137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 6.4e-05 2048 80 1375 118272 88.8612 28.3077 289.388 837.711 1244.45 1244.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 3.2e-05 2048 400 1800 408576 156.411 56.0022 1251.92 1674.17 3138.73 3138.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.000256 4096 440 1050 70112 13.9755 185.188 420.728 619.936 619.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1120 6.4e-05 2048 210 1300 265216 50.7675 28.3263 961.16 837.89 1878.32 1878.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000128 512 200 1500 148736 4.43696 3.41606 139.008 122.61 269.569 269.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000256 1024 250 625 71680 2.90906 3.41286 51.9074 104.739 163.04 163.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 3.2e-05 512 120 225 294912 59.6052 18.1247 49.9109 418.498 546.404 546.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 660 0.001024 1024 195 1000 11264 1.23738 0.695264 13.9527 43.1787 59.1664 59.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.001024 512 90 275 10752 0.860128 0.36096 2.26864 13.2494 16.8669 16.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 3.2e-05 1024 450 525 425984 75.2079 26.8195 321.667 835.032 1258.94 1259.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 6.4e-05 2048 80 1375 118784 88.4396 28.3423 475.763 835.132 1427.86 1428.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 3.2e-05 2048 400 1800 409600 155.691 55.855 2064.24 1673.37 3949.39 3949.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000256 4096 440 1050 70208 13.9837 301.457 419.015 734.499 734.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1120 6.4e-05 2048 210 1300 264192 50.6772 28.3505 636.392 836.117 1551.71 1551.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000128 512 200 1500 147968 4.42733 3.41146 89.2823 123.089 220.308 220.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000256 1024 250 625 71424 2.91021 3.41056 34.6976 104.755 145.846 145.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 3.2e-05 512 120 225 294912 59.6193 13.35 33.955 418.094 525.278 525.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 660 0.001024 1024 195 1000 10752 1.21693 0.68096 8.97962 42.6095 53.5878 53.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.001024 512 90 275 9216 0.848 0.354336 1.43274 12.6168 15.3779 15.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 3.2e-05 1024 450 525 425984 75.2287 26.8258 214.686 835.951 1152.91 1153.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 6.4e-05 2048 80 1375 118784 88.365 28.4631 315.498 836.099 1268.6 1268.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 3.2e-05 2048 400 1800 409600 155.63 55.9243 1359.54 1673.29 3244.62 3244.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000256 4096 440 1050 70144 13.99 200.567 419.414 634.014 634.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1120 6.4e-05 2048 210 1300 264960 50.92 28.3695 1012.42 838.372 1930.26 1930.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000128 512 200 1500 148608 4.44592 3.41261 153.971 122.448 284.375 284.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000256 1024 250 625 71712 2.9184 3.42723 54.5976 104.977 165.997 166.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 3.2e-05 512 120 225 294912 57.7257 13.075 52.8017 408.489 532.359 532.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 660 0.001024 1024 195 1000 11232 1.23149 0.688256 14.9506 41.1604 58.1291 58.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.001024 512 90 275 10368 0.84992 0.358112 2.30118 12.9653 16.5991 16.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 3.2e-05 1024 450 525 423936 75.6854 26.8696 336.901 835.178 1274.85 1275.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 6.4e-05 2048 80 1375 119808 88.2136 28.3351 506.32 835.327 1458.38 1458.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 3.2e-05 2048 400 1800 410112 155.475 55.9444 2197.56 1670.16 4079.37 4079.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000256 4096 440 1050 70200 13.9851 319.576 419.421 753.026 753.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1120 6.4e-05 2048 210 1300 262656 50.9165 28.3624 720.763 835.313 1635.52 1635.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000128 512 200 1500 148608 4.43853 3.41898 111.334 122.233 241.526 241.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000256 1024 250 625 71424 2.90771 3.41123 39.3247 104.671 150.388 150.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 3.2e-05 512 120 225 258048 58.9597 12.8466 33.6836 396.027 501.785 501.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 660 0.001024 1024 195 1000 10944 1.2201 0.681984 10.6275 39.8165 52.4482 52.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.001024 512 90 275 9216 0.84704 0.348064 1.66134 12.631 15.6163 15.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 3.2e-05 1024 450 525 414720 75.8461 26.583 237.983 829.075 1169.7 1169.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 6.4e-05 2048 80 1375 115200 88.4375 28.0167 350.017 829.463 1296.12 1296.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 3.2e-05 2048 400 1800 405504 154.455 55.4639 1554.2 1657.63 3421.97 3422.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000256 4096 440 1050 70128 13.998 228.966 419.33 662.335 662.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1120 6.4e-05 2048 210 1300 264960 50.8116 28.3446 987.603 838.727 1905.66 1905.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000128 512 200 1500 148800 4.43498 3.42122 149.593 122.575 280.125 280.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000256 1024 250 625 71680 2.90816 3.41254 53.354 104.823 164.572 164.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 3.2e-05 512 120 225 286720 59.3282 13.1666 49.9645 412.615 535.338 535.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 660 0.001024 1024 195 1000 10880 1.2288 0.68704 14.0396 42.4414 58.4988 58.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.001024 512 90 275 10880 0.843936 0.3584 2.29616 13.0999 16.7222 16.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 3.2e-05 1024 450 525 424960 75.903 26.9168 328.755 838.621 1270.41 1270.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 6.4e-05 2048 80 1375 120320 88.4241 28.3264 496.336 838.77 1452.05 1452.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 3.2e-05 2048 400 1800 409600 156.637 56.0568 2135.26 1677.04 4025.23 4025.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000256 4096 440 1050 70160 13.9797 309.973 419.238 743.238 743.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1120 6.4e-05 2048 210 1300 263680 50.8848 28.422 692.76 838.139 1610.37 1610.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000128 512 200 1500 147840 4.41622 3.4064 105.243 122.097 235.264 235.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000256 1024 250 625 71360 2.90013 3.41261 37.5484 104.614 148.547 148.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 3.2e-05 512 120 225 286720 59.2554 13.1546 35.61 412.227 520.512 520.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 660 0.001024 1024 195 1000 10880 1.2329 0.688128 10.2013 42.5064 54.7301 54.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.001024 512 90 275 10240 0.861088 0.358496 1.74378 13.1394 16.2304 16.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 3.2e-05 1024 450 525 419840 76.5623 26.8934 230.1 837.924 1171.69 1171.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 6.4e-05 2048 80 1375 117760 88.9509 28.3013 342.099 838.121 1297.66 1297.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 3.2e-05 2048 400 1800 409600 156.362 55.994 1498.86 1675.65 3387.1 3387.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000256 4096 440 1050 70080 13.982 218.062 418.837 650.923 650.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1120 6.4e-05 2048 210 1300 264192 50.7922 28.2952 1198.82 836.594 2114.67 2114.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000128 512 200 1500 148224 4.42634 3.41187 183.192 122.202 313.335 313.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000256 1024 250 625 71616 2.89997 3.40992 65.1369 104.782 176.302 176.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 3.2e-05 512 120 225 294912 58.3368 13.1497 63.1125 412.176 547.042 547.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 660 0.001024 1024 195 1000 11136 1.22547 0.686112 17.6374 41.3766 61.0255 61.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.001024 512 90 275 10752 0.850208 0.360064 2.92413 13.0999 17.3627 17.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 3.2e-05 1024 450 525 423936 74.9568 26.7244 401.622 832.345 1335.87 1336.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 6.4e-05 2048 80 1375 116736 88.4413 28.2121 585.77 832.51 1535.12 1535.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 3.2e-05 2048 400 1800 405504 155.753 55.7198 2562.38 1664.5 4438.59 4438.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000256 4096 440 1050 70176 13.9829 377.172 419.016 810.217 810.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1120 6.4e-05 2048 210 1300 261120 50.845 28.2153 796.155 833.369 1708.75 1708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000128 512 200 1500 148224 4.43734 3.41174 122.644 121.981 252.572 252.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000256 1024 250 625 71040 2.90406 3.40787 43.4745 104.474 154.333 154.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 3.2e-05 512 120 225 245760 60.1216 12.83 35.494 396.062 504.776 504.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 660 0.001024 1024 195 1000 10752 1.24035 0.690112 11.4237 40.1318 53.5867 53.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.001024 512 90 275 9216 0.848256 0.34816 1.6721 12.6566 15.6524 15.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 3.2e-05 1024 450 525 417792 74.7495 27.0432 265.719 824.849 1192.58 1192.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 6.4e-05 2048 80 1375 110592 88.8881 27.9757 372.493 825.091 1314.64 1314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 3.2e-05 2048 400 1800 393216 156.641 55.1116 1672.09 1650.1 3534.18 3534.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000256 4096 440 1050 70080 13.9919 254.105 419.323 687.463 687.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1120 6.4e-05 2048 210 1300 265600 50.8579 28.3628 1204.61 837.024 2121.03 2121.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000128 512 200 1500 148400 4.46208 3.41866 183.607 121.231 312.824 312.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000256 1024 250 625 71600 2.92454 3.42074 64.8819 104.838 176.139 176.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 3.2e-05 512 120 225 281600 59.9941 13.1904 60.3426 412.126 545.922 546.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 660 0.001024 1024 195 1000 10800 1.23891 0.688288 17.068 42.4244 61.5194 61.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.001024 512 90 275 10400 0.860288 0.359328 2.67664 13.0963 17.1222 17.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 3.2e-05 1024 450 525 422400 75.5362 26.8231 398.785 832.6 1333.97 1334.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 6.4e-05 2048 80 1375 118400 88.4951 28.2414 594.169 832.765 1543.86 1544.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 3.2e-05 2048 400 1800 409600 154.765 55.8367 2592.76 1666.7 4470.31 4470.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000256 4096 440 1050 70100 13.9906 379.393 418.574 812.005 812.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1120 6.4e-05 2048 210 1300 262400 50.9559 28.3016 803.332 833.822 1716.58 1716.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000128 512 200 1500 148000 4.46288 3.41565 122.707 122.111 252.8 252.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000256 1024 250 625 71200 2.90816 3.41402 43.7429 104.541 154.678 154.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 3.2e-05 512 120 225 256000 62.8472 13.183 37.0357 412.605 525.941 526.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 660 0.001024 1024 195 1000 10400 1.25101 0.688928 11.278 41.5296 54.8494 54.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.001024 512 90 275 9600 0.8856 0.361792 1.76246 13.1827 16.3189 16.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 3.2e-05 1024 450 525 409600 76.1265 26.4932 260.638 824.952 1188.42 1188.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 6.4e-05 2048 80 1375 115200 87.8845 28.0446 390.93 825.221 1332.27 1332.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 3.2e-05 2048 400 1800 396800 156.158 55.1545 1683.28 1650.71 3545.55 3545.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000256 4096 440 1050 70000 13.9858 254.485 418.992 687.508 687.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1120 6.4e-05 2048 210 1300 265216 50.725 28.3342 1169.22 837.344 2085.79 2085.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000128 512 200 1500 148288 4.42557 3.41056 176.546 122.291 306.779 306.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000256 1024 250 625 71680 2.90781 3.41587 62.9077 104.896 174.2 174.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 3.2e-05 512 120 225 286720 57.6437 13.0601 59.0846 404.286 534.341 534.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 660 0.001024 1024 195 1000 11200 1.22685 0.688672 17.3828 41.8613 61.261 61.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.001024 512 90 275 9856 0.853024 0.351552 2.60512 12.8587 16.7953 16.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 3.2e-05 1024 450 525 422912 75.9971 26.8973 389.882 837.188 1330.18 1330.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 6.4e-05 2048 80 1375 118272 88.8892 28.3906 577.407 837.32 1532.2 1532.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 3.2e-05 2048 400 1800 408576 156.403 56.062 2512.54 1675.84 4401.08 4401.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000256 4096 440 1050 70112 13.9798 365.472 419.099 798.597 798.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1120 6.4e-05 2048 210 1300 265216 50.6885 28.3181 769.553 836.846 1685.58 1685.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000128 512 200 1500 147840 4.43402 3.40582 116.757 122.264 246.958 247.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000256 1024 250 625 71232 2.89792 3.40378 41.4887 104.34 152.202 152.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 3.2e-05 512 120 225 229376 59.5097 12.6368 31.7073 384.757 488.877 489.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 660 0.001024 1024 195 1000 10752 1.21392 0.68096 11.3284 39.7754 53.0965 53.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.001024 512 90 275 8960 0.829504 0.339936 1.7168 12.3244 15.3338 15.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 3.2e-05 1024 450 525 415744 75.4184 26.5334 252.587 826.923 1181.67 1181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 6.4e-05 2048 80 1375 114688 88.3061 27.956 368.533 827.22 1312.2 1312.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 3.2e-05 2048 400 1800 401408 155.128 55.3413 1615.58 1654.79 3481.08 3481.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000256 4096 440 1050 69888 13.9845 238.335 418.105 670.471 670.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1120 6.4e-05 2048 210 1300 263040 50.9521 28.3271 1124.53 834.48 2038.46 2038.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000128 512 200 1500 148320 4.44445 3.41021 172.883 122.221 303.066 303.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000256 1024 250 625 71760 2.92154 3.42022 61.2958 104.867 172.575 172.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 3.2e-05 512 120 225 276480 60.5499 13.1778 55.7358 412.189 541.933 542.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 660 0.001024 1024 195 1000 11040 1.23117 0.686592 16.7664 42.4954 61.2803 61.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.001024 512 90 275 10560 0.860576 0.359168 2.68563 13.1142 17.1427 17.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 3.2e-05 1024 450 525 422400 75.9889 26.8719 377.494 834.314 1314.88 1315.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 6.4e-05 2048 80 1375 119040 88.5552 28.3131 563.113 834.523 1514.69 1514.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 3.2e-05 2048 400 1800 407040 156.65 55.9386 2421.34 1669.97 4304.14 4304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000256 4096 440 1050 70080 13.9844 353.179 418.56 785.768 785.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1120 6.4e-05 2048 210 1300 261120 51.0502 28.3408 739.444 834.78 1653.79 1653.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000128 512 200 1500 147840 4.42899 3.41334 114.817 121.827 244.587 244.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000256 1024 250 625 71520 2.90474 3.41546 40.774 104.702 151.87 151.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 3.2e-05 512 120 225 245760 63.8669 13.1735 33.4324 412.21 522.953 523.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 660 0.001024 1024 195 1000 10560 1.24736 0.689152 10.1846 42.7006 54.9181 55.0139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.001024 512 90 275 9600 0.883968 0.362368 1.80051 13.1999 16.3711 16.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 3.2e-05 1024 450 525 414720 75.275 26.4745 245.676 824.15 1171.8 1171.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 6.4e-05 2048 80 1375 115200 87.7574 27.9552 360.185 824.476 1300.57 1300.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 3.2e-05 2048 400 1800 399360 155.212 55.0994 1580.84 1648.98 3440.38 3440.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000256 4096 440 1050 69840 13.9813 235.278 417.908 667.211 667.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1120 6.4e-05 2048 210 1300 264192 50.7046 28.2654 1079.21 835.959 1994.32 1994.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000128 512 200 1500 147968 4.41946 3.41402 164.828 122.202 294.963 295.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000256 1024 250 625 71424 2.90611 3.40861 58.4589 104.739 169.584 169.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 3.2e-05 512 120 225 294912 59.6342 13.3542 56.9804 418.065 548.303 548.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 660 0.001024 1024 195 1000 10752 1.2201 0.682784 15.4832 40.5599 58.0478 58.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.001024 512 90 275 9216 0.843328 0.346112 2.30909 12.6165 16.241 16.3468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 3.2e-05 1024 450 525 425984 75.2323 26.8268 363.138 835.783 1301.19 1301.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 6.4e-05 2048 80 1375 118784 88.408 28.4433 536.559 835.996 1489.6 1489.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 3.2e-05 2048 400 1800 409600 155.647 55.9374 2324.27 1671.35 4207.43 4207.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000256 4096 440 1050 70144 14.0012 338.143 419.341 771.529 771.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1120 6.4e-05 2048 210 1300 262144 50.9386 28.2783 756.417 835.689 1671.5 1671.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000128 512 200 1500 147456 4.43373 3.41126 116.068 122.018 246.031 246.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000256 1024 250 625 71168 2.90358 3.41062 41.1413 104.831 152.357 152.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 3.2e-05 512 120 225 262144 58.4713 12.8348 36.119 395.816 503.51 503.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 660 0.001024 1024 195 1000 10240 1.20323 0.669856 10.2241 40.2355 52.4298 52.5207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.001024 512 90 275 8192 0.87792 0.348608 1.69424 12.6902 15.7399 15.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 3.2e-05 1024 450 525 425984 75.25 26.8268 255.846 835.342 1193.48 1193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 6.4e-05 2048 80 1375 114688 89.4963 28.3034 364.55 835.67 1318.21 1318.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 3.2e-05 2048 400 1800 409600 155.699 55.9061 1650.28 1671.13 3533.24 3533.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000256 4096 440 1050 69888 13.9779 241.152 418.341 673.514 673.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1120 6.4e-05 2048 210 1312 264192 50.8524 28.363 795.878 837.84 1713.1 1713.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000128 512 200 1504 148608 4.43155 3.41197 120.514 122.921 251.378 251.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000256 1024 250 608 71744 2.91446 3.4184 41.7617 104.875 153.041 153.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 480 3.2e-05 512 120 224 286720 60.8701 13.3448 67.6038 417.635 559.72 559.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 660 0.001024 1024 195 1024 11136 1.23696 0.694272 11.5475 42.14 55.7177 55.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 0.001024 512 90 288 10496 0.86304 0.362496 2.7777 13.2287 17.36 17.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1190 3.2e-05 1024 450 544 425984 75.9197 26.8902 442.623 837.787 1383.44 1383.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 6.4e-05 2048 80 1376 121856 87.8831 28.3525 401.889 837.813 1356.12 1356.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 3.2e-05 2048 400 1792 415744 154.401 55.9657 1724.42 1675.34 3610.34 3610.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1970 0.000256 4096 440 1056 70208 14.0155 463.404 419.098 896.563 896.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1120 6.4e-05 2048 210 1312 264192 50.8934 28.3402 515.025 838.688 1433.12 1433.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000128 512 200 1504 148480 4.43802 3.412 77.8039 122.975 208.733 208.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1650 0.000256 1024 250 608 71552 2.92406 3.40787 74.2081 104.842 185.458 185.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 480 3.2e-05 512 120 224 278528 61.798 13.3506 65.6942 418.055 559.173 559.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 660 0.001024 1024 195 1024 11008 1.24461 0.69632 7.63174 41.2399 50.9109 51.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 470 0.001024 512 90 288 10240 0.873408 0.361472 2.944 13.2617 17.5674 17.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1190 3.2e-05 1024 450 544 421888 76.5286 26.824 494.956 836.241 1434.77 1434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 340 6.4e-05 2048 80 1376 120832 87.989 28.3771 577.717 835.933 1530.21 1530.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 3.2e-05 2048 400 1792 413696 154.251 55.9712 1102.77 1672.92 2986.14 2986.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1970 0.000256 4096 440 1056 70144 13.9807 461.503 419.381 894.909 894.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1120 6.4e-05 2048 210 1312 264320 51.0093 28.3959 809.225 837.838 1726.64 1726.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000128 512 200 1504 148640 4.4584 3.41859 124.359 123.005 255.34 255.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000256 1024 250 608 71680 2.92278 3.42563 42.5361 104.884 153.838 153.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 3.2e-05 512 120 224 286720 61.0932 13.408 66.6287 419.003 560.402 560.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 660 0.001024 1024 195 1024 11040 1.23856 0.689856 11.8312 43.1823 57.0401 57.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 0.001024 512 90 288 10240 0.859488 0.358688 1.85181 13.0603 16.2582 16.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 3.2e-05 1024 450 544 424960 76.0915 27.0144 281.261 837.763 1222.34 1222.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 6.4e-05 2048 80 1376 121600 88.2771 28.434 408.572 838.174 1363.64 1363.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 3.2e-05 2048 400 1792 414720 155.153 56.2614 1758.03 1675.34 3645.02 3645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.000256 4096 440 1056 70200 13.9959 255.259 419.097 688.396 688.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1120 6.4e-05 2048 210 1312 263680 50.9903 28.3672 520.38 838.697 1438.6 1438.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000128 512 200 1504 148480 4.44102 3.41811 80.0028 123.965 211.929 212.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000256 1024 250 608 71520 2.90778 3.41402 27.4076 104.798 138.597 138.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 480 3.2e-05 512 120 224 266240 61.8396 13.1556 61.9073 412.473 549.638 549.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 660 0.001024 1024 195 1024 10880 1.2289 0.68736 7.63642 42.504 52.1557 52.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 0.001024 512 90 288 10240 0.861408 0.359008 2.7049 13.0968 17.148 17.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1190 3.2e-05 1024 450 544 424960 76.2918 26.921 431.24 838.431 1373.1 1373.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 6.4e-05 2048 80 1376 120320 88.4141 28.3276 260.342 838.529 1215.8 1215.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 3.2e-05 2048 400 1792 414720 154.701 56.0838 1131.47 1676.66 3019.13 3019.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.000256 4096 440 1056 70160 14.0124 164.182 419.465 597.705 597.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1120 6.4e-05 2048 210 1312 263424 50.9896 28.3259 875.793 836.472 1791.75 1791.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000128 512 200 1504 148608 4.4345 3.41606 133.674 122.614 264.236 264.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000256 1024 250 608 71712 2.90406 3.41504 46.4895 104.851 157.727 157.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 3.2e-05 512 120 224 270336 60.9863 13.1649 43.4877 412.163 530.074 530.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 660 0.001024 1024 195 1024 10944 1.23808 0.692224 12.8374 41.6439 56.5093 56.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.001024 512 90 288 9984 0.863424 0.358848 2.00858 13.0646 16.4181 16.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 3.2e-05 1024 450 544 423936 75.9409 26.8996 304.556 836.406 1244.02 1244.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 6.4e-05 2048 80 1376 121344 88.0376 28.3064 442.43 836.464 1395.43 1395.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 3.2e-05 2048 400 1792 414720 154.273 56.0712 1906.07 1674.04 3790.69 3790.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.000256 4096 440 1056 70176 13.9896 274.756 419.001 707.792 707.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1120 6.4e-05 2048 210 1312 262656 50.9707 28.3311 560.1 837.316 1476.88 1477.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000128 512 200 1504 148224 4.42499 3.41078 86.5092 123.42 217.865 217.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000256 1024 250 608 71616 2.90621 3.40803 30.1074 104.871 141.365 141.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 3.2e-05 512 120 224 270336 61.0787 13.1523 63.2436 412.527 550.266 550.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 660 0.001024 1024 195 1024 10752 1.23114 0.68848 8.31734 41.4969 51.8333 51.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.001024 512 90 288 9984 0.865568 0.360448 1.38768 13.1152 15.8482 15.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 3.2e-05 1024 450 544 417792 75.9885 26.7252 192.952 833.042 1128.92 1129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 6.4e-05 2048 80 1376 119808 87.6759 28.1317 280.72 833.177 1229.89 1230.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 3.2e-05 2048 400 1792 411648 153.66 55.8552 1206.84 1667.07 3083.66 3083.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.000256 4096 440 1056 70080 13.9817 175.856 419.16 609.043 609.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1120 6.4e-05 2048 210 1312 263424 51.0984 28.3402 863.609 837.192 1780.41 1780.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000128 512 200 1504 148512 4.44458 3.42051 131.468 122.672 262.107 262.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000256 1024 250 608 71680 2.92454 3.42426 46.0988 104.974 157.493 157.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 3.2e-05 512 120 224 272384 61.0612 13.216 42.9905 413.873 531.404 531.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 660 0.001024 1024 195 1024 10752 1.23872 0.687552 12.3559 40.4878 54.8689 54.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.001024 512 90 288 10304 0.862464 0.359808 2.03562 13.1269 16.5094 16.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 3.2e-05 1024 450 544 422912 76.144 26.921 300.707 837.12 1241.16 1241.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 6.4e-05 2048 80 1376 120064 88.5641 28.3845 431.866 837.567 1386.56 1386.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 3.2e-05 2048 400 1792 412160 155.494 56.07 1858.25 1674.03 3744.08 3744.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000256 4096 440 1056 70168 13.991 270.957 419.353 704.342 704.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1120 6.4e-05 2048 210 1312 263424 50.9619 28.3671 553.531 836.772 1469.8 1469.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000128 512 200 1504 148288 4.43718 3.41197 84.279 122.212 214.441 214.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000256 1024 250 608 71456 2.91021 3.41568 29.6732 104.821 140.891 140.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 3.2e-05 512 120 224 258048 60.6898 13.0654 26.9208 404.022 504.97 505.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 660 0.001024 1024 195 1024 10752 1.23696 0.691648 8.12173 41.8438 51.9915 52.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.001024 512 90 288 9856 0.852288 0.362368 1.39661 12.8542 15.5944 15.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 3.2e-05 1024 450 544 422912 75.9643 26.9152 193.656 836.625 1133.38 1133.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 6.4e-05 2048 80 1376 118272 88.8912 28.3431 273.407 836.749 1227.58 1227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 3.2e-05 2048 400 1792 408576 156.413 55.9738 1178.6 1673.03 3064.25 3064.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.000256 4096 440 1056 70112 13.9858 175.56 419.117 608.705 608.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1120 6.4e-05 2048 210 1312 263424 51.0919 28.4598 456.673 837.614 1374 1374.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000128 512 200 1504 147840 4.45677 3.41606 69.5256 123.393 200.896 201.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000256 1024 250 608 71568 2.92646 3.42426 24.6913 104.982 136.095 136.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 3.2e-05 512 120 224 258048 60.9424 13.0792 55.9939 404.379 534.669 534.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 660 0.001024 1024 195 1024 10080 1.23066 0.6784 6.56368 41.4489 50.0224 50.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 0.001024 512 90 288 9408 0.868672 0.356352 1.20714 12.898 15.4534 15.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 3.2e-05 1024 450 544 419328 76.7934 26.9248 159.841 837.387 1101.16 1101.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 6.4e-05 2048 80 1376 118272 89.0577 28.3855 225.358 837.585 1180.58 1180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 3.2e-05 2048 400 1792 408576 156.618 56.3478 965.226 1674.54 2852.97 2853.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.000256 4096 440 1056 70056 13.9895 145.726 419.457 579.217 579.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1120 6.4e-05 2048 210 1312 264192 50.8829 28.3095 878.572 838.7 1796.64 1796.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000128 512 200 1504 148480 4.44406 3.41408 128.041 122.88 258.883 258.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000256 1024 250 608 71552 2.91062 3.41197 46.7391 104.845 157.977 158.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 3.2e-05 512 120 224 278528 61.355 13.3459 44.6305 418.04 537.64 537.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 660 0.001024 1024 195 1024 11008 1.24518 0.696128 12.8038 43.3042 58.1476 58.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.001024 512 90 288 10240 0.873312 0.362528 2.0863 13.26 16.7096 16.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 3.2e-05 1024 450 544 421888 75.8764 26.8554 304.159 835.862 1242.97 1243.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 6.4e-05 2048 80 1376 120832 87.8796 28.2931 440.708 835.934 1393.01 1393.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 3.2e-05 2048 400 1792 413696 154.249 56.0825 1886.61 1671.52 3768.7 3768.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000256 4096 440 1056 70144 13.978 276.02 421.763 711.806 711.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1120 6.4e-05 2048 210 1312 262144 50.8649 28.3951 588.395 836.102 1503.93 1504.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000128 512 200 1504 147968 4.43315 3.41146 82.1589 122.023 212.129 212.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000256 1024 250 608 71424 2.91059 3.40675 31.8208 104.756 142.97 143.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 3.2e-05 512 120 224 262144 63.3116 13.3464 29.1073 418.367 524.401 524.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 660 0.001024 1024 195 1024 10240 1.23069 0.6808 8.15603 41.5543 51.7212 51.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.001024 512 90 288 9216 0.849408 0.347008 1.46931 12.6214 15.4131 15.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 3.2e-05 1024 450 544 417792 76.5438 26.8227 203.481 835.929 1142.99 1143.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 6.4e-05 2048 80 1376 118784 88.3778 28.2538 291.84 836.076 1244.74 1244.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 3.2e-05 2048 400 1792 409600 155.758 55.8612 1249.48 1672.41 3133.75 3133.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000256 4096 440 1056 70016 13.9822 187.739 419.016 620.783 620.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1120 6.4e-05 2048 210 1312 261120 50.8503 28.18 487.711 833.445 1400.36 1400.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000128 512 200 1504 148224 4.43475 3.41258 69.1269 120.942 198.019 198.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000256 1024 250 608 71040 2.89997 3.40595 26.5721 104.484 137.434 137.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 3.2e-05 512 120 224 245760 60.4141 12.841 49.3545 396.097 518.975 519.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 660 0.001024 1024 195 1024 10752 1.24125 0.6944 7.26784 40.2753 49.5795 49.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.001024 512 90 288 9216 0.850208 0.34816 1.31155 12.6583 15.2965 15.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 3.2e-05 1024 450 544 405504 76.4802 26.4428 164.702 824.936 1092.77 1092.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 6.4e-05 2048 80 1376 116736 87.372 28.1004 239.47 825.168 1180.3 1180.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 3.2e-05 2048 400 1792 405504 152.721 55.0429 1026.89 1649.65 2884.54 2884.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.000256 4096 440 1056 69888 13.9781 154.364 418.648 587.035 587.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1120 6.4e-05 2048 210 1312 263808 51.0325 28.3631 1246.67 837.354 2163.59 2163.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000128 512 200 1504 148608 4.44493 3.42176 189.634 122.317 319.925 320.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000256 1024 250 608 71712 2.9208 3.4287 66.6228 104.859 177.905 177.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 3.2e-05 512 120 224 258048 61.8033 13.0812 58.5673 407.945 541.674 541.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 660 0.001024 1024 195 1024 10944 1.2377 0.692096 18.3772 42.1667 62.5726 62.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.001024 512 90 288 9792 0.862912 0.356736 2.64707 12.9532 16.9471 17.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 3.2e-05 1024 450 544 423936 75.6584 27.1547 434.536 834.161 1371.74 1371.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 6.4e-05 2048 80 1376 119808 88.2504 28.4131 622.001 834.236 1573.1 1573.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 3.2e-05 2048 400 1792 410112 155.387 56.0128 2662.31 1669.21 4543.17 4543.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000256 4096 440 1056 70128 13.9796 388.583 421.835 824.441 824.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1120 6.4e-05 2048 210 1312 262656 50.9036 28.3128 781.447 835.462 1696.3 1696.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000128 512 200 1504 148608 4.43968 3.41661 123.488 122.258 253.702 253.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000256 1024 250 608 71424 2.90432 3.40787 41.9093 104.691 152.986 153.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 3.2e-05 512 120 224 221184 62.9688 12.843 32.9353 396.103 505.117 505.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 660 0.001024 1024 195 1024 10368 1.22963 0.681984 11.2918 40.8727 54.1758 54.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.001024 512 90 288 9216 0.845344 0.348064 1.73258 12.6308 15.6841 15.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 3.2e-05 1024 450 544 414720 75.8652 26.5797 268.177 829.09 1199.93 1200.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 6.4e-05 2048 80 1376 115200 88.4057 28.2004 376.416 829.268 1322.48 1322.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 3.2e-05 2048 400 1792 405504 154.413 55.3813 1671.59 1658.61 3540.24 3540.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000256 4096 440 1056 69984 13.9748 250.492 418.88 683.392 683.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1120 6.4e-05 2048 210 1312 262656 51.0477 28.4436 646.353 834.863 1560.88 1561.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000128 512 200 1504 147744 4.44829 3.41606 101.583 122.883 232.433 232.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000256 1024 250 608 71280 2.91699 3.41606 34.6945 104.689 145.787 145.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 3.2e-05 512 120 224 221184 66.1109 13.0785 27.2586 408.143 514.864 515.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 660 0.001024 1024 195 1024 10368 1.2383 0.683616 9.33389 41.9804 53.3382 53.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.001024 512 90 288 8640 0.896608 0.357088 1.63853 13.0501 16.0716 16.1771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 3.2e-05 1024 450 544 414720 77.0857 26.8738 222.752 834.578 1161.5 1161.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 6.4e-05 2048 80 1376 117504 88.9586 28.3868 318.376 834.837 1270.75 1270.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 3.2e-05 2048 400 1792 400896 158.127 55.9857 1362.91 1668.95 3246.21 3246.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000256 4096 440 1056 69984 13.9825 205.224 418.878 638.131 638.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1120 6.4e-05 2048 210 1312 263680 50.9664 28.3546 1158.68 837.946 2076.12 2076.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000128 512 200 1504 148480 4.44032 3.47066 178.185 122.467 308.666 308.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000256 1024 250 608 71520 2.90611 3.41744 61.5138 104.724 172.633 172.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 3.2e-05 512 120 224 266240 61.5336 13.1629 56.95 412.179 544.096 544.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 660 0.001024 1024 195 1024 10880 1.23021 0.688128 17.0481 41.3413 60.4077 60.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.001024 512 90 288 10240 0.860064 0.35808 2.64086 13.0961 17.0803 17.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 3.2e-05 1024 450 544 424960 75.9032 26.9219 402.835 837.84 1343.71 1343.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 6.4e-05 2048 80 1376 120320 88.399 28.322 580.966 837.939 1535.82 1535.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 3.2e-05 2048 400 1792 414720 154.589 56.0826 2511.62 1675.49 4398.03 4398.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000256 4096 440 1056 70160 13.9904 365.153 419.081 798.27 798.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1120 6.4e-05 2048 210 1312 263680 50.8806 28.5468 784.3 838.858 1702.75 1702.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000128 512 200 1504 147840 4.42403 3.40896 118.937 122.187 249.057 249.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000256 1024 250 608 71360 2.89792 3.40787 41.5887 104.699 152.667 152.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 3.2e-05 512 120 224 245760 63.8005 13.149 35.6388 412.565 525.419 525.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 660 0.001024 1024 195 1024 10880 1.23408 0.68816 11.7348 41.4728 55.2282 55.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.001024 512 90 288 10240 0.863776 0.360448 1.91731 13.1497 16.4173 16.5239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 3.2e-05 1024 450 544 419840 76.5622 26.8895 268.307 838.638 1210.61 1210.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 6.4e-05 2048 80 1376 117760 88.9661 28.3637 384.467 839.248 1341.23 1341.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 3.2e-05 2048 400 1792 409600 156.347 55.9544 1667.29 1677.09 3556.92 3557.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000256 4096 440 1056 70080 13.9865 245.79 419.432 679.251 679.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1120 6.4e-05 2048 210 1312 261120 51.0571 28.3129 649.812 835.634 1564.99 1565.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000128 512 200 1504 147840 4.4296 3.41578 100.251 121.928 230.124 230.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000256 1024 250 608 71040 2.91379 3.41034 35.0383 104.808 146.242 146.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 3.2e-05 512 120 224 245760 63.8737 13.1626 29.9348 412.622 519.867 520.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 660 0.001024 1024 195 1024 10560 1.24794 0.691136 9.19286 41.5785 52.8076 52.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.001024 512 90 288 9600 0.886816 0.360448 1.7553 13.2033 16.3332 16.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 3.2e-05 1024 450 544 414720 75.2718 26.4775 222.506 825.001 1149.47 1149.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 6.4e-05 2048 80 1376 115200 87.7113 27.978 314.363 825.297 1255.54 1255.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 3.2e-05 2048 400 1792 399360 155.155 55.1322 1364.76 1650.59 3225.87 3226.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000256 4096 440 1056 69840 13.9742 205.912 418.579 638.51 638.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1120 6.4e-05 2048 210 1312 262656 50.9933 28.4303 1098.32 837.366 2015.28 2015.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000128 512 200 1504 148224 4.42778 3.40835 169.65 121.445 299.033 299.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000256 1024 250 608 71616 2.90163 3.40909 58.6928 104.852 169.929 170.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 3.2e-05 512 120 224 270336 60.9531 13.1482 54.6492 412.501 541.523 541.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 660 0.001024 1024 195 1024 10752 1.2311 0.68608 15.9918 42.4993 60.5098 60.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.001024 512 90 288 9984 0.868832 0.359104 2.56218 13.1019 17.0201 17.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 3.2e-05 1024 450 544 417792 76.0065 26.7244 377.884 832.884 1313.72 1313.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 6.4e-05 2048 80 1376 119808 87.6564 28.2318 550.086 833.005 1499.17 1499.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 3.2e-05 2048 400 1792 411648 153.585 55.628 2368.48 1665.57 4243.5 4243.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000256 4096 440 1056 70080 13.9823 344.373 418.996 777.396 777.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1120 6.4e-05 2048 210 1312 261120 50.87 28.2119 708.24 833.553 1621.05 1621.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000128 512 200 1504 148224 4.432 3.4087 110.495 122.01 240.446 240.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000256 1024 250 608 71040 2.89526 3.4071 38.1331 104.502 149.006 149.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 3.2e-05 512 120 224 245760 60.1134 12.8362 33.0617 396.158 502.435 502.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 660 0.001024 1024 195 1024 10752 1.23901 0.689184 10.632 40.1411 52.8 52.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.001024 512 90 288 9216 0.850144 0.346528 1.75421 12.6621 15.7371 15.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 3.2e-05 1024 450 544 405504 76.4402 26.4684 239.083 825.041 1167.25 1167.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 6.4e-05 2048 80 1376 116736 87.398 27.9641 347.988 825.323 1288.86 1289.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 3.2e-05 2048 400 1792 405504 152.749 55.0878 1519.24 1649.9 3377.22 3377.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000256 4096 440 1056 69888 13.9735 223.791 418.636 656.442 656.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1120 6.4e-05 2048 210 1312 258048 50.8524 28.0493 610.914 829.619 1519.6 1519.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000128 512 200 1504 147456 4.43245 3.41155 95.0909 121.5 224.534 224.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000256 1024 250 608 71424 2.90352 3.41402 33.3005 104.875 144.563 144.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 3.2e-05 512 120 224 221184 62.8743 12.8301 26.0155 396.187 498.174 498.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 660 0.001024 1024 195 1024 9216 1.22707 0.667584 8.1529 40.2957 50.4436 50.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.001024 512 90 288 9216 0.856864 0.349824 1.57677 12.7286 15.6373 15.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 3.2e-05 1024 450 544 405504 75.3375 26.2282 208.507 816.869 1127.15 1127.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 6.4e-05 2048 80 1376 110592 87.7073 27.6302 288.604 817.939 1222.07 1222.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 3.2e-05 2048 400 1792 387072 156.061 54.6202 1256.37 1633.53 3100.82 3100.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000256 4096 440 1056 69696 13.9717 193.919 420.964 628.9 628.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1120 6.4e-05 2048 210 1312 264000 51.0536 28.4099 1085.83 837.838 2003.3 2003.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000128 512 200 1504 148400 4.45894 3.41658 167.252 123.164 298.394 298.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000256 1024 250 608 71600 2.92035 3.42154 57.9907 104.944 169.347 169.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 3.2e-05 512 120 224 256000 62.8009 13.1871 51.3358 412.651 540.246 540.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 660 0.001024 1024 195 1024 10800 1.2393 0.688416 15.7636 41.3965 59.1872 59.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.001024 512 90 288 9600 0.877056 0.359008 2.42032 13.1114 16.8959 17.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 3.2e-05 1024 450 544 422400 75.538 26.8138 376.044 833.397 1312.39 1312.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 6.4e-05 2048 80 1376 118400 88.4662 28.2351 534.828 833.525 1485.25 1485.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 3.2e-05 2048 400 1792 409600 154.778 55.8293 2313.53 1666.58 4190.97 4191.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000256 4096 440 1056 70100 13.9828 338.897 419.219 772.143 772.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1120 6.4e-05 2048 210 1312 262400 50.9453 28.3502 750.442 833.727 1663.63 1663.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000128 512 200 1504 148000 4.45725 3.4167 116.285 122.087 246.348 246.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000256 1024 250 608 71200 2.90611 3.41254 39.9778 104.533 150.9 150.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 3.2e-05 512 120 224 256000 62.8626 13.183 36.2081 412.559 525.084 525.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 660 0.001024 1024 195 1024 10400 1.25306 0.690144 10.5595 41.523 54.1218 54.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.001024 512 90 288 9600 0.88336 0.36224 1.87318 13.18 16.4258 16.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 3.2e-05 1024 450 544 409600 76.1468 26.4993 253.518 824.869 1181.24 1181.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 6.4e-05 2048 80 1376 115200 88.28 27.9693 361.326 825.131 1302.9 1303.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 3.2e-05 2048 400 1792 396800 156.192 55.169 1568.48 1649.54 3429.61 3429.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000256 4096 440 1056 70000 13.9783 239.106 419.172 672.3 672.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1120 6.4e-05 2048 210 1312 264000 51.1431 28.4733 628.727 838.299 1546.81 1546.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000128 512 200 1504 146400 4.44374 3.4145 95.6493 121.699 225.309 225.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000256 1024 250 608 70800 2.91226 3.41014 33.3422 104.402 144.138 144.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 3.2e-05 512 120 224 230400 65.948 13.1868 27.4464 412.629 519.477 519.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 660 0.001024 1024 195 1024 10800 1.2512 0.693472 9.44902 41.6621 53.1533 53.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.001024 512 90 288 9600 0.892384 0.362368 1.72368 13.2468 16.3539 16.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 3.2e-05 1024 450 544 403200 76.9883 26.5723 208.568 825.02 1137.36 1137.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 6.4e-05 2048 80 1376 115200 88.0195 27.9811 302.275 825.391 1243.86 1244.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 3.2e-05 2048 400 1792 403200 154.026 55.2858 1321.92 1651.11 3182.58 3182.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000256 4096 440 1056 69900 13.9856 197.7 419.187 630.918 630.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1120 6.4e-05 2048 210 1312 263424 50.965 28.3727 1051.99 837.447 1968.95 1969.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000128 512 200 1504 148288 4.43149 3.41901 161.292 122.294 291.537 291.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000256 1024 250 608 71456 2.90547 3.41648 55.9559 104.907 167.257 167.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 3.2e-05 512 120 224 258048 60.6968 13.065 50.348 404.418 528.803 528.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 660 0.001024 1024 195 1024 10752 1.23686 0.688256 15.309 41.9032 59.2364 59.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.001024 512 90 288 9856 0.850528 0.352096 2.4607 12.8678 16.658 16.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 3.2e-05 1024 450 544 422912 75.98 26.9022 364.031 837.468 1304.6 1304.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 6.4e-05 2048 80 1376 118272 88.917 28.2976 519.659 837.433 1474.5 1474.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 3.2e-05 2048 400 1792 408576 156.4 56.3435 2259.24 1674.38 4146.6 4146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000256 4096 440 1056 70112 13.9828 332.816 419.405 766.247 766.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1120 6.4e-05 2048 210 1312 261632 51.1041 28.3775 730.422 837.745 1647.82 1647.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000128 512 200 1504 147840 4.44211 3.40733 112.218 122.368 242.535 242.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000256 1024 250 608 70784 2.89555 3.40483 38.7058 104.453 149.531 149.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 3.2e-05 512 120 224 229376 59.4879 12.6371 31.2741 385.17 488.836 489.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 660 0.001024 1024 195 1024 9856 1.23504 0.677888 9.62778 38.7566 50.3961 50.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.001024 512 90 288 8960 0.830944 0.34672 1.83888 12.3369 15.48 15.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 3.2e-05 1024 450 544 415744 75.4087 26.517 250.342 827.831 1180.31 1180.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 6.4e-05 2048 80 1376 114688 88.2777 27.9314 351.27 828.109 1295.78 1295.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 3.2e-05 2048 400 1792 401408 155.116 55.2774 1550.23 1655.44 3416.3 3416.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000256 4096 440 1056 69888 13.9823 232.088 418.8 664.915 664.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1120 6.4e-05 2048 210 1312 263424 50.9218 28.3209 607.351 837.367 1524.13 1524.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000128 512 200 1504 147840 4.45306 3.41885 93.381 122.399 223.756 223.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000256 1024 250 608 70560 2.89453 3.40128 32.2675 104.219 142.856 142.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 3.2e-05 512 120 224 258048 60.7352 13.0662 29.5823 404.156 507.813 508.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 660 0.001024 1024 195 1024 9408 1.2527 0.681984 8.44163 41.5465 52.0249 52.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 0.001024 512 90 288 8064 0.905312 0.356352 1.56787 13.0013 15.9572 16.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 3.2e-05 1024 450 544 408576 78.1464 26.9071 204.026 836.919 1146.22 1146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 6.4e-05 2048 80 1376 118272 88.8926 28.3792 299.643 837.355 1254.47 1254.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 3.2e-05 2048 400 1792 408576 156.617 56.0686 1295.84 1673.62 3182.4 3182.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000256 4096 440 1056 69888 13.9817 190.019 419.128 623.172 623.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1120 6.4e-05 2048 210 1312 263040 50.9931 28.3518 1031.53 835.406 1946.45 1946.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000128 512 200 1504 148320 4.44246 3.41606 156.402 123.228 287.592 287.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000256 1024 250 608 71520 2.91802 3.42736 54.4304 104.981 165.828 165.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 3.2e-05 512 120 224 276480 60.5464 13.1726 52.6259 412.642 539.252 539.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 660 0.001024 1024 195 1024 10560 1.24352 0.68736 14.7151 42.5277 59.2714 59.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.001024 512 90 288 9600 0.880064 0.360448 2.43184 13.1276 16.9289 17.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 3.2e-05 1024 450 544 422400 75.9595 26.8694 353.332 835.235 1291.61 1291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 6.4e-05 2048 80 1376 119040 88.5606 28.3366 512.136 835.448 1464.67 1464.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 3.2e-05 2048 400 1792 407040 156.603 55.9465 2203.25 1670.26 4086.29 4086.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000256 4096 440 1056 70080 13.9805 326.964 419.261 760.251 760.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1120 6.4e-05 2048 210 1312 261120 51.0583 28.311 734.331 835.741 1649.61 1649.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000128 512 200 1504 147840 4.43174 3.4143 113.131 121.94 243.018 243.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000256 1024 250 608 71040 2.90406 3.41402 39.5413 104.822 150.752 150.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 3.2e-05 512 120 224 245760 63.8661 13.1708 33.7516 412.677 523.727 523.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 660 0.001024 1024 195 1024 10560 1.24438 0.690176 10.5472 41.5834 54.1689 54.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.001024 512 90 288 9600 0.881088 0.360448 1.98877 13.206 16.5619 16.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 3.2e-05 1024 450 544 414720 75.2699 27.0865 252.885 825.104 1180.56 1180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 6.4e-05 2048 80 1376 115200 87.7314 27.9526 356.753 825.408 1298.03 1298.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 3.2e-05 2048 400 1792 399360 155.176 55.0766 1546.83 1649.98 3407.3 3407.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000256 4096 440 1056 69840 13.9774 232.141 421.4 667.562 667.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1120 6.4e-05 2048 210 1312 259200 51.5389 28.3357 602.879 835.346 1518.27 1518.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000128 512 200 1504 146880 4.46365 3.41811 93.5517 122.006 223.539 223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000256 1024 250 608 71280 2.92454 3.42627 32.7516 104.893 144.067 144.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 3.2e-05 512 120 224 184320 61.7599 11.9153 21.5897 371.216 466.743 466.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 660 0.001024 1024 195 1024 10080 1.23389 0.680064 9.11507 37.6393 48.7682 48.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.001024 512 90 288 5760 0.875104 0.329728 1.37059 11.99 14.6924 14.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 3.2e-05 1024 450 544 414720 77.1383 26.8885 209.334 834.866 1148.44 1148.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 6.4e-05 2048 80 1376 115200 89.5239 28.3456 295.725 835.331 1249.11 1249.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 3.2e-05 2048 400 1792 391680 161.023 56.0294 1257.41 1669.53 3144.22 3144.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000256 4096 440 1056 69840 13.9813 192.912 418.914 625.852 625.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1120 6.4e-05 2048 210 1312 262144 50.8556 28.2721 1035.07 835.718 1950.08 1950.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000128 512 200 1504 147968 4.42528 3.40627 158.509 112.537 278.978 279.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000256 1024 250 608 71424 2.90186 3.41197 55.4483 104.672 166.504 166.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 3.2e-05 512 120 224 262144 63.3043 13.3492 50.2175 417.823 544.962 545.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 660 0.001024 1024 195 1024 10240 1.22995 0.681728 14.5955 42.6394 59.2429 59.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.001024 512 90 288 9216 0.845696 0.34816 2.40125 12.6058 16.3271 16.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 3.2e-05 1024 450 544 417792 76.5805 26.8188 356.593 835.263 1295.47 1295.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 6.4e-05 2048 80 1376 118784 88.4716 28.2536 515.684 835.491 1468.09 1468.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 3.2e-05 2048 400 1792 409600 155.597 55.8852 2228.05 1670.34 4110.11 4110.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000256 4096 440 1056 70016 13.9718 326.203 418.618 758.838 758.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1120 6.4e-05 2048 210 1312 262144 50.9312 28.3657 701.472 836.464 1617.4 1617.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000128 512 200 1504 147456 4.43632 3.40992 108.017 122.107 238.072 238.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000256 1024 250 608 71168 2.90413 3.40851 37.662 104.928 148.974 149.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 3.2e-05 512 120 224 196608 65.9479 12.8272 26.0537 396.192 501.287 501.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 660 0.001024 1024 195 1024 9216 1.22253 0.667328 9.03914 40.255 51.2812 51.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 0.001024 512 90 288 8192 0.878592 0.346688 1.58243 12.7021 15.6343 15.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 3.2e-05 1024 450 544 409600 77.6691 26.8322 238.152 836.128 1179 1179.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 6.4e-05 2048 80 1376 114688 89.5276 28.2526 337.931 836.443 1292.34 1292.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 3.2e-05 2048 400 1792 409600 155.696 55.8842 1510.75 1672.03 3394.6 3394.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000256 4096 440 1056 69888 13.9897 220.712 418.972 653.718 653.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1120 6.4e-05 2048 210 1312 258048 50.6139 27.9471 626.635 825.167 1530.53 1530.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000128 512 200 1504 147456 4.43117 3.4104 96.8569 120.887 225.686 225.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000256 1024 250 608 70656 2.90781 3.40886 33.8389 104.673 144.9 144.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 3.2e-05 512 120 224 196608 65.9538 12.841 23.7567 395.974 498.792 498.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 660 0.001024 1024 195 1024 9216 1.23005 0.671744 8.4263 40.4073 50.833 50.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.001024 512 90 288 9216 0.860128 0.350208 1.80986 12.7803 15.9262 16.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 3.2e-05 1024 450 544 393216 78.278 26.4427 205.694 824.675 1135.31 1135.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 6.4e-05 2048 80 1376 110592 89.0072 28.0349 294.738 825.158 1237.12 1237.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 3.2e-05 2048 400 1792 393216 156.739 55.0419 1313.04 1650.74 3175.8 3175.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000256 4096 440 1056 69504 13.9608 202.523 417.275 633.802 633.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1120 6.4e-05 2048 210 1320 265216 50.7286 28.4391 818.986 838.352 1736.68 1736.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000128 512 200 1520 148608 4.43424 3.41309 123.482 123.959 255.386 255.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000256 1024 250 640 71424 2.91373 3.42118 44.6464 104.937 155.989 156.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 480 3.2e-05 512 120 240 286720 60.8034 13.3468 70.8697 417.896 563.185 563.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 660 0.001024 1024 195 1000 11008 1.23904 0.695712 11.6234 43.2543 56.9125 57.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 0.001024 512 90 280 9472 0.8896 0.362496 2.53616 13.2355 17.147 17.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1190 3.2e-05 1024 450 560 428032 75.5369 26.8838 455.842 838.473 1396.95 1397.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 6.4e-05 2048 80 1400 117760 88.9969 28.3218 401.321 838.915 1357.74 1357.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 3.2e-05 2048 400 1800 405504 157.597 56.0361 1724.34 1676.4 3614.6 3614.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1970 0.000256 4096 440 1080 70016 14.0079 485.926 419.288 919.265 919.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1120 6.4e-05 2048 210 1320 265216 50.7776 28.317 529.911 838.839 1448.01 1448.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000128 512 200 1520 148480 4.4407 3.41811 79.3823 122.85 210.194 210.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000256 1024 250 640 71296 2.9025 3.40662 29.0933 104.829 140.304 140.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 480 3.2e-05 512 120 240 278528 61.7033 13.3487 69.3456 418.005 562.669 562.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 660 0.001024 1024 195 1000 11008 1.24378 0.69632 7.67942 42.2707 51.9868 52.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 0.001024 512 90 280 9216 0.89856 0.36864 2.40125 13.2586 17.0553 17.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1190 3.2e-05 1024 450 560 425984 75.7969 26.8554 506.569 835.774 1445.21 1445.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 340 6.4e-05 2048 80 1400 116736 88.9255 28.2556 256.977 835.838 1210.19 1210.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 3.2e-05 2048 400 1800 401408 157.956 55.8522 1095.95 1671.32 2981.3 2981.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1970 0.000256 4096 440 1080 69952 13.9819 484.544 419.194 917.764 917.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1120 6.4e-05 2048 210 1320 264960 50.9509 28.4203 931.258 837.822 1848.62 1848.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000128 512 200 1520 148640 4.45437 3.42016 139.814 122.696 270.489 270.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000256 1024 250 640 71440 2.92045 3.42262 50.623 104.881 161.921 161.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 3.2e-05 512 120 240 286720 60.9274 13.4043 76.3838 419.005 569.999 570.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 660 0.001024 1024 195 1000 10880 1.23904 0.693376 13.0452 42.1971 57.2737 57.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 0.001024 512 90 280 9280 0.879392 0.358528 1.89517 13.0603 16.3226 16.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 3.2e-05 1024 450 560 427520 75.5649 26.9423 319.896 837.92 1260.54 1260.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 6.4e-05 2048 80 1400 117760 89.2433 28.3612 456.075 837.813 1411.68 1411.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 3.2e-05 2048 400 1800 404480 158.037 56.2094 1950.1 1677.05 3841.62 3841.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.000256 4096 440 1080 70000 13.9792 295.295 418.97 728.289 728.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1120 6.4e-05 2048 210 1320 264960 50.784 28.3674 588.947 837.966 1506.23 1506.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000128 512 200 1520 148480 4.43917 3.41968 90.0078 122.448 220.416 220.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000256 1024 250 640 71200 2.91101 3.41402 32.4854 104.725 143.607 143.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 480 3.2e-05 512 120 240 266240 61.7617 13.1625 66.1576 412.183 553.533 553.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 660 0.001024 1024 195 1000 10560 1.23507 0.689312 8.27562 41.44 51.7366 51.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 0.001024 512 90 280 8960 0.888256 0.358368 1.33139 13.0885 15.793 15.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1190 3.2e-05 1024 450 560 424960 75.8711 26.921 215.59 837.849 1156.45 1156.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 6.4e-05 2048 80 1400 117760 89.0735 28.3605 288.991 837.949 1244.56 1244.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 3.2e-05 2048 400 1800 404480 157.747 56.0413 1239.09 1675.47 3128.57 3128.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.000256 4096 440 1080 69920 13.9799 186.876 418.863 619.766 619.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1120 6.4e-05 2048 210 1320 263040 50.989 28.3373 480.081 835.323 1394.9 1395.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000128 512 200 1520 148320 4.45174 3.41411 74.1768 122.152 204.295 204.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000256 1024 250 640 71280 2.92266 3.42483 26.7551 104.97 138.146 138.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 480 3.2e-05 512 120 240 276480 60.7635 13.1777 73.1759 412.542 559.935 560.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 660 0.001024 1024 195 1000 10560 1.24362 0.690144 7.0713 41.526 50.6318 50.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 0.001024 512 90 280 8640 0.90144 0.35872 2.57491 13.1225 17.0888 17.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1190 3.2e-05 1024 450 560 422400 76.1643 26.8698 480.73 835.338 1419.32 1419.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 6.4e-05 2048 80 1400 115200 89.5419 28.3422 232.182 835.305 1185.56 1185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 3.2e-05 2048 400 1800 399360 158.522 56.0203 1002.55 1670.09 2887.41 2887.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1970 0.000256 4096 440 1080 69840 14.0008 548.647 418.894 981.588 981.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1120 6.4e-05 2048 210 1320 264192 50.8776 28.3306 853.424 836.502 1769.31 1769.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000128 512 200 1520 148608 4.4327 3.41286 129.86 122.57 260.379 260.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000256 1024 250 640 71328 2.91226 3.4121 46.4276 104.851 157.674 157.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 3.2e-05 512 120 240 270336 60.9729 13.1607 42.1919 412.159 528.752 528.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 660 0.001024 1024 195 1000 10944 1.23443 0.690176 12.09 41.5625 55.6763 55.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.001024 512 90 280 9216 0.88144 0.356672 1.7777 13.0631 16.2088 16.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 3.2e-05 1024 450 560 427008 75.3662 26.8882 295.993 836.424 1234.89 1235.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 6.4e-05 2048 80 1400 116736 89.294 28.3108 414.321 836.489 1368.61 1368.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 3.2e-05 2048 400 1800 405504 157.446 55.9798 1808.27 1673.43 3695.38 3695.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000256 4096 440 1080 69984 13.987 270.028 418.948 703.01 703.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1120 6.4e-05 2048 210 1320 264192 50.8175 28.4184 558.159 836.731 1474.3 1474.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000128 512 200 1520 148224 4.4288 3.412 84.4237 122.183 214.549 214.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000256 1024 250 640 71232 2.90406 3.40925 30.7784 104.802 141.968 142.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 3.2e-05 512 120 240 270336 61.3625 13.1426 58.9094 412.245 545.952 546.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 660 0.001024 1024 195 1000 10752 1.23494 0.690176 8.14006 41.474 51.6389 51.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.001024 512 90 280 9216 0.88784 0.364384 1.30986 13.1016 15.7916 15.9024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 3.2e-05 1024 450 560 423936 74.9554 26.7266 192.311 832.56 1126.76 1126.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 6.4e-05 2048 80 1400 113664 89.2279 28.153 265.518 832.597 1215.69 1215.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 3.2e-05 2048 400 1800 399360 157.245 55.7113 1161.02 1664.76 3038.97 3039.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.000256 4096 440 1080 69888 13.9824 175.917 432.462 622.41 622.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1120 6.4e-05 2048 210 1320 262656 50.9204 28.3242 455.612 834.678 1369.71 1369.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000128 512 200 1520 148608 4.44243 3.41952 70.5319 122.145 200.642 200.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000256 1024 250 640 70848 2.90755 3.40582 25.3334 104.595 136.312 136.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 3.2e-05 512 120 240 221184 63.2557 12.8401 47.8747 395.924 520.169 520.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 660 0.001024 1024 195 1000 10368 1.23136 0.683872 6.65875 39.8872 48.5602 48.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 0.001024 512 90 280 8064 0.8744 0.346656 1.06054 12.6221 15.0286 15.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1190 3.2e-05 1024 450 560 414720 75.8182 26.6204 162.47 828.298 1093.42 1093.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 6.4e-05 2048 80 1400 110592 89.6236 28.0063 211.909 828.476 1158.21 1158.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 3.2e-05 2048 400 1800 396288 157.039 55.5346 946.99 1656.41 2816.18 2816.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.000256 4096 440 1080 69840 13.9821 144.284 418.734 577.044 577.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1120 6.4e-05 2048 210 1320 264320 50.9789 28.3866 1226.01 836.519 2142.07 2142.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000128 512 200 1520 148512 4.44234 3.41606 183.027 123.355 314.343 314.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000256 1024 250 640 71344 2.92074 3.42835 68.1921 104.887 179.5 179.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 3.2e-05 512 120 240 272384 61.0754 13.2192 60.9137 413.529 549.008 549.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 660 0.001024 1024 195 1000 10752 1.23766 0.690112 17.3345 42.5637 61.9274 62.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.001024 512 90 280 8960 0.896192 0.360448 2.43606 13.11 16.929 17.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 3.2e-05 1024 450 560 426496 75.4974 27.0085 429.594 836.445 1368.76 1368.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 6.4e-05 2048 80 1400 116480 89.6182 28.4311 595.769 836.499 1552.47 1552.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 3.2e-05 2048 400 1800 404992 157.666 56.1951 2581.61 1674.21 4469.92 4470.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000256 4096 440 1080 70000 13.9796 385.745 419.057 818.826 818.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1120 6.4e-05 2048 210 1320 263424 50.9555 28.332 768.183 836.448 1684.09 1684.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000128 512 200 1520 148288 4.42832 3.4169 117.907 122.164 248.017 248.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000256 1024 250 640 71232 2.9113 3.41005 42.6331 104.783 153.809 153.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 3.2e-05 512 120 240 258048 60.66 13.0599 37.2142 403.871 515.07 515.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 660 0.001024 1024 195 1000 10752 1.23786 0.68672 11.2282 41.8299 55.0814 55.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.001024 512 90 280 8064 0.894016 0.356096 1.62525 12.8469 15.8507 15.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 3.2e-05 1024 450 560 422912 75.9809 26.8943 266.498 836.337 1205.92 1206.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 6.4e-05 2048 80 1400 114688 89.7572 28.3546 369.028 836.442 1323.76 1323.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 3.2e-05 2048 400 1800 401408 158.173 56.1234 1607.43 1672.44 3494.4 3494.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000256 4096 440 1080 69888 13.97 243.018 418.657 675.689 675.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1120 6.4e-05 2048 210 1320 263424 51.0832 28.4488 627.26 836.804 1543.76 1543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000128 512 200 1520 147840 4.46006 3.41629 96.0809 123.273 227.334 227.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000256 1024 250 640 71232 2.92 3.42477 34.8836 104.882 146.182 146.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 3.2e-05 512 120 240 258048 60.7286 13.0838 84.5674 403.995 562.641 562.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 660 0.001024 1024 195 1000 10080 1.22992 0.677888 8.53632 41.3154 51.8587 51.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.001024 512 90 280 8064 0.897984 0.354304 1.36874 12.8951 15.64 15.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 3.2e-05 1024 450 560 419328 76.8206 26.9414 216.425 836.924 1157.32 1157.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 6.4e-05 2048 80 1400 112896 90.5786 28.3477 296.664 836.785 1252.57 1252.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 3.2e-05 2048 400 1800 397824 159.703 56.0704 1296.55 1672.95 3185.51 3185.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.000256 4096 440 1080 69888 13.9837 199.026 419.062 632.117 632.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1120 6.4e-05 2048 210 1320 265216 50.7501 28.3152 1143.3 837.798 2060.33 2060.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000128 512 200 1520 148480 4.43389 3.41184 171.474 122.431 301.85 301.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000256 1024 250 640 71296 2.90406 3.41014 63.1596 104.731 174.276 174.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 3.2e-05 512 120 240 278528 61.3405 13.3487 58.1284 417.796 550.875 551.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 660 0.001024 1024 195 1000 11008 1.24483 0.697824 16.5506 43.1788 61.7675 61.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.001024 512 90 280 9216 0.897184 0.36384 2.41261 13.2517 17.0516 17.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 3.2e-05 1024 450 560 425984 75.1965 26.825 398.171 834.972 1335.38 1335.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 6.4e-05 2048 80 1400 116736 88.946 28.3525 554.707 835.041 1507.23 1507.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 3.2e-05 2048 400 1800 401408 157.815 55.9575 2372.69 1669.75 4256.44 4256.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000256 4096 440 1080 69952 13.986 357.982 418.795 790.808 790.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1120 6.4e-05 2048 210 1320 264192 50.6833 28.3914 727.451 836.109 1642.8 1642.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000128 512 200 1520 147968 4.43178 3.40787 106.096 122.015 236.052 236.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000256 1024 250 640 71168 2.90336 3.40746 40.3523 104.756 151.491 151.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 3.2e-05 512 120 240 262144 63.2817 13.3509 36.0105 418.087 531 531.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 660 0.001024 1024 195 1000 10240 1.2288 0.677984 9.90982 41.5547 53.4711 53.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.001024 512 90 280 8192 0.868192 0.353088 1.50637 12.6162 15.4701 15.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 3.2e-05 1024 450 560 425984 75.1992 26.8246 253.426 835.931 1191.6 1191.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 6.4e-05 2048 80 1400 114688 89.4697 28.3791 348.193 836.444 1302.67 1302.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 3.2e-05 2048 400 1800 401408 157.762 55.9129 1507.66 1671.66 3393.22 3393.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000256 4096 440 1080 69888 13.9755 230.227 419.234 663.481 663.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1120 6.4e-05 2048 210 1320 261120 50.8622 28.1902 582.924 833.455 1495.6 1495.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000128 512 200 1520 148224 4.43574 3.40746 86.6251 121.986 216.557 216.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000256 1024 250 640 70656 2.89277 3.40618 32.5599 104.488 143.417 143.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 3.2e-05 512 120 240 245760 60.0974 12.8232 27.5991 396.111 496.897 497.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 660 0.001024 1024 195 1000 10752 1.23888 0.690112 8.54525 41.1918 51.7637 51.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.001024 512 90 280 7680 0.888288 0.34816 1.31946 12.6621 15.3396 15.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 3.2e-05 1024 450 560 417792 74.7396 26.4425 200.389 824.951 1126.74 1126.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 6.4e-05 2048 80 1400 110592 88.924 27.8795 273.701 825.195 1215.88 1216.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 3.2e-05 2048 400 1800 393216 156.7 55.1178 1201.61 1650.26 3063.92 3064.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000256 4096 440 1080 69696 13.9674 185.822 418.511 618.344 618.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1120 6.4e-05 2048 210 1320 264960 50.9064 28.3522 1167.45 837.738 2084.62 2084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000128 512 200 1520 148608 4.44464 3.41594 176.244 121.28 305.488 305.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000256 1024 250 640 71280 2.91997 3.42685 64.4353 104.884 175.741 175.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 3.2e-05 512 120 240 258048 61.788 13.0768 55.7764 408.054 538.969 539.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 660 0.001024 1024 195 1000 10944 1.2359 0.694272 16.9062 41.1182 60.0561 60.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.001024 512 90 280 8640 0.891392 0.35568 2.2689 12.9533 16.5968 16.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 3.2e-05 1024 450 560 423936 75.6859 26.8661 402.988 834.39 1340.15 1340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 6.4e-05 2048 80 1400 115200 89.5279 28.3956 559.857 834.484 1512.46 1512.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 3.2e-05 2048 400 1800 400896 157.999 55.9391 2433.68 1670.09 4317.94 4318.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000256 4096 440 1080 69984 13.9861 366.73 419.063 799.826 799.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1120 6.4e-05 2048 210 1320 262656 50.9153 28.3849 754.54 834.817 1668.82 1668.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000128 512 200 1520 148608 4.43648 3.41661 115.95 122.161 246.068 246.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000256 1024 250 640 70848 2.90458 3.41299 41.7793 104.61 152.782 152.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 3.2e-05 512 120 240 221184 62.939 12.8451 31.5355 395.802 503.394 503.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 660 0.001024 1024 195 1000 10368 1.2343 0.680064 10.8012 40.857 53.673 53.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.001024 512 90 280 8064 0.87664 0.350208 1.54624 12.6214 15.5189 15.6331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 3.2e-05 1024 450 560 414720 75.8283 26.581 256.309 828.448 1187.38 1187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 6.4e-05 2048 80 1400 110592 89.6608 28.0098 350.824 828.611 1297.29 1297.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 3.2e-05 2048 400 1800 396288 157.008 55.3713 1560.44 1657.35 3430.41 3430.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000256 4096 440 1080 69840 13.9768 238.257 418.733 671.009 671.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1120 6.4e-05 2048 210 1320 262656 51.0486 28.3976 665.71 835.471 1580.79 1580.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000128 512 200 1520 147744 4.44931 3.41539 101.235 121.88 231.081 231.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000256 1024 250 640 70848 2.91635 3.41293 37.0854 104.758 148.247 148.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 3.2e-05 512 120 240 221184 66.109 13.0849 27.9761 408.434 515.872 516.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 660 0.001024 1024 195 1000 10368 1.24038 0.683392 9.40611 42.0004 53.4279 53.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.001024 512 90 280 8640 0.89824 0.356704 1.58317 13.0581 16.0241 16.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 3.2e-05 1024 450 560 414720 77.1275 26.8756 226.177 835.179 1165.57 1165.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 6.4e-05 2048 80 1400 110592 90.8651 28.3447 309.352 835.446 1264.19 1264.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 3.2e-05 2048 400 1800 400896 158.134 56.0239 1394.06 1670.12 3278.57 3278.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000256 4096 440 1080 69768 13.9735 211.285 418.961 644.262 644.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1120 6.4e-05 2048 210 1320 258048 50.8498 28.0004 580.637 828.873 1488.53 1488.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000128 512 200 1520 147456 4.43139 3.41197 90.738 121.389 220.072 220.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000256 1024 250 640 70848 2.90406 3.41043 33.0224 104.882 144.295 144.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 3.2e-05 512 120 240 221184 62.9151 12.8307 25.6516 395.833 497.5 497.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 660 0.001024 1024 195 1000 9216 1.22461 0.665696 7.73082 39.2236 48.9455 49.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.001024 512 90 280 6912 0.907904 0.349824 1.41958 12.7128 15.5146 15.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 3.2e-05 1024 450 560 405504 75.333 26.2284 197.136 816.127 1115.04 1115.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 6.4e-05 2048 80 1400 101376 90.1369 27.7094 252.711 817.07 1187.81 1187.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 3.2e-05 2048 400 1800 387072 155.98 54.7369 1195.38 1632.08 3038.41 3038.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000256 4096 440 1080 69696 13.9738 188.518 420.74 623.278 623.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1120 6.4e-05 2048 210 1320 264960 50.8154 28.3402 1097.03 838.826 2015.18 2015.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000128 512 200 1520 148480 4.4471 3.41606 166.649 122.688 297.3 297.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000256 1024 250 640 71200 2.90589 3.41402 60.2136 104.81 171.414 171.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 3.2e-05 512 120 240 266240 61.5822 13.1618 54.0105 412.578 541.602 541.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 660 0.001024 1024 195 1000 10560 1.23782 0.684032 15.1844 42.4469 59.6495 59.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.001024 512 90 280 8960 0.890624 0.356832 2.28522 13.0982 16.7591 16.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 3.2e-05 1024 450 560 424960 75.901 26.9198 377.876 838.529 1319.43 1319.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 6.4e-05 2048 80 1400 117760 89.114 28.3702 537.834 838.688 1494.19 1494.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 3.2e-05 2048 400 1800 404480 157.7 56.1335 2297.49 1676.84 4188.4 4188.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000256 4096 440 1080 69920 13.9798 344.485 422.12 780.631 780.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1120 6.4e-05 2048 210 1320 263680 50.9013 28.3224 741.025 838.148 1658.57 1658.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000128 512 200 1520 147840 4.41792 3.40787 113.73 121.028 242.685 242.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000256 1024 250 640 71040 2.89869 3.40736 41.0517 104.63 152.06 152.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 3.2e-05 512 120 240 245760 63.8171 13.1461 34.6034 412.221 524.055 524.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 660 0.001024 1024 195 1000 10240 1.24563 0.69008 10.1039 42.505 54.6434 54.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.001024 512 90 280 8960 0.893088 0.366752 1.70045 13.1386 16.2267 16.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 3.2e-05 1024 450 560 419840 76.5596 27.1075 253.901 837.929 1195.71 1195.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 6.4e-05 2048 80 1400 117760 88.9704 28.2952 365.172 838.133 1320.76 1320.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 3.2e-05 2048 400 1800 399360 159.108 55.9872 1548.98 1676.26 3440.57 3440.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000256 4096 440 1080 69760 13.974 235.364 418.321 667.715 667.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1120 6.4e-05 2048 210 1320 261120 51.0274 28.4142 617.533 835.713 1532.86 1532.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000128 512 200 1520 147840 4.43238 3.4161 95.4893 121.921 225.363 225.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000256 1024 250 640 71040 2.90768 3.41846 34.4063 104.818 145.624 145.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 3.2e-05 512 120 240 245760 63.8925 13.1687 29.186 412.663 519.187 519.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 660 0.001024 1024 195 1000 10560 1.24518 0.693632 9.2887 42.6395 53.964 54.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.001024 512 90 280 7680 0.925248 0.362496 1.4737 13.2036 16.0887 16.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 3.2e-05 1024 450 560 414720 75.2567 26.4754 211.654 825.097 1138.7 1138.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 6.4e-05 2048 80 1400 107520 89.8671 27.9404 281.03 825.387 1224.42 1224.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 3.2e-05 2048 400 1800 384000 159.475 55.224 1249.47 1649.96 3114.37 3114.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000256 4096 440 1080 69600 13.9674 196.774 418.292 629.077 629.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1120 6.4e-05 2048 210 1320 256000 50.7906 27.9755 599.631 825.637 1504.21 1504.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000128 512 200 1520 147200 4.42227 3.40752 91.5102 120.756 220.196 220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000256 1024 250 640 70400 2.89398 3.41194 33.798 104.495 144.672 144.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 3.2e-05 512 120 240 163840 67.1868 12.6386 19.4122 385.24 484.744 484.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 660 0.001024 1024 195 1000 10240 1.25814 0.694144 8.32122 39.3986 49.7747 49.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.001024 512 90 280 7680 0.864512 0.342016 1.54467 12.4031 15.2813 15.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 3.2e-05 1024 450 560 409600 75.9604 26.4433 203.084 825.39 1131.09 1131.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 6.4e-05 2048 80 1400 112640 88.4975 27.9036 291.424 826.244 1234.25 1234.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 3.2e-05 2048 400 1800 389120 158.063 55.1629 1249.51 1650.21 3113.18 3113.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000256 4096 440 1080 69440 13.9571 199.584 417.872 631.46 631.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1120 6.4e-05 2048 210 1320 264192 50.796 28.4405 1029.24 837.235 1945.88 1946.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000128 512 200 1520 148224 4.42205 3.4128 155.629 122.317 285.884 285.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000256 1024 250 640 71232 2.90125 3.4087 56.521 104.863 167.769 167.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 3.2e-05 512 120 240 270336 60.9608 13.1469 51.611 412.546 538.531 538.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 660 0.001024 1024 195 1000 10752 1.23114 0.68608 14.7749 42.4955 59.2876 59.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.001024 512 90 280 9216 0.88496 0.359232 2.29392 13.107 16.7676 16.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 3.2e-05 1024 450 560 423936 74.9539 26.7257 352.657 832.975 1287.54 1287.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 6.4e-05 2048 80 1400 113664 89.2687 28.181 488.545 833.15 1439.34 1439.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 3.2e-05 2048 400 1800 399360 157.173 55.6687 2142.18 1665.75 4021.01 4021.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000256 4096 440 1080 69888 13.9796 325.951 418.985 758.96 759.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1120 6.4e-05 2048 210 1320 261120 50.8285 28.1798 726.088 832.865 1638.13 1638.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000128 512 200 1520 148224 4.428 3.41002 110.85 122.952 241.743 241.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000256 1024 250 640 70656 2.89792 3.40787 40.2984 104.415 151.09 151.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 3.2e-05 512 120 240 245760 60.1238 12.8348 33.6589 395.821 502.707 502.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 660 0.001024 1024 195 1000 10752 1.24176 0.6896 10.6124 41.1712 53.814 53.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.001024 512 90 280 7680 0.88624 0.35216 1.54886 12.6496 15.5632 15.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 3.2e-05 1024 450 560 417792 74.7922 26.6117 249.442 824.358 1175.41 1175.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 6.4e-05 2048 80 1400 110592 88.9122 27.919 339.718 825.16 1281.9 1282.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 3.2e-05 2048 400 1800 393216 156.745 55.1411 1504.46 1648.66 3365.25 3365.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000256 4096 440 1080 69696 13.9676 231.834 418.206 664.051 664.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1120 6.4e-05 2048 210 1320 258048 50.8338 28.0353 591.749 829.591 1500.38 1500.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000128 512 200 1520 147456 4.43514 3.40749 92.0452 121.49 221.482 221.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000256 1024 250 640 70848 2.9009 3.40992 33.6744 104.873 144.933 145.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 3.2e-05 512 120 240 221184 62.8911 12.8331 26.0344 396.169 498.201 498.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 660 0.001024 1024 195 1000 9216 1.22294 0.667936 7.8321 40.3 50.1214 50.2146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.001024 512 90 280 6912 0.905888 0.35056 1.4449 12.7208 15.551 15.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 3.2e-05 1024 450 560 405504 75.3294 26.2541 200.568 817.008 1119.37 1119.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 6.4e-05 2048 80 1400 101376 90.1504 27.6719 257.63 817.905 1193.55 1193.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 3.2e-05 2048 400 1800 387072 155.995 54.6317 1221.11 1633.46 3065.43 3065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000256 4096 440 1080 69696 13.9781 191.408 422.016 627.45 627.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1120 6.4e-05 2048 210 1320 258048 50.6046 27.9593 558.221 825.155 1462.11 1462.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000128 512 200 1520 147456 4.4343 3.41533 86.3854 120.876 215.215 215.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000256 1024 250 640 70656 2.90394 3.41101 31.5829 104.671 142.641 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 3.2e-05 512 120 240 196608 65.9591 12.8475 21.8847 395.964 496.924 497.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 660 0.001024 1024 195 1000 9216 1.23466 0.674112 7.32758 40.4048 49.7457 49.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.001024 512 90 280 6144 0.932 0.35152 1.39859 12.7792 15.589 15.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 3.2e-05 1024 450 560 417792 74.7501 26.4377 193.779 824.629 1119.81 1119.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 6.4e-05 2048 80 1400 110592 89.0195 27.904 266.77 825.137 1209.02 1209.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 3.2e-05 2048 400 1800 393216 156.809 55.0195 1162.9 1649.07 3024.04 3024.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000256 4096 440 1080 69504 13.9699 178.02 418.226 610.259 610.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1120 6.4e-05 2048 210 1320 264000 51.0602 28.3757 1067.6 837.773 1984.98 1985.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000128 512 200 1520 148400 4.46019 3.42096 162.649 121.482 292.113 292.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000256 1024 250 640 71200 2.92432 3.42202 59.0281 104.936 170.382 170.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 3.2e-05 512 120 240 256000 62.8199 13.1836 50.9326 412.553 539.762 539.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 660 0.001024 1024 195 1000 10800 1.23978 0.691552 15.1541 41.4495 58.631 58.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.001024 512 90 280 8800 0.898336 0.359328 2.24426 13.1083 16.7388 16.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 3.2e-05 1024 450 560 422400 75.53 26.8191 367.78 833.337 1303.68 1303.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 6.4e-05 2048 80 1400 115200 89.2172 28.3359 514.668 833.518 1465.93 1466.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 3.2e-05 2048 400 1800 396800 158.65 55.8528 2212.71 1683.34 4110.8 4110.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000256 4096 440 1080 69900 13.9817 337.394 419.074 770.495 770.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1120 6.4e-05 2048 210 1320 262400 50.9463 28.2646 724.163 833.892 1637.44 1637.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000128 512 200 1520 148000 4.46253 3.41946 110.942 122.072 240.998 241.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000256 1024 250 640 70800 2.90611 3.41197 40.2845 104.527 151.2 151.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 3.2e-05 512 120 240 256000 62.852 13.1812 34.8485 412.542 523.692 523.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 660 0.001024 1024 195 1000 10400 1.2487 0.690176 10.269 41.5223 53.8318 53.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.001024 512 90 280 8000 0.920064 0.366752 1.62054 13.1778 16.2093 16.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 3.2e-05 1024 450 560 409600 76.1287 26.6164 244.007 824.85 1171.83 1172.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 6.4e-05 2048 80 1400 108800 89.7352 28.0455 330.683 825.106 1273.76 1273.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 3.2e-05 2048 400 1800 384000 159.7 55.3883 1455.53 1650.27 3321.13 3321.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000256 4096 440 1080 69800 13.9776 229.057 419.066 662.145 662.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1120 6.4e-05 2048 210 1320 264000 51.1516 28.4242 631.152 838.472 1549.37 1549.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000128 512 200 1520 146400 4.44461 3.41382 95.2205 121.719 224.9 225.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000256 1024 250 640 70200 2.91776 3.41558 34.6597 104.419 145.485 145.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 3.2e-05 512 120 240 230400 65.9386 13.1888 28.2363 412.717 520.347 520.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 660 0.001024 1024 195 1000 10800 1.25357 0.6968 9.56826 41.6645 53.2831 53.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.001024 512 90 280 7200 0.94272 0.362496 1.55027 13.25 16.2309 16.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 3.2e-05 1024 450 560 403200 76.9996 26.5175 207.591 825.189 1136.51 1136.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 6.4e-05 2048 80 1400 105600 90.7395 27.9777 279.442 825.587 1223.94 1224.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 3.2e-05 2048 400 1800 384000 159.794 55.2069 1266.29 1650.15 3131.68 3131.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000256 4096 440 1080 69600 13.9694 203.948 418.619 636.581 636.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1120 6.4e-05 2048 210 1320 256000 50.8395 28.0226 563.098 825.031 1467.15 1467.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000128 512 200 1520 147200 4.44016 3.41616 87.8591 120.899 216.715 216.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000256 1024 250 640 70400 2.90624 3.41466 32.2401 104.715 143.347 143.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 3.2e-05 512 120 240 204800 68.9969 13.7299 23.3146 412.364 518.673 518.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 660 0.001024 1024 195 1000 8000 1.19616 0.644128 7.17949 39.6423 48.7572 48.8514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.001024 512 90 280 3200 0.862976 0.306944 1.13914 11.1576 13.5954 13.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 3.2e-05 1024 450 560 409600 76.0617 26.4785 194.81 824.491 1122.05 1122.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 6.4e-05 2048 80 1400 102400 91.0421 27.9569 249.605 825.012 1193.8 1193.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 3.2e-05 2048 400 1800 384000 159.526 55.1336 1160.59 1648.78 3024.27 3024.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000256 4096 440 1080 69600 13.9822 184.343 418.736 617.106 617.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1120 6.4e-05 2048 210 1296 265216 50.6699 28.363 866.939 838.601 1784.75 1784.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000128 512 200 1488 148736 4.43296 3.40992 131.177 113.556 252.675 252.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000256 1024 250 624 71616 2.90666 3.41907 46.8794 104.969 158.247 158.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 480 3.2e-05 512 120 240 221184 68.4324 13.3407 59.9035 418.112 560.055 560.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 660 0.001024 1024 195 1008 11392 1.23149 0.694272 12.8995 43.2457 58.1691 58.2636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 0.001024 512 90 288 8960 0.897888 0.361216 2.74054 13.2393 17.3656 17.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1190 3.2e-05 1024 450 528 413696 77.5 26.8794 462.661 838.568 1405.83 1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 6.4e-05 2048 80 1392 120832 88.0786 28.3054 440.396 843.621 1410.72 1410.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 3.2e-05 2048 400 1824 413696 154.867 55.9816 1909.07 1676.93 3797.07 3797.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.000256 4096 440 1056 70208 14.0108 277.126 419.486 710.669 710.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1120 6.4e-05 2048 210 1296 265216 50.7431 28.3286 557.733 838.012 1474.99 1475.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000128 512 200 1488 148736 4.43392 3.40992 84.8645 122.497 215.306 215.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000256 1024 250 624 71424 2.90608 3.4128 30.7964 104.756 141.945 142.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 480 3.2e-05 512 120 240 212992 69.4443 13.3509 57.7151 417.716 558.502 558.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 660 0.001024 1024 195 1008 11264 1.23907 0.69648 8.49232 42.2282 52.7563 52.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 0.001024 512 90 288 8704 0.908384 0.362688 2.49622 13.2509 17.1453 17.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1190 3.2e-05 1024 450 528 409600 77.9728 26.8246 524.756 835.197 1464.97 1465.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 340 6.4e-05 2048 80 1392 118784 88.3861 28.2857 281.262 835.248 1233.37 1233.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 3.2e-05 2048 400 1824 409600 155.6 56.0005 1214.24 1670.17 3096.23 3096.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1970 0.000256 4096 440 1056 70144 13.9861 546.662 418.974 979.668 979.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1120 6.4e-05 2048 210 1296 264192 50.8026 28.3738 460.89 837.306 1377.54 1377.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000128 512 200 1488 148224 4.43014 3.41245 69.9092 122.293 200.148 200.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1650 0.000256 1024 250 624 71424 2.91203 3.70301 83.8807 104.872 195.444 195.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 480 3.2e-05 512 120 240 196608 70.0236 13.1441 53.9439 412.527 549.912 550.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 660 0.001024 1024 195 1008 11136 1.22307 0.686176 6.99952 41.4897 50.4981 50.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 470 0.001024 512 90 288 8448 0.90112 0.3584 2.78182 13.1089 17.2765 17.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1190 3.2e-05 1024 450 528 405504 78.0298 26.7285 518.712 833.056 1456.75 1456.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 340 6.4e-05 2048 80 1392 116736 88.4891 28.1596 608.235 833.305 1558.38 1558.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 3.2e-05 2048 400 1824 405504 155.741 55.6605 996.46 1665.9 2873.98 2874.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1970 0.000256 4096 440 1056 70080 13.9879 547.342 419.092 980.467 980.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1120 6.4e-05 2048 210 1296 264960 50.9741 28.6024 834.753 837.79 1752.29 1752.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000128 512 200 1488 148800 4.44826 3.41802 127.795 122.737 258.502 258.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000256 1024 250 624 71600 2.92592 3.42426 45.2216 104.877 156.519 156.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 3.2e-05 512 120 240 215040 69.5375 13.4061 52.2087 418.984 554.412 554.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 660 0.001024 1024 195 1008 11200 1.2345 0.694272 12.4367 42.1347 56.5991 56.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.001024 512 90 288 8640 0.899104 0.358784 1.75882 13.0596 16.2014 16.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 3.2e-05 1024 450 528 412160 77.823 26.9451 281.436 837.731 1224.15 1224.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 6.4e-05 2048 80 1392 120320 88.5907 28.4454 425.404 837.783 1380.42 1380.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 3.2e-05 2048 400 1824 412160 155.884 56.1271 1851.32 1676.68 3740.25 3740.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.000256 4096 440 1056 70200 13.9959 264.896 419.072 698.006 698.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1120 6.4e-05 2048 210 1296 264960 50.7945 28.5801 547.417 837.939 1464.91 1465.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000128 512 200 1488 148800 4.43376 3.41789 83.3722 122.486 213.812 213.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000256 1024 250 624 71360 2.90611 3.41258 29.9975 104.721 141.112 141.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 3.2e-05 512 120 240 204800 69.2915 13.1642 46.1091 412.171 541.007 541.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 660 0.001024 1024 195 1008 10880 1.22986 0.686592 8.01782 42.4909 52.5248 52.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 0.001024 512 90 288 8320 0.901984 0.3584 1.30995 13.0881 15.7892 15.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1190 3.2e-05 1024 450 528 409600 78.0964 26.9271 192.44 837.825 1135.5 1135.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 6.4e-05 2048 80 1392 120320 88.4138 28.3841 279.343 837.917 1234.25 1234.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 3.2e-05 2048 400 1824 409600 156.647 56.0998 1199.22 1677.06 3089.25 3089.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.000256 4096 440 1056 70160 13.9941 172.798 419.076 605.912 605.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1120 6.4e-05 2048 210 1296 263040 50.9935 28.3996 444.201 834.405 1358.17 1358.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000128 512 200 1488 148320 4.45114 3.41363 69.2808 122.079 199.327 199.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000256 1024 250 624 71520 2.92864 3.42723 24.6712 104.857 135.954 136.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 480 3.2e-05 512 120 240 184320 71.7656 13.1808 43.6438 412.099 540.955 541.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 660 0.001024 1024 195 1008 11040 1.23216 0.688 7.00102 42.5328 51.5547 51.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 0.001024 512 90 288 8640 0.900224 0.360448 2.36179 13.1108 16.861 16.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1190 3.2e-05 1024 450 528 407040 78.4793 26.8698 397.768 834.244 1337.58 1337.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 6.4e-05 2048 80 1392 119040 88.5534 28.422 225.921 834.381 1177.47 1177.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 3.2e-05 2048 400 1824 407040 156.629 56.0128 975.759 1668.26 2856.88 2857.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.000256 4096 440 1056 70080 13.9988 143.534 418.808 576.386 576.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1120 6.4e-05 2048 210 1296 264192 50.838 28.3443 1162.09 836.471 2077.91 2078.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000128 512 200 1488 148608 4.43034 3.4128 174.641 122.307 304.893 304.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000256 1024 250 624 71616 2.90544 3.41789 64.4487 104.848 175.692 175.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 3.2e-05 512 120 240 208896 68.4216 13.1606 46.3107 412.15 540.314 540.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 660 0.001024 1024 195 1008 11328 1.23325 0.69296 17.5598 41.5562 61.1421 61.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.001024 512 90 288 8832 0.888832 0.358816 2.47587 13.0747 16.9242 17.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 3.2e-05 1024 450 528 411648 77.588 26.8945 396.351 836.406 1337.46 1337.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 6.4e-05 2048 80 1392 119808 88.3962 28.3137 591.021 836.468 1544.39 1544.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 3.2e-05 2048 400 1824 411648 155.311 55.9882 2574.89 1672.63 4459.06 4459.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000256 4096 440 1056 70176 13.9858 364.738 418.989 797.757 797.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1120 6.4e-05 2048 210 1296 264192 50.8121 28.2886 731.381 836.734 1647.39 1647.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000128 512 200 1488 148224 4.42736 3.41338 112.968 122.235 243.145 243.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000256 1024 250 624 71424 2.90157 3.40979 40.3479 104.8 151.534 151.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 3.2e-05 512 120 240 196608 69.8909 13.1557 60.6472 412.242 556.216 556.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 660 0.001024 1024 195 1008 11136 1.22557 0.68688 11.021 41.5243 54.5581 54.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.001024 512 90 288 8448 0.902592 0.36 1.51469 13.0986 16.0025 16.1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 3.2e-05 1024 450 528 405504 77.6468 26.7261 244.082 832.476 1181.15 1181.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 6.4e-05 2048 80 1392 116736 88.4302 28.1387 362.766 832.601 1312.13 1312.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 3.2e-05 2048 400 1824 405504 155.734 55.681 1591.86 1664.76 3468.28 3468.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.000256 4096 440 1056 70080 13.991 231.1 418.8 663.938 663.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1120 6.4e-05 2048 210 1296 262656 50.8955 28.3012 587.621 834.88 1501.87 1502.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000128 512 200 1488 148608 4.43869 3.42096 92.4514 122.18 222.591 222.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000256 1024 250 624 71136 2.90278 3.41309 32.5926 104.593 143.573 143.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 3.2e-05 512 120 240 184320 67.4822 13.7937 58.216 395.743 535.498 535.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 660 0.001024 1024 195 1008 10944 1.22208 0.683712 8.88026 40.9452 51.831 51.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 0.001024 512 90 288 8064 0.876096 0.347136 1.35965 12.6158 15.3239 15.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 3.2e-05 1024 450 528 405504 77.1306 26.5815 197.992 828.322 1130.24 1130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 6.4e-05 2048 80 1392 115200 88.4325 28.0023 290.179 828.485 1235.29 1235.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 3.2e-05 2048 400 1824 405504 154.435 55.6098 1286.33 1657.34 3153.94 3154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.000256 4096 440 1056 69984 13.9849 187.406 418.564 619.998 620.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1120 6.4e-05 2048 210 1296 261120 50.8775 28.2811 494.398 832.581 1406.3 1406.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000128 512 200 1488 148224 4.43632 3.40784 77.942 121.916 207.803 207.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000256 1024 250 624 71040 2.89997 3.40582 27.4692 104.377 138.224 138.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 480 3.2e-05 512 120 240 147456 72.2001 12.8304 43.9488 395.683 524.93 525.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 660 0.001024 1024 195 1008 10752 1.23904 0.690176 7.64896 40.215 49.8912 49.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 0.001024 512 90 288 7680 0.885216 0.348448 1.21242 12.6462 15.2217 15.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1190 3.2e-05 1024 450 528 393216 78.2454 26.4369 491.344 824.084 1420.32 1420.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 6.4e-05 2048 80 1392 110592 88.9341 27.8831 235.17 824.333 1176.51 1176.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 3.2e-05 2048 400 1824 393216 156.708 55.1158 1054.93 1647.95 2914.92 2915.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.000256 4096 440 1056 69888 13.9713 158.17 418.2 590.399 590.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1120 6.4e-05 2048 210 1296 264320 50.9723 28.3609 1076.14 837.194 1992.84 1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000128 512 200 1488 148736 4.44877 3.41747 163.127 122.421 293.514 293.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000256 1024 250 624 71568 2.92643 3.42765 59.722 104.97 171.121 171.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 3.2e-05 512 120 240 215040 68.1196 13.2221 44.9354 413.86 540.411 540.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 660 0.001024 1024 195 1008 11200 1.23245 0.688384 16.2486 41.538 59.8068 59.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.001024 512 90 288 8960 0.89584 0.3584 2.37578 13.1236 16.8804 16.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 3.2e-05 1024 450 528 412160 77.6629 26.9209 368.649 837.106 1310.56 1310.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 6.4e-05 2048 80 1392 120064 88.5367 28.3817 549.573 837.231 1503.91 1504.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 3.2e-05 2048 400 1824 412160 155.417 56.0502 2380.58 1674 4266.29 4266.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000256 4096 440 1056 70168 13.9846 337.82 419.342 771.193 771.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1120 6.4e-05 2048 210 1296 263424 50.9803 28.4609 680.89 836.642 1597.14 1597.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000128 512 200 1488 148288 4.4312 3.41213 106.925 121.163 236.036 236.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000256 1024 250 624 71456 2.90931 3.4119 37.7876 104.806 148.99 149.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 3.2e-05 512 120 240 200704 67.6499 13.0662 27.7615 403.943 512.693 512.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 660 0.001024 1024 195 1008 11200 1.23018 0.690176 10.3852 41.8351 54.2425 54.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.001024 512 90 288 8064 0.890944 0.356096 1.53248 12.8529 15.7628 15.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 3.2e-05 1024 450 528 408576 78.0694 26.8964 232.217 836.493 1173.9 1174.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 6.4e-05 2048 80 1392 118272 88.8627 28.3636 343.122 836.618 1297.15 1297.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 3.2e-05 2048 400 1824 408576 156.373 56.0701 1492.21 1672.82 3377.72 3377.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000256 4096 440 1056 70112 13.9834 216.521 418.992 649.541 649.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1120 6.4e-05 2048 210 1296 263424 51.0997 28.4283 559.426 837.568 1476.7 1476.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000128 512 200 1488 148512 4.44189 3.41722 87.126 122.355 217.439 217.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000256 1024 250 624 71232 2.92454 3.65568 31.1726 104.979 142.804 142.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 3.2e-05 512 120 240 172032 71.108 13.0787 19.9307 404.366 508.76 508.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 660 0.001024 1024 195 1008 10752 1.22246 0.677504 8.11363 40.2876 50.3985 50.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.001024 512 90 288 8064 0.901696 0.355296 1.50893 12.9077 15.8022 15.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 3.2e-05 1024 450 528 408576 78.1945 26.9258 189.936 837.366 1132.64 1132.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 6.4e-05 2048 80 1392 118272 89.0405 28.3791 282.324 837.55 1237.48 1237.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 3.2e-05 2048 400 1824 408576 156.687 56.0394 1227.36 1674.49 3114.82 3114.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.000256 4096 440 1056 70056 13.9999 178.434 419.39 611.874 611.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1120 6.4e-05 2048 210 1296 261632 51.1316 28.2952 503.37 837.752 1420.72 1420.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000128 512 200 1488 147840 4.44765 3.40787 78.2295 123.466 209.654 209.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000256 1024 250 624 70784 2.89779 3.40378 28.1524 104.457 138.983 139.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 3.2e-05 512 120 240 172032 66.3032 12.6381 47.0445 385.174 511.435 511.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 660 0.001024 1024 195 1008 10752 1.22106 0.680128 7.44144 39.8852 49.328 49.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.001024 512 90 288 7168 0.873312 0.34128 1.22038 12.3399 14.8998 15.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 3.2e-05 1024 450 528 401408 77.4064 26.5175 169.501 827.838 1101.47 1101.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 6.4e-05 2048 80 1392 114688 88.294 28.0863 248.526 828.119 1193.22 1193.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 3.2e-05 2048 400 1824 401408 155.155 55.3328 1086.99 1655.47 2953.18 2953.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.000256 4096 440 1056 69888 13.9796 160.994 418.854 593.871 593.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1120 6.4e-05 2048 210 1296 265216 50.7247 28.4242 1047.79 837.913 1965.02 1965.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000128 512 200 1488 148736 4.44122 3.41216 157.847 122.481 288.282 288.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000256 1024 250 624 71424 2.90253 3.40938 57.5607 104.749 168.692 168.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 3.2e-05 512 120 240 212992 69.177 13.3549 43.8573 417.662 544.321 544.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 660 0.001024 1024 195 1008 11264 1.23696 0.698272 15.6911 42.1221 59.8485 59.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.001024 512 90 288 8704 0.904704 0.361056 2.14995 13.2497 16.7937 16.9022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 3.2e-05 1024 450 528 409600 77.63 26.8716 352.759 835.07 1292.54 1292.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 6.4e-05 2048 80 1392 118784 88.4548 28.2363 526.706 835.154 1478.74 1478.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 3.2e-05 2048 400 1824 409600 155.573 55.8927 2291.13 1671.56 4174.4 4174.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000256 4096 440 1056 70144 13.9872 327.883 418.92 760.834 760.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1120 6.4e-05 2048 210 1296 264192 50.6946 28.2913 678.065 835.518 1592.75 1592.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000128 512 200 1488 147968 4.43248 3.40768 100.562 121.947 230.449 230.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000256 1024 250 624 71168 2.90595 3.41117 37.2997 104.658 148.345 148.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 3.2e-05 512 120 240 196608 71.1361 13.3432 26.451 417.695 528.892 529.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 660 0.001024 1024 195 1008 10752 1.22195 0.681184 9.6097 41.5292 53.1424 53.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.001024 512 90 288 7168 0.892736 0.345504 1.37325 12.6051 15.3446 15.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 3.2e-05 1024 450 528 409600 77.6718 26.8156 227.974 835.137 1167.81 1167.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 6.4e-05 2048 80 1392 118784 88.3911 28.284 341.924 835.306 1294.09 1294.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 3.2e-05 2048 400 1824 409600 155.658 55.8859 1481.63 1670.82 3364.22 3364.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000256 4096 440 1056 70016 13.9811 213.172 418.563 645.759 645.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1120 6.4e-05 2048 210 1296 261120 50.8573 28.3039 562.227 833.443 1475 1475.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000128 512 200 1488 148224 4.43638 3.40992 81.4552 122.013 211.415 211.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000256 1024 250 624 71040 2.89792 3.40378 31.356 104.485 142.213 142.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 3.2e-05 512 120 240 147456 72.1334 12.8369 17.4435 396.101 498.79 498.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 660 0.001024 1024 195 1008 10752 1.23722 0.691712 8.52403 41.1886 51.7431 51.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.001024 512 90 288 7680 0.886272 0.347296 1.33248 12.6602 15.3495 15.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 3.2e-05 1024 450 528 393216 78.1813 26.5155 184.938 825.275 1115.13 1115.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 6.4e-05 2048 80 1392 110592 88.9501 27.9255 267.071 825.168 1209.31 1209.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 3.2e-05 2048 400 1824 393216 156.715 55.1067 1187.23 1649.66 3048.95 3049.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000256 4096 440 1056 69888 13.9878 179.514 418.57 612.116 612.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1120 6.4e-05 2048 210 1296 262144 50.9242 28.3283 497.268 835.672 1412.36 1412.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000128 512 200 1488 147456 4.44234 3.41104 71.1647 122.044 201.164 201.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000256 1024 250 624 71168 2.90298 3.41184 28.062 104.831 139.279 139.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 3.2e-05 512 120 240 131072 73.7255 12.8393 13.7606 395.819 496.421 496.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 660 0.001024 1024 195 1008 10240 1.20538 0.668256 7.33706 39.1756 48.4841 48.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.001024 512 90 288 6144 0.920736 0.350464 1.32141 12.6922 15.4122 15.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 3.2e-05 1024 450 528 409600 77.6781 26.8286 169.377 835.326 1109.42 1109.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 6.4e-05 2048 80 1392 114688 89.5003 28.2685 244.521 836.174 1198.65 1198.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 3.2e-05 2048 400 1824 409600 155.673 55.8581 1088.87 1670.45 2971.08 2971.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000256 4096 440 1056 69888 13.977 158.972 420.854 593.851 593.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1120 6.4e-05 2048 210 1296 264960 50.9228 28.3708 1020.05 838.264 1937.78 1937.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000128 512 200 1488 148608 4.43914 3.41811 156.677 111.991 276.628 276.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000256 1024 250 624 71568 2.92074 3.42358 55.8473 104.972 167.237 167.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 3.2e-05 512 120 240 202752 68.3408 13.0787 40.6604 408.441 530.795 530.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 660 0.001024 1024 195 1008 11232 1.22992 0.690176 15.616 42.2425 59.8766 59.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.001024 512 90 288 8640 0.892704 0.356064 2.23718 12.9649 16.5772 16.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 3.2e-05 1024 450 528 410112 77.6674 26.8626 340.489 835.07 1280.31 1280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 6.4e-05 2048 80 1392 119808 88.2719 28.3989 520.241 835.225 1472.33 1472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 3.2e-05 2048 400 1824 410112 155.393 55.9498 2253.83 1670.61 4136.03 4136.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000256 4096 440 1056 70128 13.9753 324.745 419.223 757.989 758.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1120 6.4e-05 2048 210 1296 262656 50.9224 28.3341 704.827 834.672 1618.92 1619.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000128 512 200 1488 148608 4.43536 3.41606 109.369 122.182 239.504 239.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000256 1024 250 624 71136 2.90826 3.41011 38.9331 104.591 149.914 149.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 3.2e-05 512 120 240 184320 67.4632 12.8471 25.9736 395.736 502.286 502.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 660 0.001024 1024 195 1008 10944 1.22067 0.684032 10.7097 39.7998 52.5172 52.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.001024 512 90 288 8064 0.877312 0.35264 1.60275 12.6265 15.5848 15.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 3.2e-05 1024 450 528 405504 77.0829 26.5823 236.145 828.293 1168.32 1168.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 6.4e-05 2048 80 1392 115200 88.4193 27.9999 348.267 828.477 1293.35 1293.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 3.2e-05 2048 400 1824 405504 154.402 55.3977 1542.54 1657.08 3409.65 3409.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000256 4096 440 1056 69984 13.9838 223.439 418.484 655.951 656.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1120 6.4e-05 2048 210 1296 262656 51.0525 28.3261 598.322 834.895 1512.77 1512.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000128 512 200 1488 147744 4.44733 3.41622 92.6554 121.959 222.589 222.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000256 1024 250 624 71280 2.91846 3.41997 33.3687 104.684 144.464 144.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 3.2e-05 512 120 240 165888 72.8203 13.0814 20.615 408.143 514.933 515.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 660 0.001024 1024 195 1008 10368 1.24323 0.684448 8.67552 42.0311 52.7333 52.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.001024 512 90 288 8640 0.89728 0.36032 1.57952 13.0497 16.0146 16.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 3.2e-05 1024 450 528 400896 79.0333 26.8759 199.52 834.556 1140.2 1140.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 6.4e-05 2048 80 1392 117504 88.9793 28.397 302.529 834.834 1254.93 1255.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 3.2e-05 2048 400 1824 400896 158.047 55.9391 1292.25 1669.89 3176.37 3176.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000256 4096 440 1056 69984 13.9825 189.902 418.865 622.795 622.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1120 6.4e-05 2048 210 1296 258048 50.847 28.0191 589.792 829.855 1498.68 1498.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000128 512 200 1488 147456 4.43859 3.40899 91.5147 122.59 222.052 222.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000256 1024 250 624 70848 2.90432 3.40992 33.5378 104.886 144.814 144.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 3.2e-05 512 120 240 147456 72.1188 12.8333 18.2754 396.213 499.715 499.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 660 0.001024 1024 195 1008 10368 1.20205 0.669696 9.42454 40.2956 51.6915 51.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.001024 512 90 288 6912 0.908704 0.349952 1.66979 12.7327 15.7861 15.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 3.2e-05 1024 450 528 387072 77.818 26.2299 192.286 816.905 1113.46 1113.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 6.4e-05 2048 80 1392 110592 87.6962 27.6383 285.972 817.287 1218.79 1218.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 3.2e-05 2048 400 1824 387072 156.093 54.8902 1253.22 1633.62 3098.07 3098.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000256 4096 440 1056 69696 13.9796 191.461 418.104 623.59 623.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1120 6.4e-05 2048 210 1296 264960 50.8059 28.3484 1011.37 837.989 1928.68 1928.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000128 512 200 1488 148800 4.43248 3.41606 153.869 122.462 284.281 284.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000256 1024 250 624 71360 2.90762 3.41402 55.1794 104.71 166.285 166.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 3.2e-05 512 120 240 204800 68.971 13.1649 40.401 412.092 534.898 535.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 660 0.001024 1024 195 1008 10880 1.22813 0.688128 14.6698 41.3424 58.0279 58.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.001024 512 90 288 8320 0.900928 0.357536 2.23674 13.0863 16.7109 16.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 3.2e-05 1024 450 528 409600 78.0949 26.9206 336.051 837.671 1278.95 1279.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 6.4e-05 2048 80 1392 120320 88.44 28.3111 517.223 837.793 1471.96 1472.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 3.2e-05 2048 400 1824 409600 156.632 56.0863 2219.44 1675.15 4107.54 4107.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000256 4096 440 1056 70160 13.9984 321.675 419.017 754.735 754.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1120 6.4e-05 2048 210 1296 263680 50.8898 28.3486 722.212 837.98 1639.61 1639.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000128 512 200 1488 147840 4.42778 3.40886 109.75 121.042 238.731 238.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000256 1024 250 624 71040 2.89632 3.40899 39.7242 104.592 150.692 150.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 3.2e-05 512 120 240 204800 68.9108 13.1451 29.2135 412.141 523.679 523.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 660 0.001024 1024 195 1008 10880 1.23818 0.688128 10.5189 41.4437 53.9882 54.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.001024 512 90 288 7680 0.923104 0.36864 1.72029 13.1397 16.278 16.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 3.2e-05 1024 450 528 409600 77.9949 26.8801 243.04 837.752 1185.88 1186.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 6.4e-05 2048 80 1392 117760 88.945 28.2944 362.74 837.963 1318.13 1318.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 3.2e-05 2048 400 1824 409600 156.364 56.116 1593.06 1675.3 3481.09 3481.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000256 4096 440 1056 70080 13.9957 229.124 418.988 662.152 662.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1120 6.4e-05 2048 210 1296 261120 51.0612 28.3256 589.669 835.733 1504.96 1505.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000128 512 200 1488 147840 4.43002 3.41914 91.7956 123.023 222.768 222.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000256 1024 250 624 71040 2.90525 3.4161 32.81 104.824 144.026 144.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 3.2e-05 512 120 240 184320 71.3591 13.1656 22.6032 412.715 520.111 520.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 660 0.001024 1024 195 1008 10560 1.24723 0.692224 8.88829 42.6374 53.5651 53.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.001024 512 90 288 7680 0.926368 0.360544 1.45629 13.2082 16.0831 16.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 3.2e-05 1024 450 528 399360 77.4445 26.4684 196.582 825.092 1125.8 1125.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 6.4e-05 2048 80 1392 115200 87.7133 27.9218 294.63 825.41 1235.87 1236.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 3.2e-05 2048 400 1824 399360 155.168 55.1486 1281.56 1650.01 3142.13 3142.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000256 4096 440 1056 69840 13.9755 189.032 418.628 621.68 621.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1120 6.4e-05 2048 210 1296 256000 50.7951 27.9545 541.877 825.664 1446.46 1446.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000128 512 200 1488 147200 4.4248 3.40787 85.0323 120.771 213.736 213.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000256 1024 250 624 70400 2.89546 3.40723 30.9275 104.477 141.777 141.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 3.2e-05 512 120 240 163840 67.2016 12.64 18.8405 385.161 484.109 484.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 660 0.001024 1024 195 1008 10240 1.26128 0.69632 7.97901 39.3853 49.4203 49.5127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 0.001024 512 90 288 5120 0.92368 0.34208 1.40122 12.3998 15.1925 15.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 3.2e-05 1024 450 528 389120 78.9516 26.4379 178.989 825.037 1109.64 1109.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 6.4e-05 2048 80 1392 112640 88.4729 28.1088 269.604 825.434 1211.81 1211.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 3.2e-05 2048 400 1824 389120 158.045 55.106 1164.42 1651.08 3028.89 3029.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000256 4096 440 1056 69760 13.9793 175.393 418.539 607.954 608.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1120 6.4e-05 2048 210 1300 265728 50.6452 28.3177 912.142 837.815 1829.09 1829.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000128 512 200 1500 148608 4.42544 3.41197 136.859 121.731 266.528 266.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000256 1024 250 650 71360 2.90688 3.42214 51.2944 104.875 162.57 162.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 480 3.2e-05 512 120 250 204800 70.2882 13.3529 58.9308 417.637 560.478 560.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 660 0.001024 1024 195 1000 11136 1.23811 0.695904 13.2954 43.2364 58.5658 58.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 0.001024 512 90 300 8704 0.904768 0.3616 2.76442 13.2254 17.3853 17.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1190 3.2e-05 1024 450 550 407552 78.4925 26.8888 470.08 837.781 1413.46 1413.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 6.4e-05 2048 80 1400 115712 89.5381 28.3774 446.785 837.797 1402.69 1402.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 3.2e-05 2048 400 1800 409600 156.448 56.0064 1941.03 1675.32 3829.02 3829.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.000256 4096 440 1050 70240 14.0084 288.652 419.02 721.725 721.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1120 6.4e-05 2048 210 1300 265216 50.7623 28.3443 579.921 837.906 1497.1 1497.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000128 512 200 1500 148480 4.43376 3.41197 88.3387 121.404 217.693 217.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000256 1024 250 650 71168 2.9023 3.40992 33.0451 104.746 144.173 144.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 480 3.2e-05 512 120 250 196608 71.3888 13.3434 55.9661 417.664 558.64 558.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 660 0.001024 1024 195 1000 11008 1.24355 0.694688 8.63952 41.168 51.8484 51.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 0.001024 512 90 300 8704 0.9064 0.362592 2.65715 13.2489 17.3049 17.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1190 3.2e-05 1024 450 550 405504 78.6272 26.8206 522.312 835.07 1463.04 1463.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 340 6.4e-05 2048 80 1400 114688 89.4341 28.2569 283.857 835.135 1236.87 1237.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 3.2e-05 2048 400 1800 405504 156.943 55.8505 1229.33 1669.98 3112.33 3112.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1970 0.000256 4096 440 1050 70208 13.9922 536.244 419.032 969.315 969.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1120 6.4e-05 2048 210 1300 264192 50.7811 28.307 476.464 837.213 1392.93 1393.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000128 512 200 1500 148224 4.42432 3.40822 72.8229 123.327 204.084 204.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1650 0.000256 1024 250 650 71232 2.90816 3.40992 88.3665 104.861 199.621 199.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 480 3.2e-05 512 120 250 196608 70.0878 13.1528 56.8112 412.491 552.814 553.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 660 0.001024 1024 195 1000 10752 1.2329 0.687904 7.04758 42.5294 51.5993 51.6923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 470 0.001024 512 90 300 8448 0.90096 0.3584 2.94029 13.1052 17.4292 17.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1190 3.2e-05 1024 450 550 399360 78.8802 26.7288 517.151 832.961 1455.94 1456.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 340 6.4e-05 2048 80 1400 113664 89.4239 28.287 606.113 833.072 1557.09 1557.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 3.2e-05 2048 400 1800 405504 155.744 55.6872 1009.59 1666.34 2887.58 2887.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1970 0.000256 4096 440 1050 70176 13.9856 534.062 419.314 967.407 967.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1120 6.4e-05 2048 210 1300 265600 50.8639 28.3957 844.812 838.624 1762.86 1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000128 512 200 1500 148640 4.45059 3.41811 128.9 123.847 260.716 260.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000256 1024 250 650 71360 2.92042 3.42835 47.5827 104.979 158.983 159.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 3.2e-05 512 120 250 204800 70.8015 13.4088 51.1572 419.411 555.046 555.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 660 0.001024 1024 195 1000 11040 1.23802 0.691168 12.4834 43.2541 57.7668 57.8574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.001024 512 90 300 8320 0.902752 0.3584 1.79366 13.0704 16.2528 16.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 3.2e-05 1024 450 550 407040 78.5841 26.9432 280.401 838.568 1224.71 1224.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 6.4e-05 2048 80 1400 115200 89.9736 28.3688 413.155 838.619 1370.3 1370.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 3.2e-05 2048 400 1800 409600 156.932 56.1373 1822.17 1678.3 3713.77 3713.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.000256 4096 440 1050 70240 13.9899 264.111 419.462 697.608 697.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1120 6.4e-05 2048 210 1300 264960 50.7809 28.3521 541.364 838.741 1459.41 1459.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000128 512 200 1500 148480 4.44144 3.41792 82.6352 122.566 213.158 213.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000256 1024 250 650 71200 2.91021 3.83219 30.8355 105.194 142.847 142.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 3.2e-05 512 120 250 184320 71.7559 13.1634 42.5251 412.564 540.275 540.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 660 0.001024 1024 195 1000 10880 1.22918 0.688128 7.94051 42.5049 52.4585 52.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 0.001024 512 90 300 8320 0.903776 0.364832 1.35622 13.0975 15.8473 15.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1190 3.2e-05 1024 450 550 404480 78.7612 26.9189 188.398 838.627 1132.92 1133.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 6.4e-05 2048 80 1400 115200 89.8051 28.3136 265.935 838.705 1222.95 1223.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 3.2e-05 2048 400 1800 409600 156.632 56.0865 1167.88 1677.04 3057.85 3058.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.000256 4096 440 1050 70160 13.9814 169.23 419.41 602.665 602.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1120 6.4e-05 2048 210 1300 263040 50.9814 28.3222 449.171 834.618 1363.26 1363.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000128 512 200 1500 148320 4.45139 3.41629 69.5783 122.096 199.641 199.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000256 1024 250 650 71280 2.9287 3.42771 25.8661 104.883 137.182 137.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 480 3.2e-05 512 120 250 184320 71.7236 13.1757 44.9029 412.201 542.271 542.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 660 0.001024 1024 195 1000 10560 1.24093 0.689632 6.63757 41.4918 50.1617 50.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 0.001024 512 90 300 7680 0.923872 0.359296 2.22125 13.1156 16.7446 16.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1190 3.2e-05 1024 450 550 399360 79.6116 26.8645 395.913 834.444 1337.05 1337.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 6.4e-05 2048 80 1400 111360 90.6146 28.302 214.731 835.12 1168.95 1169.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 3.2e-05 2048 400 1800 407040 156.646 56.0354 969.813 1668.91 2851.62 2851.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.000256 4096 440 1050 70080 13.996 143.012 418.691 575.741 575.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1120 6.4e-05 2048 210 1300 263680 50.8828 28.4197 386.99 838.852 1305.32 1305.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000128 512 200 1500 147840 4.42381 3.41482 59.6418 122.188 189.772 189.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000256 1024 250 650 71040 2.90202 3.40928 22.2592 104.702 133.344 133.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 480 3.2e-05 512 120 250 163840 74.3611 13.1564 39.0692 412.572 539.434 539.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 660 0.001024 1024 195 1000 10880 1.23664 0.692224 5.85744 42.6163 50.5033 50.5965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 0.001024 512 90 300 7680 0.919904 0.3608 2.27907 13.1524 16.8427 16.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1190 3.2e-05 1024 450 550 399360 79.9984 26.8805 438.747 838.654 1384.51 1384.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 6.4e-05 2048 80 1400 112640 90.3373 28.2995 187.399 838.825 1145.05 1145.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 3.2e-05 2048 400 1800 409600 156.369 55.9967 837.39 1677.07 2727.04 2727.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1970 0.000256 4096 440 1050 70080 14.0042 467.844 419.304 901.199 901.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1120 6.4e-05 2048 210 1300 264960 50.7916 28.3814 1150.78 836.476 2066.6 2066.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000128 512 200 1500 148608 4.43453 3.41197 172.209 122.288 302.443 302.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000256 1024 250 650 71328 2.90906 3.41299 65.8316 104.856 177.081 177.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 3.2e-05 512 120 250 196608 69.853 13.156 44.7333 412.152 540.164 540.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 660 0.001024 1024 195 1000 11136 1.23766 0.687584 17.1544 41.5561 60.737 60.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.001024 512 90 300 8448 0.897376 0.358336 2.30006 13.0662 16.7444 16.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 3.2e-05 1024 450 550 405504 78.4895 26.8981 384.122 836.418 1326.15 1326.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 6.4e-05 2048 80 1400 115200 89.6295 28.6268 564.26 836.843 1527.23 1527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 3.2e-05 2048 400 1800 408576 156.351 55.9845 2479.67 1672.64 4364.88 4365.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000256 4096 440 1050 70224 13.9903 357.761 419.013 790.81 790.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1120 6.4e-05 2048 210 1300 264192 50.7916 28.3358 714.976 836.408 1630.68 1630.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000128 512 200 1500 148224 4.43037 3.40995 110.206 121.121 239.273 239.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000256 1024 250 650 71232 2.90618 3.41402 40.6973 104.761 151.849 151.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 3.2e-05 512 120 250 196608 69.8825 13.1492 61.0791 412.074 556.455 556.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 660 0.001024 1024 195 1000 10752 1.23264 0.68608 10.4417 41.4446 53.9087 54.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.001024 512 90 300 8448 0.9016 0.366464 1.5368 13.0963 16.0276 16.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 3.2e-05 1024 450 550 399360 78.4754 26.7528 234.392 832.666 1172.51 1172.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 6.4e-05 2048 80 1400 113664 89.1981 28.1377 347.453 832.265 1297.25 1297.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 3.2e-05 2048 400 1800 405504 155.739 55.6666 1526.62 1664.08 3402.35 3402.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.000256 4096 440 1050 70176 13.9919 223.24 418.908 656.184 656.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1120 6.4e-05 2048 210 1300 262656 50.8996 28.3688 580.43 835.468 1495.33 1495.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000128 512 200 1500 148608 4.4368 3.41971 90.489 122.257 220.704 220.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000256 1024 250 650 70848 2.91021 3.41402 33.3626 104.696 144.455 144.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 3.2e-05 512 120 250 147456 72.2295 12.8492 47.1131 396.123 528.578 528.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 660 0.001024 1024 195 1000 10368 1.23056 0.682592 8.49536 40.9645 51.4711 51.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.001024 512 90 300 6912 0.90176 0.348096 1.38419 12.6302 15.3914 15.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 3.2e-05 1024 450 550 396288 78.3783 26.5818 190.194 829.086 1124.46 1124.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 6.4e-05 2048 80 1400 110592 89.6548 28.0928 276.039 829.275 1223.24 1223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 3.2e-05 2048 400 1800 396288 157.005 55.544 1219.05 1657.97 3089.81 3089.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.000256 4096 440 1050 70128 13.9928 183.126 419.418 616.58 616.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1120 6.4e-05 2048 210 1300 261120 50.8497 28.414 490.854 833.526 1403.8 1403.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000128 512 200 1500 148224 4.43187 3.4087 77.151 122.004 207.096 207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000256 1024 250 650 70656 2.89917 3.40582 28.1805 104.493 139.05 139.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 480 3.2e-05 512 120 250 147456 72.2085 12.8384 44.1008 396.142 525.556 525.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 660 0.001024 1024 195 1000 10752 1.24118 0.688896 7.52864 40.2292 49.7894 49.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 0.001024 512 90 300 7680 0.887648 0.347328 1.24026 12.6608 15.2601 15.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1190 3.2e-05 1024 450 550 393216 78.1908 26.4351 176.793 825.019 1106.66 1106.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 6.4e-05 2048 80 1400 110592 88.9181 27.9357 234.429 825.813 1177.29 1177.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 3.2e-05 2048 400 1800 393216 156.761 55.076 1030.17 1649.84 2892.06 2892.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.000256 4096 440 1050 70080 13.9892 156.556 419.41 590.002 590.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1120 6.4e-05 2048 210 1300 265216 50.8944 28.3501 1060.07 836.465 1975.95 1976.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000128 512 200 1500 148512 4.44653 3.41619 158.749 122.304 289.022 289.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000256 1024 250 650 71344 2.91878 3.42646 60.7081 104.881 172.009 172.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 3.2e-05 512 120 250 186368 71.4594 13.2204 39.8384 413.506 538.296 538.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 660 0.001024 1024 195 1000 10976 1.23341 0.689472 15.6529 41.5076 59.1848 59.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.001024 512 90 300 8512 0.90496 0.360192 2.30538 13.1113 16.8091 16.9182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 3.2e-05 1024 450 550 404992 78.7634 26.9251 355.368 836.369 1297.64 1297.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 6.4e-05 2048 80 1400 114688 89.9908 28.4443 517.443 836.439 1472.51 1472.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 3.2e-05 2048 400 1800 408576 156.635 56.2116 2279.8 1673.61 4166.51 4166.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000256 4096 440 1050 70224 13.9832 329.728 419.04 762.796 762.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1120 6.4e-05 2048 210 1300 265216 50.7382 28.3446 675.413 836.972 1591.64 1591.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000128 512 200 1500 148288 4.43238 3.41654 105.516 122.229 235.699 235.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000256 1024 250 650 71232 2.91226 3.41059 38.5049 104.828 149.73 149.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 3.2e-05 512 120 250 172032 71.0892 13.0691 24.7025 404.022 513.154 513.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 660 0.001024 1024 195 1000 10752 1.23811 0.6904 10.0662 40.7909 52.8878 52.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.001024 512 90 300 8064 0.89408 0.360064 1.57347 12.8564 15.8096 15.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 3.2e-05 1024 450 550 401408 79.0484 27.1688 223.625 836.65 1166.71 1166.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 6.4e-05 2048 80 1400 114688 89.7827 28.3234 329.686 836.769 1284.75 1284.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 3.2e-05 2048 400 1800 408576 156.381 56.0013 1445.85 1673.26 3331.73 3331.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000256 4096 440 1050 70112 13.9796 210.409 418.835 643.267 643.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1120 6.4e-05 2048 210 1300 263424 51.0866 28.5184 549.267 837.503 1466.54 1466.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000128 512 200 1500 147840 4.46099 3.42157 85.3204 122.326 215.627 215.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000256 1024 250 650 71232 2.9225 3.42778 31.8471 104.968 143.236 143.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 3.2e-05 512 120 250 172032 71.1268 13.0716 20.3274 404.325 509.115 509.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 660 0.001024 1024 195 1000 10080 1.23264 0.676992 7.60518 41.339 50.9505 51.0448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.001024 512 90 300 8064 0.903424 0.354304 1.53894 12.8994 15.8196 15.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 3.2e-05 1024 450 550 397824 79.8807 26.9292 181.393 837.261 1125.68 1125.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 6.4e-05 2048 80 1400 112896 90.5881 28.5106 266.38 837.488 1223.16 1223.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 3.2e-05 2048 400 1800 408576 156.627 56.0922 1184.71 1674.35 3072.01 3072.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000256 4096 440 1050 70056 13.9796 173.615 419.111 606.749 606.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1120 6.4e-05 2048 210 1300 265216 50.6804 28.2934 499.311 836.943 1415.39 1415.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000128 512 200 1500 147840 4.44278 3.41242 76.6072 122.28 206.845 206.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000256 1024 250 650 70784 2.89741 3.40669 28.5919 104.353 139.323 139.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 3.2e-05 512 120 250 114688 73.2535 12.6383 31.8495 384.8 502.813 503.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 660 0.001024 1024 195 1000 9856 1.23405 0.68 6.75888 38.8245 47.6003 47.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.001024 512 90 300 7168 0.87312 0.342496 1.23501 12.3276 14.9028 15.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 3.2e-05 1024 450 550 387072 79.5495 26.521 159.05 827.031 1092.37 1092.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 6.4e-05 2048 80 1400 107520 90.1179 28.0108 230.297 827.315 1175.93 1176.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 3.2e-05 2048 400 1800 401408 155.136 55.2593 1047.27 1653.87 2911.77 2911.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.000256 4096 440 1050 69888 13.9732 155.87 418.151 588.037 588.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1120 6.4e-05 2048 210 1300 265216 50.7229 28.3505 1049.21 837.888 1966.35 1966.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000128 512 200 1500 148480 4.4367 3.40992 158.478 122.456 288.885 288.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000256 1024 250 650 71168 2.90733 3.41197 59.3289 104.744 170.465 170.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 3.2e-05 512 120 250 196608 71.0998 13.3448 42.013 417.644 544.374 544.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 660 0.001024 1024 195 1000 11008 1.24237 0.696736 15.3351 43.1756 60.5518 60.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.001024 512 90 300 8704 0.907648 0.362112 2.23178 13.2495 16.8811 16.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 3.2e-05 1024 450 550 405504 78.26 27.1583 347.26 835.199 1288.1 1288.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 6.4e-05 2048 80 1400 114688 89.475 28.3108 511.72 835.134 1464.83 1464.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 3.2e-05 2048 400 1800 405504 156.974 55.9558 2233.03 1669.89 4116.09 4116.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000256 4096 440 1050 70208 13.9939 326.667 421.968 762.674 762.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1120 6.4e-05 2048 210 1300 264192 50.6941 28.3062 678.368 835.328 1592.86 1593.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000128 512 200 1500 147968 4.43478 3.41341 101.633 121.929 231.515 231.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000256 1024 250 650 70912 2.90406 3.40579 38.699 104.657 149.737 149.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 3.2e-05 512 120 250 196608 71.158 13.3492 27.765 417.7 530.241 530.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 660 0.001024 1024 195 1000 10240 1.22954 0.681984 9.35392 41.5299 52.8956 52.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.001024 512 90 300 7168 0.89472 0.346368 1.43994 12.6071 15.4133 15.5238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 3.2e-05 1024 450 550 401408 78.7856 26.8256 223.273 835.155 1164.26 1164.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 6.4e-05 2048 80 1400 114688 89.4641 28.3091 332.359 835.295 1285.61 1285.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 3.2e-05 2048 400 1800 401408 157.834 56.0138 1431.21 1670.78 3316.07 3316.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000256 4096 440 1050 70144 13.9944 212.991 419.027 646.056 646.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1120 6.4e-05 2048 210 1300 261120 50.8681 28.3535 571.427 833.513 1484.33 1484.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000128 512 200 1500 148224 4.43139 3.40858 84.6811 122.022 214.644 214.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000256 1024 250 650 70656 2.89309 3.40234 32.9871 104.496 143.85 143.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 3.2e-05 512 120 250 147456 72.1318 12.8263 18.312 396.134 499.67 499.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 660 0.001024 1024 195 1000 10752 1.23846 0.688992 8.67315 40.1389 50.8395 50.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.001024 512 90 300 7680 0.885856 0.347104 1.41315 12.6578 15.4273 15.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 3.2e-05 1024 450 550 393216 78.2076 26.4375 187.083 825.005 1116.95 1117.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 6.4e-05 2048 80 1400 110592 88.9588 27.8979 272.701 825.261 1215.01 1215.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 3.2e-05 2048 400 1800 393216 156.735 55.1066 1184.62 1649.83 3046.52 3046.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000256 4096 440 1050 70080 13.992 180.892 419.412 614.343 614.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1120 6.4e-05 2048 210 1300 262144 50.9264 28.4686 507.791 835.783 1423.14 1423.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000128 512 200 1500 147456 4.4425 3.41222 73.1425 122.029 203.129 203.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000256 1024 250 650 70656 2.90195 3.40758 29.3668 104.844 140.593 140.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 3.2e-05 512 120 250 131072 73.7136 12.8342 14.5845 395.866 497.263 497.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 660 0.001024 1024 195 1000 9216 1.2215 0.669696 6.8689 40.2347 49.0949 49.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.001024 512 90 300 6144 0.925888 0.350912 1.38688 12.6892 15.4865 15.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 3.2e-05 1024 450 550 393216 80.0683 26.8206 166.78 835.433 1109.31 1109.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 6.4e-05 2048 80 1400 114688 89.495 28.3221 250.479 835.761 1204.24 1204.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 3.2e-05 2048 400 1800 393216 160.424 56.0209 1050.21 1671.51 2938.4 2938.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000256 4096 440 1050 69888 13.9796 160.92 418.445 593.387 593.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1120 6.4e-05 2048 210 1300 264960 50.9145 28.3648 1070.54 838.28 1988.26 1988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000128 512 200 1500 148608 4.44909 3.41507 163.959 122.063 293.988 294.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000256 1024 250 650 71280 2.92154 3.42698 61.015 104.973 172.41 172.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 3.2e-05 512 120 250 184320 70.5784 13.0765 40.074 408.549 532.546 532.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 660 0.001024 1024 195 1000 10944 1.23706 0.692384 15.6278 42.1941 59.85 59.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.001024 512 90 300 8064 0.901152 0.354304 2.26877 12.9639 16.6137 16.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 3.2e-05 1024 450 550 405504 78.3512 26.8666 353.272 835.083 1293.79 1293.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 6.4e-05 2048 80 1400 112896 90.2127 28.3705 516.688 835.949 1471.41 1471.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 3.2e-05 2048 400 1800 405504 156.986 55.9627 2284.71 1670.24 4168.13 4168.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000256 4096 440 1050 70200 13.9899 336.265 419.372 769.67 769.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1120 6.4e-05 2048 210 1300 262656 50.9038 28.3333 755.939 835.382 1670.73 1670.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000128 512 200 1500 148608 4.44106 3.41811 116.52 123.3 247.777 247.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000256 1024 250 650 70848 2.90406 3.41197 43.2931 104.682 154.362 154.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 3.2e-05 512 120 250 147456 72.1575 12.841 23.3561 396.073 504.694 504.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 660 0.001024 1024 195 1000 10368 1.2305 0.680576 11.0382 40.8759 53.9256 54.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.001024 512 90 300 6912 0.897664 0.352224 1.68723 12.6261 15.6913 15.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 3.2e-05 1024 450 550 396288 78.4005 26.5708 246.513 828.993 1180.69 1180.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 6.4e-05 2048 80 1400 110592 89.6834 28.1362 359.314 829.507 1306.83 1306.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 3.2e-05 2048 400 1800 396288 156.96 55.4478 1590.36 1657.79 3460.79 3460.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000256 4096 440 1050 70128 13.9868 238.358 419.363 671.751 671.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1120 6.4e-05 2048 210 1300 262656 51.0497 28.344 623.196 834.939 1537.7 1537.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000128 512 200 1500 147744 4.44426 3.41779 96.2298 121.843 226.035 226.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000256 1024 250 650 70848 2.92256 3.41811 35.5533 104.698 146.664 146.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 3.2e-05 512 120 250 165888 72.851 13.0836 22.2494 408.178 516.63 516.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 660 0.001024 1024 195 1000 10368 1.24426 0.684288 9.28333 41.9838 53.2927 53.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.001024 512 90 300 6912 0.935456 0.358176 1.45382 13.0526 15.9274 16.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 3.2e-05 1024 450 550 400896 79.0004 26.8698 206.672 834.64 1147.39 1147.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 6.4e-05 2048 80 1400 110592 90.89 28.4359 297.528 834.92 1251.96 1252.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 3.2e-05 2048 400 1800 400896 158.115 55.9697 1326.95 1669.72 3210.99 3211.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000256 4096 440 1050 69984 13.9819 197.23 418.664 629.92 629.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1120 6.4e-05 2048 210 1300 258048 50.8256 28.0365 582.67 828.873 1490.57 1490.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000128 512 200 1500 147456 4.42995 3.40954 90.8861 121.415 220.241 220.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000256 1024 250 650 70848 2.9047 3.40787 34.3525 104.782 145.515 145.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 3.2e-05 512 120 250 147456 72.0799 12.8328 18.8082 395.829 499.816 500.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 660 0.001024 1024 195 1000 9216 1.22842 0.670656 7.9392 39.2245 49.1608 49.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.001024 512 90 300 6912 0.909024 0.348512 1.69286 12.7177 15.7941 15.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 3.2e-05 1024 450 550 387072 77.7948 26.2295 190.431 816.127 1110.79 1110.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 6.4e-05 2048 80 1400 101376 90.1184 27.7116 260.303 816.494 1194.81 1194.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 3.2e-05 2048 400 1800 387072 156.019 54.6926 1214.03 1632.05 3057.04 3057.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000256 4096 440 1050 69984 13.9899 186.979 419.002 620.014 620.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1120 6.4e-05 2048 210 1300 259200 51.5149 28.3735 536.48 835.171 1451.71 1451.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000128 512 200 1500 146880 4.46426 3.42016 83.1168 121.986 213.09 213.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000256 1024 250 650 70560 2.92326 3.42426 31.1372 104.872 142.428 142.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 3.2e-05 512 120 250 92160 72.6176 11.9167 11.5329 371.129 467.469 467.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 660 0.001024 1024 195 1000 10080 1.23878 0.680192 8.41795 38.6828 49.1186 49.2114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 0.001024 512 90 300 5760 0.8792 0.332096 1.5679 11.9867 14.8971 15.0139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 3.2e-05 1024 450 550 391680 80.5292 26.8861 175.934 834.689 1118.26 1118.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 6.4e-05 2048 80 1400 103680 92.0905 28.3633 244.506 835.151 1200.31 1200.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 3.2e-05 2048 400 1800 391680 160.999 56.0886 1124.25 1669.14 3010.71 3010.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000256 4096 440 1050 69840 13.9878 170.65 418.589 603.268 603.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1120 6.4e-05 2048 210 1300 264960 50.7753 28.3333 1038.97 837.836 1956.09 1956.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000128 512 200 1500 148480 4.43488 3.41811 160.143 122.452 290.553 290.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000256 1024 250 650 71200 2.90406 3.4119 59.0578 104.716 170.163 170.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 3.2e-05 512 120 250 184320 71.3766 13.1652 39.043 412.201 536.057 536.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 660 0.001024 1024 195 1000 10880 1.23123 0.68608 14.9947 41.3763 58.3915 58.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.001024 512 90 300 8320 0.903712 0.358624 2.34874 13.0856 16.8255 16.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 3.2e-05 1024 450 550 404480 78.7484 26.9254 342.38 837.707 1285.98 1286.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 6.4e-05 2048 80 1400 115200 89.8344 28.4389 509.696 837.818 1465.99 1466.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 3.2e-05 2048 400 1800 409600 156.576 56.0681 2243.87 1676.18 4132.92 4133.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000256 4096 440 1050 70160 13.9801 325.796 418.789 758.611 758.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1120 6.4e-05 2048 210 1300 263680 50.9083 28.3812 713.809 838.755 1632.02 1632.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000128 512 200 1500 147840 4.4167 3.4096 108.996 123.226 240.145 240.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000256 1024 250 650 71040 2.9023 3.40877 40.7377 104.689 151.813 151.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 3.2e-05 512 120 250 163840 73.9426 13.143 24.3128 412.521 524.184 524.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 660 0.001024 1024 195 1000 10880 1.23613 0.686464 10.3673 42.5253 54.9141 55.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.001024 512 90 300 7680 0.925088 0.365728 1.78342 13.1508 16.3525 16.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 3.2e-05 1024 450 550 399360 79.4836 26.8764 233.443 838.544 1178.56 1178.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 6.4e-05 2048 80 1400 112640 90.335 28.4037 344.547 839.046 1302.52 1302.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 3.2e-05 2048 400 1800 409600 156.389 56.1974 1539.17 1676.86 3428.85 3429.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000256 4096 440 1050 70080 13.9837 223.717 419.198 656.942 656.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1120 6.4e-05 2048 210 1300 261120 51.0417 28.3414 598.698 834.749 1513 1513.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000128 512 200 1500 147840 4.43011 3.41475 92.7748 121.819 222.546 222.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000256 1024 250 650 71040 2.90214 3.41222 34.4957 104.696 145.582 145.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 3.2e-05 512 120 250 184320 71.3935 13.1666 23.719 412.188 520.733 520.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 660 0.001024 1024 195 1000 10560 1.25053 0.692224 8.82995 42.6053 53.4785 53.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.001024 512 90 300 7680 0.929152 0.362496 1.52362 13.1911 16.1318 16.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 3.2e-05 1024 450 550 384000 79.694 26.4848 191.147 824.142 1121.69 1121.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 6.4e-05 2048 80 1400 107520 89.8933 27.9654 278.877 824.429 1221.36 1221.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 3.2e-05 2048 400 1800 399360 155.14 55.12 1278.51 1648.04 3137.06 3137.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000256 4096 440 1050 69840 13.9766 191.036 417.978 623.035 623.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1120 6.4e-05 2048 210 1300 256000 50.8042 28.0258 543.047 825.551 1447.6 1447.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000128 512 200 1500 147200 4.41958 3.40787 85.2748 120.755 213.96 214.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000256 1024 250 650 70400 2.90013 3.40746 32.101 104.486 142.969 143.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 3.2e-05 512 120 250 81920 76.5791 12.6364 10.4648 385.196 485.148 485.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 660 0.001024 1024 195 1000 10240 1.25942 0.695424 8.29939 39.3879 49.7433 49.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 0.001024 512 90 300 5120 0.923456 0.343584 1.43344 12.4012 15.2278 15.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 3.2e-05 1024 450 550 389120 78.935 26.4417 178.832 825.112 1109.54 1109.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 6.4e-05 2048 80 1400 102400 90.9537 27.904 247.206 825.502 1191.75 1191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 3.2e-05 2048 400 1800 389120 158.136 55.0869 1149.49 1650.71 3013.66 3013.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000256 4096 440 1050 69760 13.984 175.505 418.395 607.928 607.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1120 6.4e-05 2048 210 1300 256000 50.8421 27.94 521.305 825.745 1426 1426.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000128 512 200 1500 147200 4.43306 3.41504 81.3942 121.021 210.364 210.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000256 1024 250 650 70400 2.91152 3.41142 30.8675 104.808 142.072 142.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 3.2e-05 512 120 250 102400 80.7171 13.1645 12.498 412.729 519.371 519.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 660 0.001024 1024 195 1000 8000 1.19414 0.64416 6.55373 39.6597 48.1505 48.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.001024 512 90 300 3200 0.863264 0.30672 1.28749 11.1695 13.7566 13.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 3.2e-05 1024 450 550 384000 79.7278 26.4683 169.909 825.223 1101.55 1101.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 6.4e-05 2048 80 1400 102400 91.0492 27.9241 237.225 825.731 1182.12 1182.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 3.2e-05 2048 400 1800 384000 159.6 55.126 1089.96 1650.24 2955.16 2955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000256 4096 440 1050 69600 13.9615 168.544 417.971 600.523 600.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1120 6.4e-05 2048 210 1320 264192 50.8258 28.5636 845.322 838.602 1763.49 1763.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000128 512 200 1500 148480 4.42742 3.41632 128.288 119.697 255.937 256.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000256 1024 250 660 71552 2.91011 3.41818 47.213 104.971 158.586 158.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 480 3.2e-05 512 120 240 237568 66.6236 13.348 61.6109 418.028 559.879 560.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 660 0.001024 1024 195 1020 10624 1.24723 0.695136 12.0503 42.2316 56.3237 56.4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 0.001024 512 90 300 7680 0.92656 0.362496 2.24112 13.2432 16.8974 17.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1190 3.2e-05 1024 450 540 425984 75.8919 26.88 451.632 839.161 1393.79 1393.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 6.4e-05 2048 80 1380 113664 90.1196 28.3136 400.587 838.634 1357.85 1358.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 3.2e-05 2048 400 1800 405504 157.446 56.0381 1794.89 1677.48 3686.08 3686.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.000256 4096 440 1080 70016 14.0119 271.604 419.411 705.072 705.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1120 6.4e-05 2048 210 1320 264192 50.8818 28.3197 555.595 838.023 1472.99 1473.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000128 512 200 1500 148480 4.43814 3.41274 84.2481 122.468 214.671 214.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000256 1024 250 660 71424 2.90397 3.41078 31.314 104.758 142.46 142.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 480 3.2e-05 512 120 240 229376 67.6357 13.3562 56.1615 417.716 555.146 555.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 660 0.001024 1024 195 1020 10496 1.25482 0.696416 7.98352 43.2719 53.3034 53.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 0.001024 512 90 300 7680 0.930848 0.370176 2.14342 13.2513 16.8197 16.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1190 3.2e-05 1024 450 540 421888 76.4996 26.8178 467.007 835.189 1405.74 1405.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 6.4e-05 2048 80 1380 112640 90.1217 28.2618 261.187 835.776 1215.53 1215.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 3.2e-05 2048 400 1800 401408 157.797 56.0005 1161.56 1670.16 3045.74 3045.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1970 0.000256 4096 440 1080 69952 14.0059 478.931 420.308 913.29 913.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1120 6.4e-05 2048 210 1320 262656 50.9688 28.3095 449.546 836.489 1365.49 1365.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000128 512 200 1500 148224 4.4288 3.40717 69.6693 122.178 199.787 199.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000256 1024 250 660 71424 2.90262 3.40992 25.8257 104.774 136.982 137.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 480 3.2e-05 512 120 240 221184 67.2783 13.15 55.9218 412.118 548.74 548.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 660 0.001024 1024 195 1020 10368 1.23738 0.687328 6.62858 42.5137 51.1654 51.2613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 0.001024 512 90 300 6912 0.93712 0.359104 2.00598 13.098 16.5286 16.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1190 3.2e-05 1024 450 540 417792 76.5778 26.7223 499.747 832.245 1435.52 1435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 340 6.4e-05 2048 80 1380 110592 90.1368 28.1597 209.167 832.348 1160 1160.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 3.2e-05 2048 400 1800 399360 157.217 55.7201 938.096 1664.26 2815.51 2815.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1970 0.000256 4096 440 1080 69888 13.9758 480.341 418.607 912.971 913.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1120 6.4e-05 2048 210 1320 262144 51.0689 28.2666 1303.45 835.341 2218.31 2218.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000128 512 200 1500 147968 4.42675 3.40854 60.1258 122.158 190.224 190.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1650 0.000256 1024 250 660 71168 2.92003 3.40582 77.8714 104.664 188.938 189.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 480 3.2e-05 512 120 240 229376 67.6994 13.3263 57.7174 417.704 556.725 556.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 660 0.001024 1024 195 1020 9728 1.2415 0.682496 5.33638 42.6434 50.0036 50.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 470 0.001024 512 90 300 6144 0.916288 0.347552 1.92973 12.6101 15.9296 16.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1190 3.2e-05 1024 450 540 417792 77.1028 26.8247 497.612 835.159 1436.92 1437.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 340 6.4e-05 2048 80 1380 110592 90.7272 28.2497 517.738 835.314 1472.22 1472.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 3.2e-05 2048 400 1800 401408 157.823 55.9291 818.314 1670.97 2703.26 2703.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1970 0.000256 4096 440 1080 69888 13.9837 478.656 418.941 911.626 911.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1120 6.4e-05 2048 210 1320 264320 50.9917 28.4912 1165.63 837.843 2083.13 2083.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000128 512 200 1500 148480 4.4551 3.41811 173.697 122.45 304.12 304.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000256 1024 250 660 71520 2.91597 3.42426 66.1287 104.882 177.423 177.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 3.2e-05 512 120 240 235520 66.9672 13.4077 82.9756 419.015 582.636 582.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 660 0.001024 1024 195 1020 10560 1.24698 0.687328 16.6439 43.2374 61.9185 62.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.001024 512 90 300 7360 0.928352 0.358528 2.06323 13.0595 16.5332 16.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 3.2e-05 1024 450 540 424960 75.9445 26.9445 409.705 837.794 1350.6 1350.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 6.4e-05 2048 80 1380 112640 90.6194 28.559 547.037 837.83 1504.24 1504.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 3.2e-05 2048 400 1800 404480 157.839 56.2945 2472.07 1677.32 4363.75 4363.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.000256 4096 440 1080 70000 13.9756 368.115 418.982 801.115 801.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1120 6.4e-05 2048 210 1320 263680 50.9488 28.3389 724.763 838.696 1642.92 1643.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000128 512 200 1500 148480 4.44093 3.42016 112.058 122.556 242.571 242.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000256 1024 250 660 71360 2.91021 3.4184 40.9645 104.815 152.179 152.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 3.2e-05 512 120 240 225280 66.5598 13.1589 71.5649 412.543 564.102 564.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 660 0.001024 1024 195 1020 10240 1.24086 0.687104 10.2395 40.4055 52.674 52.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 0.001024 512 90 300 7040 0.932704 0.358912 1.40765 13.0972 15.9229 16.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 3.2e-05 1024 450 540 424960 75.8612 26.9166 262.444 838.595 1204.03 1204.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 6.4e-05 2048 80 1380 112640 90.4366 28.3274 341.035 838.686 1298.67 1298.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 3.2e-05 2048 400 1800 404480 157.659 56.2053 1534.67 1677.94 3426.69 3426.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.000256 4096 440 1080 69920 13.9755 229.261 419.136 662.418 662.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1120 6.4e-05 2048 210 1320 263040 50.9798 28.3374 591.24 834.604 1505.33 1505.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000128 512 200 1500 148320 4.45418 3.41923 91.708 122.084 221.768 221.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000256 1024 250 660 71280 2.92701 3.42832 33.7229 104.883 145.036 145.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 480 3.2e-05 512 120 240 215040 67.8815 13.183 66.2405 412.207 559.79 559.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 660 0.001024 1024 195 1020 10080 1.25187 0.68608 8.23149 42.5382 52.8055 52.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 0.001024 512 90 300 6720 0.947424 0.362528 1.24426 13.116 15.7962 15.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1190 3.2e-05 1024 450 540 422400 76.0693 26.8743 567.815 834.453 1505.43 1505.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 6.4e-05 2048 80 1380 111360 90.5804 28.3257 275.835 834.731 1229.66 1229.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 3.2e-05 2048 400 1800 399360 158.543 55.9942 1238.41 1670.18 3123.35 3123.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.000256 4096 440 1080 69840 13.9837 188.543 418.544 621.134 621.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1120 6.4e-05 2048 210 1320 263680 50.8905 28.3395 501.526 838.316 1419.24 1419.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000128 512 200 1500 147840 4.42368 3.41034 77.9608 122.096 207.989 208.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000256 1024 250 660 71040 2.90502 3.40778 28.1852 104.61 139.181 139.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 480 3.2e-05 512 120 240 204800 68.9723 13.1453 66.7909 412.218 561.389 561.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 660 0.001024 1024 195 1020 10240 1.24723 0.692448 7.20365 41.5365 50.7784 50.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 0.001024 512 90 300 6400 0.950272 0.360288 2.4896 13.1404 17.0725 17.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1190 3.2e-05 1024 450 540 419840 76.6465 26.8821 517.9 838.17 1459.82 1459.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 6.4e-05 2048 80 1380 112640 90.3112 28.2911 236.903 838.182 1193.87 1194.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 3.2e-05 2048 400 1800 399360 159.136 55.9701 1050.18 1677.43 2942.94 2943.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.000256 4096 440 1080 69760 13.9929 160.079 418.38 592.497 592.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1120 6.4e-05 2048 210 1320 263424 50.9557 28.3341 1066.34 837.153 1982.95 1983.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000128 512 200 1500 148416 4.43638 3.41629 159.044 114.131 281.128 281.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000256 1024 250 660 71520 2.91021 3.41606 60.6596 104.938 171.996 172.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 3.2e-05 512 120 240 233472 65.5186 13.1625 48.819 412.543 540.309 540.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 660 0.001024 1024 195 1020 10560 1.2473 0.689984 15.4284 41.6428 59.1061 59.1994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.001024 512 90 300 7296 0.925344 0.357376 1.97517 13.0834 16.4661 16.5728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 3.2e-05 1024 450 540 423936 75.8907 26.8947 375.839 837.093 1315.93 1316.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 6.4e-05 2048 80 1380 112128 90.5843 28.2964 500.806 837.199 1457.07 1457.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 3.2e-05 2048 400 1800 402432 157.843 56.0699 2262.34 1673.98 4150.48 4150.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000256 4096 440 1080 69984 13.9823 336.024 419.269 769.319 769.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1120 6.4e-05 2048 210 1320 262656 50.9446 28.3505 669.062 837.41 1585.93 1586.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000128 512 200 1500 148224 4.42557 3.40662 106.122 122.295 236.35 236.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000256 1024 250 660 71424 2.90749 3.50307 38.2089 104.891 149.583 149.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 3.2e-05 512 120 240 221184 67.1142 13.3427 60.6988 412.567 553.994 554.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 660 0.001024 1024 195 1020 10368 1.23891 0.687744 9.77504 42.5401 54.342 54.4338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.001024 512 90 300 6912 0.938432 0.359936 1.42979 13.111 15.962 16.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 3.2e-05 1024 450 540 417792 75.9793 26.7235 231.608 833.141 1167.66 1167.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 6.4e-05 2048 80 1380 110592 90.1141 28.1568 310.074 833.568 1262.1 1262.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 3.2e-05 2048 400 1800 399360 157.22 55.8088 1405.74 1666.08 3285.08 3285.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.000256 4096 440 1080 69888 13.9758 211.678 419.075 644.772 644.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1120 6.4e-05 2048 210 1320 262656 50.9238 28.322 549.156 835.467 1464.04 1464.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000128 512 200 1500 148032 4.45744 3.42221 85.7671 121.205 214.953 215.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000256 1024 250 660 71136 2.90202 3.41427 30.9535 104.692 142.038 142.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 3.2e-05 512 120 240 184320 67.558 12.8512 50.9592 396.107 527.749 527.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 660 0.001024 1024 195 1020 9792 1.24442 0.68432 7.52218 39.9059 49.4585 49.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.001024 512 90 300 5760 0.926144 0.34624 1.0503 12.6284 15.0814 15.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 3.2e-05 1024 450 540 414720 75.8425 26.581 189.115 829.089 1120.84 1121.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 6.4e-05 2048 80 1380 105984 90.7887 28.0287 244.917 829.25 1193.18 1193.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 3.2e-05 2048 400 1800 396288 157.062 55.4554 1146.34 1658.57 3017.66 3017.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.000256 4096 440 1080 69840 13.9807 174.615 419.063 607.702 607.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1120 6.4e-05 2048 210 1320 261120 50.8496 28.1781 492.917 832.691 1404.81 1404.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000128 512 200 1500 148224 4.43779 3.41197 76.6263 122.965 207.542 207.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000256 1024 250 660 71040 2.89872 3.42109 28.1513 104.393 138.936 139.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 3.2e-05 512 120 240 196608 66.114 12.8363 51.2127 395.741 526.174 526.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 660 0.001024 1024 195 1020 9984 1.25702 0.691296 6.94502 41.2771 50.2696 50.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 0.001024 512 90 300 6144 0.92 0.350144 1.2488 12.6482 15.2939 15.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 3.2e-05 1024 450 540 405504 76.4497 26.444 166.622 824.189 1093.92 1094.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 6.4e-05 2048 80 1380 104448 90.5691 27.9698 216.66 824.429 1159.82 1159.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 3.2e-05 2048 400 1800 393216 156.701 55.157 1025.97 1648.16 2886.23 2886.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.000256 4096 440 1080 69696 13.9749 158.417 418.13 590.564 590.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1120 6.4e-05 2048 210 1320 261120 51.0487 28.3427 426.11 835.509 1341.18 1341.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000128 512 200 1500 147840 4.43466 3.41405 66.9105 121.927 196.786 196.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000256 1024 250 660 71040 2.91021 3.41446 24.1868 104.795 135.379 135.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 480 3.2e-05 512 120 240 184320 71.4837 13.1665 49.4522 412.566 546.936 547.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 660 0.001024 1024 195 1020 9600 1.27078 0.694176 6.13859 42.7377 50.9399 51.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 0.001024 512 90 300 5760 0.973184 0.368448 1.13011 13.2037 15.7968 15.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1190 3.2e-05 1024 450 540 414720 75.3595 26.4684 478.693 824.882 1405.61 1405.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 6.4e-05 2048 80 1380 107520 89.8695 27.9284 194.985 825.196 1138.16 1138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 3.2e-05 2048 400 1800 384000 159.485 55.1445 869.779 1650.19 2734.81 2734.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.000256 4096 440 1080 69600 13.9715 135.236 418.226 567.491 567.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1120 6.4e-05 2048 210 1320 263424 51.0753 28.3732 1019.51 836.477 1935.6 1935.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000128 512 200 1500 148288 4.45005 3.42381 157.127 122.413 287.515 287.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000256 1024 250 660 71456 2.92045 3.42704 57.8934 104.877 169.192 169.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 3.2e-05 512 120 240 229376 66.3232 13.2219 47.0492 413.582 540.443 540.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 660 0.001024 1024 195 1020 10304 1.24349 0.688224 14.4265 41.586 58.0432 58.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.001024 512 90 300 7616 0.923104 0.358912 1.88394 13.1132 16.4061 16.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 3.2e-05 1024 450 540 422912 76.0785 26.9233 356.826 836.413 1296.45 1296.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 6.4e-05 2048 80 1380 112896 90.5985 28.3956 482 836.524 1437.7 1437.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 3.2e-05 2048 400 1800 404992 157.64 56.0418 2169.57 1672.61 4056.1 4056.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000256 4096 440 1080 70000 13.9838 323.144 419.047 756.219 756.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1120 6.4e-05 2048 210 1320 263424 50.9668 28.3955 649.271 836.781 1565.58 1565.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000128 512 200 1500 147840 4.4424 3.41085 100.367 122.215 230.536 230.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000256 1024 250 660 71232 2.90285 3.41587 36.8462 104.823 148.061 148.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 3.2e-05 512 120 240 200704 67.6306 13.0638 26.9546 404.013 511.929 512.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 660 0.001024 1024 195 1020 10304 1.2465 0.689504 9.38454 41.8403 53.261 53.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.001024 512 90 300 7168 0.913856 0.351232 1.29664 12.8558 15.543 15.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 3.2e-05 1024 450 540 422912 76.0113 26.9039 226.728 836.642 1166.5 1166.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 6.4e-05 2048 80 1380 111104 90.8182 28.3873 302.149 836.775 1258.31 1258.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 3.2e-05 2048 400 1800 401408 158.156 55.9979 1362.36 1673.05 3249.79 3249.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000256 4096 440 1080 69888 13.9724 206.195 420.909 641.121 641.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1120 6.4e-05 2048 210 1320 263424 51.0777 28.3568 545.718 836.742 1462.07 1462.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000128 512 200 1500 147840 4.46141 3.42115 84.6712 122.233 214.89 214.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000256 1024 250 660 71232 2.92022 3.42566 31.2152 104.875 142.506 142.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 3.2e-05 512 120 240 215040 65.8614 13.0744 24.9126 403.977 508.085 508.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 660 0.001024 1024 195 1020 9408 1.24646 0.677888 6.9967 40.2599 49.2801 49.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.001024 512 90 300 6720 0.929088 0.355712 1.21635 12.8859 15.5201 15.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 3.2e-05 1024 450 540 419328 76.7972 26.9252 191.281 836.533 1131.75 1131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 6.4e-05 2048 80 1380 112896 90.6059 28.3777 258.782 836.726 1214.67 1214.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 3.2e-05 2048 400 1800 397824 159.771 56.1172 1136.31 1673.56 3025.98 3026.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000256 4096 440 1080 69888 13.9876 175.148 419.039 608.217 608.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1120 6.4e-05 2048 210 1320 261632 51.123 28.2949 477.274 837.736 1394.59 1394.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000128 512 200 1500 147840 4.44202 3.4064 73.9957 122.378 204.322 204.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000256 1024 250 660 70784 2.89792 3.40307 27.1548 104.455 137.981 138.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 3.2e-05 512 120 240 172032 66.3786 12.6341 41.7693 385.167 506.217 506.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 660 0.001024 1024 195 1020 9856 1.23366 0.67856 6.76742 39.8938 48.6747 48.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.001024 512 90 300 5376 0.912512 0.34144 1.16259 12.3356 14.8761 14.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 3.2e-05 1024 450 540 415744 75.3971 26.5175 166.273 827.811 1096.21 1096.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 6.4e-05 2048 80 1380 107520 90.1201 27.9651 216.519 828.113 1162.9 1163.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 3.2e-05 2048 400 1800 387072 159.222 55.2079 971.218 1655.43 2841.31 2841.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.000256 4096 440 1080 69664 13.9694 153.281 420.085 587.378 587.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1120 6.4e-05 2048 210 1320 259840 50.9991 28.117 420.036 829.891 1329.22 1329.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000128 512 200 1500 147840 4.4553 3.41402 65.6713 121.598 195.238 195.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000256 1024 250 660 71120 2.91763 3.42269 24.5482 104.882 135.843 135.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 3.2e-05 512 120 240 143360 70.1316 12.6555 35.7245 384.85 503.632 503.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 660 0.001024 1024 195 1020 10080 1.25558 0.690272 6.04694 40.2521 48.3448 48.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.001024 512 90 300 4480 0.939968 0.342016 1.29043 12.365 15.0596 15.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 3.2e-05 1024 450 540 394240 77.1014 26.3198 140.675 817.499 1061.81 1061.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 6.4e-05 2048 80 1380 98560 91.2864 27.7155 177.316 817.864 1114.37 1114.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 3.2e-05 2048 400 1800 376320 160.038 54.7512 833.075 1635.62 2683.72 2683.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.000256 4096 440 1080 69720 13.9775 134.973 419.083 568.076 568.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1120 6.4e-05 2048 210 1320 264192 50.8734 28.3032 972.226 838.614 1890.19 1890.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000128 512 200 1500 148480 4.4353 3.4111 146.591 123.66 278.199 278.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000256 1024 250 660 71424 2.90762 3.40854 54.9884 104.832 166.205 166.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 3.2e-05 512 120 240 229376 67.3486 13.3454 45.5053 418.072 544.537 544.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 660 0.001024 1024 195 1020 10496 1.25149 0.695424 13.786 43.2508 59.0849 59.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.001024 512 90 300 7680 0.928224 0.366528 1.9247 13.26 16.6055 16.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 3.2e-05 1024 450 540 421888 75.8953 26.8677 338.164 835.763 1276.9 1277.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 6.4e-05 2048 80 1380 112640 90.1266 28.2583 458.283 835.906 1412.76 1412.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 3.2e-05 2048 400 1800 401408 157.824 55.9813 2040.38 1671.51 3925.94 3926.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000256 4096 440 1080 69952 13.9817 308.104 419.197 741.326 741.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1120 6.4e-05 2048 210 1320 262144 50.9001 28.2745 658.247 836.034 1573.63 1573.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000128 512 200 1500 147968 4.43245 3.40787 96.3045 122.022 226.266 226.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000256 1024 250 660 71168 2.90768 3.41354 37.5669 104.745 148.707 148.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 3.2e-05 512 120 240 229376 67.3474 13.3437 31.0656 418.051 530.073 530.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 660 0.001024 1024 195 1020 9728 1.2425 0.67792 8.61763 41.553 52.1896 52.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.001024 512 90 300 6144 0.916768 0.352256 1.29616 12.6191 15.3098 15.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 3.2e-05 1024 450 540 417792 76.5773 26.8227 227.676 835.855 1167.14 1167.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 6.4e-05 2048 80 1380 110592 90.5613 28.2688 306.286 836.012 1261.31 1261.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 3.2e-05 2048 400 1800 401408 157.833 55.8934 1384.59 1671.53 3270.08 3270.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000256 4096 440 1080 69888 13.9837 211.164 420.85 646.041 646.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1120 6.4e-05 2048 210 1320 261120 50.8562 28.2519 546.393 833.545 1459.22 1459.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000128 512 200 1500 148224 4.43501 3.40992 79.6921 122.018 209.656 209.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000256 1024 250 660 71040 2.90157 3.40688 31.3772 104.498 142.252 142.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 3.2e-05 512 120 240 196608 65.9398 12.8347 22.5989 396.151 497.788 497.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 660 0.001024 1024 195 1020 9984 1.25869 0.690176 7.53373 40.1447 49.7235 49.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.001024 512 90 300 6144 0.921696 0.34864 1.31747 12.6669 15.3796 15.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 3.2e-05 1024 450 540 405504 76.4579 26.4375 184.654 825.05 1112.81 1112.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 6.4e-05 2048 80 1380 104448 90.593 27.8934 239.864 825.28 1183.82 1183.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 3.2e-05 2048 400 1800 393216 156.711 55.1636 1126.2 1650.58 2988.89 2989.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000256 4096 440 1080 69696 13.9658 175.344 418.554 607.907 607.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1120 6.4e-05 2048 210 1320 262144 50.931 28.3542 508.122 836.453 1424.03 1424.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000128 512 200 1500 147456 4.44176 3.41363 70.8378 122.118 200.918 201.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000256 1024 250 660 71168 2.91082 3.41002 29.2711 104.927 140.593 140.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 3.2e-05 512 120 240 196608 65.9291 12.8389 21.2845 396.213 496.534 496.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 660 0.001024 1024 195 1020 9216 1.22675 0.6672 6.43459 38.1519 46.5816 46.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 0.001024 512 90 300 6144 0.924896 0.348832 1.32726 12.7011 15.4339 15.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 3.2e-05 1024 450 540 409600 77.7048 26.825 173.023 836.102 1113.87 1114.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 6.4e-05 2048 80 1380 106496 91.269 28.2706 228.403 836.589 1184.72 1184.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 3.2e-05 2048 400 1800 393216 160.442 55.926 1036.5 1673.66 2926.76 2926.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000256 4096 440 1080 69632 13.9729 163.261 418.609 595.886 595.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1120 6.4e-05 2048 210 1320 256000 50.8156 28.0391 453.216 824.847 1357.09 1357.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000128 512 200 1500 147200 4.42774 3.40419 65.1608 120.679 193.77 193.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000256 1024 250 660 70400 2.89674 3.40378 26.365 104.396 137.134 137.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 3.2e-05 512 120 240 163840 67.1876 12.6368 16.6374 384.872 481.598 481.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 660 0.001024 1024 195 1020 10240 1.2655 0.694784 6.74592 40.4217 49.2277 49.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 0.001024 512 90 300 5120 0.9232 0.348064 1.45766 12.3896 15.2467 15.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 3.2e-05 1024 450 540 409600 75.9935 26.4479 158.333 824.606 1085.59 1085.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 6.4e-05 2048 80 1380 102400 90.9622 27.9261 201.269 824.834 1145.18 1145.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 3.2e-05 2048 400 1800 389120 157.979 55.0892 937.813 1648.64 2799.75 2799.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.000256 4096 440 1080 69440 13.9662 148.627 417.53 580.167 580.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1120 6.4e-05 2048 210 1344 262656 51.0064 28.3763 846.325 837.94 1763.82 1763.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000128 512 200 1536 148608 4.43178 3.41069 128.178 121.707 257.836 257.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000256 1024 250 640 71488 2.90634 3.42016 45.7741 104.892 157.064 157.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 480 3.2e-05 512 120 256 212992 69.4179 13.3468 56.5583 417.694 557.294 557.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 660 0.001024 1024 195 1024 10624 1.25747 0.696032 11.8498 42.1839 56.0888 56.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 0.001024 512 90 320 8704 0.905792 0.36304 2.468 13.2307 17.0934 17.2134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1190 3.2e-05 1024 450 576 415744 77.2688 26.882 452.285 837.892 1394.55 1394.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 6.4e-05 2048 80 1408 116736 89.2317 28.3184 413.311 837.98 1369.03 1369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 3.2e-05 2048 400 1792 407552 156.978 56.1687 1764.12 1675.58 3653.08 3653.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.000256 4096 440 1088 69952 14.0183 268.111 419.068 701.241 701.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1120 6.4e-05 2048 210 1344 262144 51.1899 28.458 545.079 838.478 1463.37 1463.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000128 512 200 1536 148480 4.44429 3.41494 82.4484 122.491 212.9 213.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000256 1024 250 640 71296 2.90848 3.41414 29.7057 104.817 140.918 140.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 480 3.2e-05 512 120 256 212992 69.5398 13.3489 53.5706 417.944 554.678 554.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 660 0.001024 1024 195 1024 10496 1.25408 0.697536 7.72608 42.2348 52.0143 52.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 0.001024 512 90 320 8704 0.90864 0.368512 2.39808 13.2601 17.0638 17.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1190 3.2e-05 1024 450 576 413696 77.3742 26.837 421.608 835.652 1361.69 1361.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 6.4e-05 2048 80 1408 114688 89.4232 28.2767 262.301 835.721 1215.9 1216.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 3.2e-05 2048 400 1792 405504 156.938 55.8697 1122.23 1671.06 3006.33 3006.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1970 0.000256 4096 440 1088 69888 13.999 472.848 419.166 906.059 906.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1120 6.4e-05 2048 210 1344 261120 51.2155 28.4105 449.524 837.542 1366.86 1366.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000128 512 200 1536 148224 4.42931 3.41197 68.8696 122.237 199.048 199.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000256 1024 250 640 71232 2.90406 3.41136 24.9216 104.858 136.165 136.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 480 3.2e-05 512 120 256 196608 70.2099 13.1503 51.373 412.481 547.484 547.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 660 0.001024 1024 195 1024 10368 1.24278 0.6864 6.50486 42.5308 51.0626 51.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 0.001024 512 90 320 8448 0.901984 0.361952 2.41651 13.1072 16.9167 17.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1190 3.2e-05 1024 450 576 411648 77.3371 26.7284 503.813 832.946 1441.04 1441.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 340 6.4e-05 2048 80 1408 113664 89.218 28.2378 215.5 833.063 1166.2 1166.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 3.2e-05 2048 400 1792 399360 157.255 55.6881 914.501 1666.46 2794.13 2794.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1970 0.000256 4096 440 1088 69888 13.9855 473.558 419.37 906.958 907.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1120 6.4e-05 2048 210 1344 260096 51.4368 28.287 1287.8 836.117 2203.82 2203.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000128 512 200 1536 147968 4.43037 3.41402 59.4236 122.142 189.511 189.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1650 0.000256 1024 250 640 71168 2.92493 3.4088 74.3608 104.759 185.529 185.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 480 3.2e-05 512 120 256 196608 71.6364 13.3364 50.5553 418.094 553.903 554.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 660 0.001024 1024 195 1024 9728 1.24134 0.681984 5.35059 41.6083 48.9786 49.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 470 0.001024 512 90 320 7168 0.891808 0.347808 2.24592 12.6167 16.2298 16.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1190 3.2e-05 1024 450 576 409600 78.2642 26.8247 499.083 835.925 1440.32 1440.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 340 6.4e-05 2048 80 1408 114688 89.6676 28.3506 531.688 836.093 1485.99 1486.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 3.2e-05 2048 400 1792 401408 157.883 55.8961 795.598 1673.12 2682.72 2682.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1970 0.000256 4096 440 1088 69760 13.9755 472.613 419.019 905.651 905.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1120 6.4e-05 2048 210 1344 262400 51.2476 28.3921 1139.2 838.626 2057.64 2057.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000128 512 200 1536 148640 4.4471 3.41827 168.839 122.493 299.301 299.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000256 1024 250 640 71520 2.9183 3.42426 62.0769 104.981 173.471 173.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 3.2e-05 512 120 256 215040 69.2448 13.4058 77.238 419.396 579.56 579.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 660 0.001024 1024 195 1024 10560 1.24538 0.691168 15.9823 42.2236 60.2421 60.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.001024 512 90 320 8320 0.903744 0.3584 2.33462 13.0774 16.7982 16.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 3.2e-05 1024 450 576 414720 77.3403 26.9392 404.641 838.904 1348.04 1348.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 6.4e-05 2048 80 1408 116480 89.5303 28.4262 555.476 838.607 1512.23 1512.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 3.2e-05 2048 400 1792 407040 157.397 56.1352 2368.55 1678.27 4260.6 4260.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.000256 4096 440 1088 69960 13.9878 357.218 419.531 790.78 790.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1120 6.4e-05 2048 210 1344 262400 51.1451 28.3319 696.512 837.744 1613.9 1614.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000128 512 200 1536 148480 4.43942 3.41798 108.266 122.396 238.622 238.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000256 1024 250 640 71360 2.90595 3.42016 38.2051 104.72 149.323 149.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 3.2e-05 512 120 256 204800 69.0047 13.1669 66.5635 412.071 561.079 561.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 660 0.001024 1024 195 1024 10240 1.23926 0.68576 9.84726 41.4319 53.3029 53.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 0.001024 512 90 320 8320 0.905216 0.359136 1.56262 13.0829 16.0351 16.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 3.2e-05 1024 450 576 414720 77.2921 26.921 248.259 837.636 1190.32 1190.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 6.4e-05 2048 80 1408 115200 89.8164 28.4491 335.634 837.726 1291.81 1291.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 3.2e-05 2048 400 1792 404480 157.714 56.0558 1433.99 1675.27 3323.25 3323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.000256 4096 440 1088 69920 13.9902 217.281 418.978 650.295 650.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1120 6.4e-05 2048 210 1344 261120 51.1861 28.3155 571.723 834.705 1486.1 1486.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000128 512 200 1536 148320 4.44458 3.41402 88.2455 122.032 218.235 218.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000256 1024 250 640 71280 2.92278 3.42326 31.6032 104.865 142.883 142.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 480 3.2e-05 512 120 256 184320 71.4936 13.1828 57.2614 412.154 554.365 554.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 660 0.001024 1024 195 1024 10080 1.25184 0.692224 7.78022 42.5526 52.375 52.4674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 0.001024 512 90 320 7680 0.925856 0.358912 1.27546 13.1111 15.8006 15.9075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1190 3.2e-05 1024 450 576 407040 78.2099 26.8718 215.34 834.357 1154.99 1155.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 6.4e-05 2048 80 1408 115200 89.5505 28.3457 277.816 834.502 1230.4 1230.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 3.2e-05 2048 400 1792 399360 158.547 55.9309 1171.52 1668.49 3054.7 3054.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.000256 4096 440 1088 69840 13.9815 180.333 418.811 613.172 613.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1120 6.4e-05 2048 210 1344 261120 51.3277 28.4108 491.463 837.955 1409.32 1409.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000128 512 200 1536 147840 4.41926 3.40723 76.5246 122.036 206.491 206.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000256 1024 250 640 71040 2.90179 3.41005 26.9944 104.59 137.969 138.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 480 3.2e-05 512 120 256 204800 69.0091 13.1502 68.4022 412.121 562.958 563.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 660 0.001024 1024 195 1024 10240 1.24659 0.690176 7.14374 41.5443 50.7234 50.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 0.001024 512 90 320 7680 0.923776 0.360448 2.94714 13.139 17.4952 17.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1190 3.2e-05 1024 450 576 409600 78.1595 26.8857 516.196 837.721 1459.18 1459.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 6.4e-05 2048 80 1408 112640 90.3497 28.3832 233.737 838.065 1190.72 1190.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 3.2e-05 2048 400 1792 399360 159.146 56.1946 1005.84 1676.08 2897.49 2897.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.000256 4096 440 1088 69760 13.9996 155.501 418.546 588.089 588.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1120 6.4e-05 2048 210 1344 259200 51.3375 28.2624 447.56 833.812 1361.14 1361.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000128 512 200 1536 148000 4.46733 3.41811 69.4061 122.083 199.478 199.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000256 1024 250 640 70800 2.9143 3.41322 24.6858 104.541 135.628 135.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 480 3.2e-05 512 120 256 204800 69.1268 13.1915 71.8346 412.606 567.036 567.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 660 0.001024 1024 195 1024 10400 1.24922 0.689888 6.84454 41.614 50.5001 50.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 0.001024 512 90 320 8000 0.92096 0.360864 3.32899 13.177 17.9172 18.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1190 3.2e-05 1024 450 576 396800 78.098 26.5027 621.744 824.968 1551.55 1551.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 6.4e-05 2048 80 1408 108800 89.7558 28.2515 204.886 825.356 1148.45 1148.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 3.2e-05 2048 400 1792 396800 156.247 55.1819 915.691 1649.72 2777.07 2777.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1970 0.000256 4096 440 1088 69800 14.0067 655.704 419.496 1089.25 1089.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1120 6.4e-05 2048 210 1344 261888 51.1164 28.3341 1048.44 837.187 1965.25 1965.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000128 512 200 1536 148416 4.42883 3.41402 155.278 123.49 286.715 286.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000256 1024 250 640 71424 2.9073 3.41606 57.2808 104.939 168.613 168.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 3.2e-05 512 120 256 208896 68.4514 13.1565 44.9106 412.552 539.344 539.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 660 0.001024 1024 195 1024 10560 1.24518 0.690176 14.7686 42.6903 59.4935 59.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.001024 512 90 320 8448 0.899136 0.357024 2.17354 13.0777 16.6336 16.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 3.2e-05 1024 450 576 414720 77.088 26.8974 374.973 837.109 1316.28 1316.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 6.4e-05 2048 80 1408 115200 89.6312 28.5188 506.207 837.26 1461.8 1461.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 3.2e-05 2048 400 1792 405504 157.236 55.9677 2179.6 1674.02 4067.06 4067.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000256 4096 440 1088 69936 13.9817 327.764 419.343 761.133 761.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1120 6.4e-05 2048 210 1344 261120 51.2268 28.3855 653.261 836.583 1569.63 1569.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000128 512 200 1536 148224 4.43088 3.41171 103.584 122.153 233.678 233.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000256 1024 250 640 71232 2.90554 3.41242 36.2068 104.783 147.381 147.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 3.2e-05 512 120 256 196608 70.012 13.1467 55.0848 412.172 550.69 550.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 660 0.001024 1024 195 1024 10368 1.23933 0.687712 9.4505 41.4556 52.9353 53.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.001024 512 90 320 8448 0.899936 0.35904 1.61866 13.0974 16.1025 16.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 3.2e-05 1024 450 576 411648 76.8266 26.7747 233.545 832.339 1169.7 1169.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 6.4e-05 2048 80 1408 113664 89.2291 28.1272 312.556 832.452 1262.55 1262.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 3.2e-05 2048 400 1792 399360 157.212 55.6569 1343.28 1664.49 3220.88 3221.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.000256 4096 440 1088 69888 13.9862 205.978 418.989 638.997 639.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1120 6.4e-05 2048 210 1344 260352 51.1839 28.3055 536.492 834.674 1450.83 1450.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000128 512 200 1536 148032 4.45811 3.41837 83.4395 122.118 213.537 213.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000256 1024 250 640 71136 2.90675 3.41085 29.3372 104.591 140.319 140.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 3.2e-05 512 120 256 184320 67.5508 12.8532 52.1019 395.733 528.51 528.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 660 0.001024 1024 195 1024 9792 1.24336 0.681984 7.04077 40.9564 50.0243 50.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.001024 512 90 320 6912 0.897856 0.347744 1.25379 12.6171 15.2456 15.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 3.2e-05 1024 450 576 405504 77.0892 26.667 188.329 828.303 1120.61 1120.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 6.4e-05 2048 80 1408 110592 89.6471 28.0209 250.402 828.468 1196.73 1196.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 3.2e-05 2048 400 1792 396288 156.99 55.4086 1095.53 1656.37 2964.55 2964.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.000256 4096 440 1088 69840 13.9792 170.293 419.142 603.458 603.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1120 6.4e-05 2048 210 1344 258048 51.2857 28.2522 473.719 832.755 1386.19 1386.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000128 512 200 1536 148224 4.43491 3.41197 73.4724 120.83 202.25 202.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000256 1024 250 640 70656 2.89786 3.40608 26.448 104.399 137.223 137.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 3.2e-05 512 120 256 147456 72.2705 12.8379 39.4636 395.77 520.61 520.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 660 0.001024 1024 195 1024 9984 1.25302 0.692224 7.0537 41.2452 50.3413 50.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 0.001024 512 90 320 7680 0.888832 0.34816 1.27453 12.6479 15.2867 15.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 3.2e-05 1024 450 576 405504 76.4705 26.4777 166.88 824.383 1094.42 1094.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 6.4e-05 2048 80 1408 110592 88.949 27.8888 223.31 824.499 1164.83 1164.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 3.2e-05 2048 400 1792 393216 156.762 55.081 961.49 1648.49 2822.05 2822.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.000256 4096 440 1088 69696 13.9813 149.832 418.482 582.339 582.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1120 6.4e-05 2048 210 1344 261120 51.0631 28.3323 419.324 834.93 1333.81 1333.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000128 512 200 1536 147840 4.43286 3.4161 65.0223 121.786 194.76 194.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000256 1024 250 640 71040 2.90963 3.41322 23.1256 104.696 134.212 134.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 480 3.2e-05 512 120 256 184320 71.5186 13.1704 50.4033 412.178 547.531 547.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 660 0.001024 1024 195 1024 9600 1.27027 0.692448 5.85293 42.697 50.6109 50.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 0.001024 512 90 320 7680 0.924768 0.366432 1.38253 13.1971 15.9995 16.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1190 3.2e-05 1024 450 576 399360 77.4696 26.469 158.493 824.121 1086.77 1086.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 6.4e-05 2048 80 1408 107520 89.8671 28.1994 191.446 824.426 1134.12 1134.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 3.2e-05 2048 400 1792 384000 159.442 55.1409 827.136 1648.04 2689.98 2690.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.000256 4096 440 1088 69600 13.9774 131.603 418.232 563.857 563.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1120 6.4e-05 2048 210 1344 261632 51.3506 28.457 985.776 837.294 1903.04 1903.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000128 512 200 1536 148512 4.44464 3.41686 150.812 122.375 281.152 281.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000256 1024 250 640 71456 2.91674 3.42266 53.9029 104.984 165.298 165.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 3.2e-05 512 120 256 200704 69.7684 13.2178 41.8622 413.908 539.026 539.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 660 0.001024 1024 195 1024 10528 1.24534 0.68608 14.157 42.59 58.7776 58.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.001024 512 90 320 8512 0.904064 0.35856 2.27587 13.1261 16.7891 16.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 3.2e-05 1024 450 576 415744 77.1717 26.9238 351.525 837.204 1293.04 1293.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 6.4e-05 2048 80 1408 114688 89.9468 28.3451 474.322 837.272 1430.07 1430.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 3.2e-05 2048 400 1792 404992 157.654 56.0701 2040 1675.95 3929.91 3930.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000256 4096 440 1088 69944 13.9892 309.405 419.477 742.914 742.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1120 6.4e-05 2048 210 1344 261632 51.2329 28.4252 626.832 836.783 1543.44 1543.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000128 512 200 1536 148288 4.42826 3.41325 96.941 122.183 227.066 227.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000256 1024 250 640 71232 2.91046 3.41472 34.5596 104.823 145.779 145.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 3.2e-05 512 120 256 172032 71.0433 13.0724 23.7237 404.019 512.129 512.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 660 0.001024 1024 195 1024 10304 1.24922 0.690176 9.15664 40.7921 51.9879 52.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.001024 512 90 320 8064 0.89472 0.3584 1.63242 12.8551 15.8702 15.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 3.2e-05 1024 450 576 415744 77.0642 26.9064 224.65 836.617 1165.46 1165.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 6.4e-05 2048 80 1408 114688 89.7948 28.3169 302.41 836.758 1257.46 1257.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 3.2e-05 2048 400 1792 401408 158.1 56.0111 1284.21 1674.71 3173.26 3173.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000256 4096 440 1088 69888 13.9883 198.369 419.147 631.547 631.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1120 6.4e-05 2048 210 1344 260736 51.498 28.5028 529.541 836.929 1446.65 1446.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000128 512 200 1536 147840 4.45974 3.41504 81.7294 122.213 211.916 212.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000256 1024 250 640 71232 2.92458 3.42621 29.3626 104.898 140.685 140.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 3.2e-05 512 120 256 172032 71.0901 13.0826 20.3532 404.052 508.84 509.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 660 0.001024 1024 195 1024 10080 1.23107 0.679936 7.5416 41.3204 50.8741 50.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.001024 512 90 320 8064 0.898272 0.354464 1.43584 12.8927 15.711 15.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 3.2e-05 1024 450 576 408576 78.208 26.9304 187.482 837.157 1129.99 1130.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 6.4e-05 2048 80 1408 112896 90.5972 28.4755 252.984 836.903 1209.15 1209.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 3.2e-05 2048 400 1792 397824 159.706 56.0384 1080.36 1673.18 2969.52 2969.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000256 4096 440 1088 69720 13.9735 167.51 418.535 600.062 600.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1120 6.4e-05 2048 210 1344 261632 51.1305 28.4017 468.506 837.099 1385.31 1385.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000128 512 200 1536 147840 4.44525 3.40787 71.8428 123.311 203.107 203.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000256 1024 250 640 70784 2.8993 3.40362 25.4403 104.373 136.188 136.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 3.2e-05 512 120 256 114688 73.2545 12.6382 28.7223 384.878 499.762 499.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 660 0.001024 1024 195 1024 9856 1.23776 0.680608 6.46922 39.8928 48.3805 48.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.001024 512 90 320 7168 0.869376 0.341952 1.42915 12.3248 15.0965 15.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 3.2e-05 1024 450 576 401408 77.4052 26.5134 162.911 827.175 1094.22 1094.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 6.4e-05 2048 80 1408 107520 90.1435 28.0084 212.058 827.462 1157.86 1158.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 3.2e-05 2048 400 1792 387072 159.255 55.204 920.212 1654.16 2789.07 2789.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.000256 4096 440 1088 69664 13.9725 147.462 418.561 580.037 580.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1120 6.4e-05 2048 210 1344 255360 51.613 28.1149 406.882 829.899 1316.67 1316.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000128 512 200 1536 147840 4.44957 3.41475 63.5668 121.567 193.099 193.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000256 1024 250 640 71120 2.9225 3.42707 23.1719 104.883 134.475 134.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 3.2e-05 512 120 256 143360 70.1215 12.66 36.3214 384.846 504.221 504.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 660 0.001024 1024 195 1024 10080 1.25533 0.688128 6.1369 39.2051 47.3844 47.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.001024 512 90 320 6720 0.887392 0.345696 1.32342 12.364 15.0451 15.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 3.2e-05 1024 450 576 394240 77.1497 26.3185 143.811 817.51 1065 1065.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 6.4e-05 2048 80 1408 107520 89.0879 27.7975 189.497 817.857 1124.42 1124.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 3.2e-05 2048 400 1792 376320 159.993 54.9069 794.158 1634.8 2644.08 2644.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.000256 4096 440 1088 69720 13.9856 132.106 419.252 565.387 565.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1120 6.4e-05 2048 210 1344 262144 51.1625 28.3464 976.096 837.892 1893.67 1893.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000128 512 200 1536 148480 4.44006 3.41402 145.999 122.412 276.363 276.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000256 1024 250 640 71296 2.90179 3.41366 53.346 104.74 164.47 164.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 3.2e-05 512 120 256 212992 69.1656 13.346 44.5288 417.648 544.952 545.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 660 0.001024 1024 195 1024 10496 1.25158 0.698368 13.6753 43.1816 58.9049 58.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.001024 512 90 320 8704 0.910816 0.362528 2.03808 13.2486 16.6843 16.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 3.2e-05 1024 450 576 413696 77.0086 26.8234 347.909 835.228 1287.19 1287.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 6.4e-05 2048 80 1408 114688 89.4803 28.2644 469.591 835.145 1422.67 1422.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 3.2e-05 2048 400 1792 405504 156.934 56.0324 2022.21 1669.9 3905.31 3905.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000256 4096 440 1088 69888 13.9796 308.138 418.81 740.971 741.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1120 6.4e-05 2048 210 1344 260096 51.2267 28.2786 655.05 835.449 1570.17 1570.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000128 512 200 1536 147968 4.43491 3.41603 94.598 121.908 224.456 224.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000256 1024 250 640 71168 2.90406 3.41014 36.2303 104.675 147.298 147.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 3.2e-05 512 120 256 196608 71.1999 13.347 27.8635 417.757 530.437 530.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 660 0.001024 1024 195 1024 9728 1.23942 0.6792 8.58221 40.4825 51.081 51.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.001024 512 90 320 7168 0.89344 0.351104 1.49504 12.6061 15.4756 15.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 3.2e-05 1024 450 576 409600 77.6606 26.8255 232.14 835.274 1172.12 1172.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 6.4e-05 2048 80 1408 114688 89.4738 28.2562 316.472 835.416 1269.81 1269.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 3.2e-05 2048 400 1792 401408 157.86 55.9165 1340.82 1670.34 3225.17 3225.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000256 4096 440 1088 69760 13.9739 207.894 418.534 640.448 640.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1120 6.4e-05 2048 210 1344 258048 51.3008 28.185 539.515 833.348 1452.52 1452.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000128 512 200 1536 148224 4.44125 3.40982 77.9055 121.952 207.806 207.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000256 1024 250 640 70656 2.8969 3.40576 30.2411 104.473 141.09 141.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 3.2e-05 512 120 256 147456 72.106 12.8323 18.0466 396.065 499.312 499.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 660 0.001024 1024 195 1024 9984 1.25248 0.69056 7.76182 41.1892 50.9932 51.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.001024 512 90 320 7680 0.88592 0.34816 1.39805 12.6567 15.4162 15.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 3.2e-05 1024 450 576 405504 76.4668 26.4397 190.415 824.842 1118.38 1118.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 6.4e-05 2048 80 1408 110592 88.9 27.8765 253.406 825.091 1195.46 1195.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 3.2e-05 2048 400 1792 393216 156.714 55.1306 1087.47 1649.49 2949.04 2949.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000256 4096 440 1088 69696 13.9778 172.439 418.834 605.296 605.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1120 6.4e-05 2048 210 1344 258048 51.653 28.2982 496.841 836.457 1413.42 1413.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000128 512 200 1536 147456 4.44342 3.4129 69.5021 122.075 199.538 199.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000256 1024 250 640 71168 2.90816 3.41277 27.8571 104.924 139.177 139.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 3.2e-05 512 120 256 131072 73.7646 12.8351 15.0025 396.178 498.056 498.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 660 0.001024 1024 195 1024 9216 1.22582 0.6656 6.65981 39.2044 47.8532 47.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 0.001024 512 90 320 6144 0.92704 0.351584 1.36131 12.7036 15.469 15.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 3.2e-05 1024 450 576 409600 77.6984 26.8524 177.322 836.094 1118.18 1118.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 6.4e-05 2048 80 1408 114688 89.4959 28.247 244.234 836.438 1198.6 1198.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 3.2e-05 2048 400 1792 393216 160.431 55.866 999.775 1672.61 2888.92 2889.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000256 4096 440 1088 69632 13.9904 158.323 418.927 591.285 591.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1120 6.4e-05 2048 210 1344 256000 50.8133 27.9109 454.325 825.543 1358.76 1358.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000128 512 200 1536 147200 4.42029 3.40582 63.842 120.721 192.494 192.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000256 1024 250 640 70400 2.89587 3.40992 25.5357 104.487 136.403 136.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 3.2e-05 512 120 256 163840 67.2069 12.634 17.3534 385.319 482.78 482.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 660 0.001024 1024 195 1024 10240 1.26157 0.695456 7.05021 39.3877 48.4924 48.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 0.001024 512 90 320 5120 0.921888 0.339968 1.52096 12.4013 15.3108 15.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 3.2e-05 1024 450 576 389120 78.9404 26.8173 155.448 825.097 1086.52 1086.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 6.4e-05 2048 80 1408 102400 90.9697 27.9315 201.405 825.537 1146.04 1146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 3.2e-05 2048 400 1792 389120 158.023 55.2428 910.366 1650.03 2773.89 2774.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000256 4096 440 1088 69440 13.9594 147.342 418.21 579.556 579.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1120 6.4e-05 2048 210 1344 251904 51.4562 27.9148 426.145 825.701 1331.38 1331.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000128 512 200 1536 147456 4.42714 3.41226 58.9257 120.938 187.802 187.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000256 1024 250 640 70656 2.89968 3.40771 25.2137 104.744 136.339 136.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 3.2e-05 512 120 256 98304 77.4203 12.8392 23.5211 396.223 510.276 510.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 660 0.001024 1024 195 1024 9216 1.23379 0.673344 6.41914 39.4688 47.8925 47.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 0.001024 512 90 320 6144 0.928736 0.352256 1.7455 12.7909 15.9411 16.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 3.2e-05 1024 450 576 393216 78.2587 26.4442 150.132 825.176 1080.23 1080.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 6.4e-05 2048 80 1408 110592 89.0081 27.9876 205.901 825.682 1148.77 1148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 3.2e-05 2048 400 1792 393216 156.729 55.0433 868.132 1650.95 2731.09 2731.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.000256 4096 440 1088 69504 13.9753 139.262 418.93 572.211 572.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1120 6.4e-05 2048 210 1408 255744 52.4305 28.3791 1483.77 837.887 2402.64 2402.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1910 0.000128 512 200 1536 148480 4.44749 3.41709 129.671 126.79 264.423 264.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.000256 1024 250 640 70720 2.92659 3.41581 77.6373 104.866 188.916 188.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 480 3.2e-05 512 120 256 73728 85.615 13.3389 23.6188 417.791 540.633 540.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 660 0.001024 1024 195 1024 9920 1.26346 0.692352 11.1178 42.1781 55.3502 55.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 470 0.001024 512 90 384 4864 0.99264 0.360576 1.83347 13.218 16.5303 16.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 3.2e-05 1024 450 640 415744 77.6852 26.9722 571.458 838.301 1514.63 1514.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 340 6.4e-05 2048 80 1408 104960 92.3829 28.323 616.468 837.868 1575.23 1575.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1070 3.2e-05 2048 400 1792 402432 159.451 56.1518 3071.37 1677.17 4964.36 4964.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000256 4096 440 1152 69504 13.989 543.136 419.12 976.287 976.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1120 6.4e-05 2048 210 1408 255488 52.1255 28.3569 973.585 837.801 1892.03 1892.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000128 512 200 1536 148352 4.4352 3.40787 140.218 122.4 270.56 270.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000256 1024 250 640 70720 2.90803 3.41741 53.5033 104.869 164.767 164.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 480 3.2e-05 512 120 256 73728 85.4681 13.3489 21.7348 417.615 538.431 538.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 660 0.001024 1024 195 1024 9856 1.26227 0.691712 12.7946 42.182 57.0319 57.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 470 0.001024 512 90 384 4864 0.993632 0.362496 1.94816 13.2312 16.6606 16.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1190 3.2e-05 1024 450 640 415744 77.2408 26.8768 528.064 837.74 1470.13 1470.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 340 6.4e-05 2048 80 1408 104448 91.899 28.4284 417.474 837.891 1375.88 1376.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 3.2e-05 2048 400 1792 401408 158.367 56.0003 1980.85 1676.1 3871.53 3871.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.000256 4096 440 1152 69472 14.002 313.63 418.968 746.644 746.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1120 6.4e-05 2048 210 1408 254976 52.3067 28.3335 625.025 837.886 1543.72 1543.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000128 512 200 1536 148224 4.44298 3.4111 95.9251 123.474 227.351 227.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000256 1024 250 640 70528 2.90947 3.41136 35.025 104.743 146.161 146.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 480 3.2e-05 512 120 256 65536 86.1602 13.3448 18.114 417.643 535.53 535.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 660 0.001024 1024 195 1024 9728 1.27101 0.692256 8.46739 43.2701 53.7996 53.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 470 0.001024 512 90 384 4608 1.00333 0.366592 1.86688 13.2484 16.6132 16.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1190 3.2e-05 1024 450 640 413696 77.2671 26.8175 492.472 835.032 1431.8 1431.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 340 6.4e-05 2048 80 1408 102400 92.1944 28.2567 266.787 835.113 1222.54 1222.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 3.2e-05 2048 400 1792 397312 159.067 55.8572 1268.93 1669.91 3153.98 3154.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.000256 4096 440 1152 69440 14.002 203.16 418.973 636.178 636.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1120 6.4e-05 2048 210 1408 254976 52.1859 28.3227 515.016 836.503 1432.19 1432.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000128 512 200 1536 147840 4.43542 3.41594 78.3355 122.134 208.423 208.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000256 1024 250 640 70464 2.90301 3.41197 28.1964 104.775 139.361 139.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 480 3.2e-05 512 120 256 49152 86.7387 13.1523 13.5162 412.123 525.795 525.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 660 0.001024 1024 195 1024 9600 1.2567 0.68608 6.87933 41.3653 50.2988 50.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 470 0.001024 512 90 384 4608 0.9904 0.360448 1.97338 13.0977 16.5451 16.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1190 3.2e-05 1024 450 640 411648 77.0395 26.7287 478.806 832.244 1415.04 1415.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 340 6.4e-05 2048 80 1408 101376 92.0284 28.179 216.37 832.369 1169.13 1169.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 3.2e-05 2048 400 1792 393216 159.125 55.687 1023.56 1664.29 2902.88 2903.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1970 0.000256 4096 440 1152 69408 13.9981 510.218 418.927 943.188 943.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1120 6.4e-05 2048 210 1408 253952 52.2284 28.317 459.028 835.301 1375.05 1375.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 0.000128 512 200 1536 147456 4.43581 3.41158 69.5719 121.9 199.423 199.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000256 1024 250 640 70400 2.90477 3.41142 25.7841 104.655 136.83 136.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 480 3.2e-05 512 120 256 65536 86.1651 16.8507 17.7213 417.686 538.695 538.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 660 0.001024 1024 195 1024 9216 1.25542 0.68176 6.08822 41.6138 49.7378 49.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 470 0.001024 512 90 384 3072 0.987104 0.347584 1.61795 12.6068 15.6857 15.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1190 3.2e-05 1024 450 640 409600 78.078 26.8238 526.273 835.132 1466.53 1466.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 340 6.4e-05 2048 80 1408 102400 92.183 28.3075 197.034 835.355 1153.07 1153.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 3.2e-05 2048 400 1792 393216 160.375 56.0234 915.626 1671.02 2803.27 2803.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1970 0.000256 4096 440 1152 69376 14.0049 509.085 418.965 942.102 942.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1120 6.4e-05 2048 210 1408 253440 52.4743 28.3464 423.297 838.278 1342.57 1342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 0.000128 512 200 1536 147200 4.43293 3.40989 63.7716 122.081 193.794 193.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000256 1024 250 640 70400 2.9024 3.41005 23.7977 104.636 134.821 134.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 480 3.2e-05 512 120 256 40960 87.3883 13.1455 11.8294 412.287 524.919 525.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 660 0.001024 1024 195 1024 9600 1.26154 0.687968 6.39837 41.4553 49.9023 49.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 470 0.001024 512 90 384 3840 1.00918 0.360096 1.97933 13.1392 16.6157 16.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1190 3.2e-05 1024 450 640 409600 78.4205 26.886 570.342 838.222 1514.09 1514.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 340 6.4e-05 2048 80 1408 102400 92.4487 28.2961 180.98 839.028 1140.94 1141.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 3.2e-05 2048 400 1792 399360 159.146 56.0763 853.709 1675.93 2745.08 2745.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1970 0.000256 4096 440 1152 69280 13.9817 508.992 418.701 941.72 941.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1120 6.4e-05 2048 210 1408 251904 52.295 28.2399 389.687 832.866 1303.25 1303.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 0.000128 512 200 1536 147456 4.44854 3.41136 58.91 121.903 188.771 188.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000256 1024 250 640 69888 2.89792 3.39994 21.6932 104.413 132.477 132.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 8 128 480 3.2e-05 512 120 256 0 12.8286 0.012288 395.724 408.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 660 0.001024 1024 195 1024 9216 1.27126 13.5177 5.79088 435.844 456.599 48.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 470 0.001024 512 90 384 3072 0.989568 0.34816 1.82506 12.6475 15.9372 16.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1190 3.2e-05 1024 450 640 405504 76.9321 26.4421 560.086 824.357 1488.03 1488.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 340 6.4e-05 2048 80 1408 98304 91.6983 27.9962 161.469 824.611 1105.96 1106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 3.2e-05 2048 400 1792 380928 160.263 55.2265 750.354 1648.53 2614.59 2614.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1970 0.000256 4096 440 1152 69312 13.9742 508.21 419.041 941.27 941.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1120 6.4e-05 2048 210 1408 254464 52.2453 28.3738 370.342 837.65 1288.78 1288.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 0.000128 512 200 1536 147840 4.44592 3.40736 55.7678 122.337 186.059 186.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1650 0.000256 1024 250 640 69888 2.91021 3.40173 79.3538 104.444 190.184 190.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 128 480 3.2e-05 512 120 256 0 12.6404 0.004288 385.026 397.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 660 0.001024 1024 195 1024 8960 1.25114 13.3221 4.97286 423.78 443.5 45.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 470 0.001024 512 90 384 1792 0.989632 0.34192 0.773024 12.3337 14.5629 14.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1190 3.2e-05 1024 450 640 401408 77.8049 26.5732 555.217 827.739 1487.55 1487.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 340 6.4e-05 2048 80 1408 100352 91.8412 27.9358 488.253 828.128 1436.35 1436.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 3.2e-05 2048 400 1792 387072 159.093 55.2165 717.368 1656.89 2588.78 2588.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1970 0.000256 4096 440 1152 69216 13.9796 508.26 418.979 941.263 941.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1120 6.4e-05 2048 210 1408 253952 52.3674 28.2876 1390.12 836.459 2307.41 2307.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 0.000128 512 200 1536 147456 4.44275 3.40883 52.9773 122.244 183.173 183.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1650 0.000256 1024 250 640 70144 2.91718 3.4136 79.5606 104.925 190.892 190.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 16 8 128 480 3.2e-05 512 120 256 0 15.0077 0.004288 396.087 411.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 660 0.001024 1024 195 1024 8192 1.24704 15.6767 4.62707 436.415 458.149 47.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 470 0.001024 512 90 384 2048 1.0175 0.348832 0.836064 12.7033 15.0503 15.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1190 3.2e-05 1024 450 640 409600 78.1274 26.8209 564.874 836.637 1506.69 1506.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 340 6.4e-05 2048 80 1408 98304 93.5139 28.2587 473.878 836.443 1432.29 1432.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 3.2e-05 2048 400 1792 393216 160.38 55.8647 694.784 1674.74 2585.99 2586.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1970 0.000256 4096 440 1152 69120 13.9756 509.064 418.687 941.772 941.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1120 6.4e-05 2048 210 1320 261632 51.3187 28.3543 1382.11 837.068 2299.03 2299.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1910 0.000128 512 200 1500 147840 4.44614 3.40778 50.0021 123.508 181.467 181.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.000256 1024 250 660 70784 2.91226 3.40771 78.2456 104.368 189.007 189.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 480 3.2e-05 512 120 240 172032 66.5562 12.6233 48.9015 384.856 513.208 513.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 660 0.001024 1024 195 1020 9856 1.23805 0.681664 4.89757 40.0948 47.0114 47.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 0.001024 512 90 300 5376 0.909536 0.343584 1.6984 12.3267 15.409 15.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1190 3.2e-05 1024 450 540 415744 75.9241 26.5201 497.456 827.684 1427.81 1427.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 340 6.4e-05 2048 80 1380 107520 90.4334 27.9211 547.233 827.437 1493.21 1493.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 3.2e-05 2048 400 1800 387072 160.284 55.29 2823.85 1655.53 4695.19 4695.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000256 4096 440 1080 69664 13.9739 479.388 418.214 911.623 911.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1120 6.4e-05 2048 210 1344 261632 51.3535 28.3319 1370.31 837.091 2287.27 2287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 0.000128 512 200 1536 147840 4.4457 3.40854 49.4396 123.18 180.576 180.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.000256 1024 250 640 70784 2.9135 3.40723 74.918 104.373 185.687 185.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 480 3.2e-05 512 120 256 114688 73.3994 12.6157 33.3067 384.866 504.455 504.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 660 0.001024 1024 195 1024 9856 1.23584 0.679936 4.74528 38.8044 45.5698 45.6622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 0.001024 512 90 320 7168 0.869568 0.341344 2.24806 12.3292 15.9171 16.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1190 3.2e-05 1024 450 576 401408 77.9948 26.5109 490.991 827.162 1422.89 1423.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 340 6.4e-05 2048 80 1408 107520 90.4201 27.9747 542.356 827.454 1488.4 1488.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 3.2e-05 2048 400 1792 387072 159.856 55.234 1182.08 1654.89 3052.28 3052.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000256 4096 440 1088 69664 13.9776 473.307 418.546 905.876 905.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1120 6.4e-05 2048 210 1300 259840 51.2004 28.0914 1382.55 830.702 2292.72 2292.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1910 0.000128 512 200 1500 147840 4.45971 3.41811 49.6356 123.694 181.307 181.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.000256 1024 250 650 71120 2.93606 3.42787 81.6072 104.981 193.025 193.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 480 3.2e-05 512 120 250 143360 70.2381 12.6423 40.6724 385.218 509.12 509.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 660 0.001024 1024 195 1000 10080 1.25664 0.690176 5.10586 40.2449 47.3957 47.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 0.001024 512 90 300 6720 0.884256 0.340096 2.14874 12.3731 15.8754 15.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1190 3.2e-05 1024 450 550 376320 80.4701 26.3187 447.937 818.28 1373.23 1373.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 340 6.4e-05 2048 80 1400 107520 90.1852 27.735 566.069 818.626 1502.85 1503.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 3.2e-05 2048 400 1800 394240 155.113 54.8801 1235.22 1637.4 3082.84 3083.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000256 4096 440 1050 70000 13.9796 464.62 419.552 898.194 898.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1120 6.4e-05 2048 210 1296 259840 51.2282 28.1293 1384.14 830.017 2293.69 2293.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1910 0.000128 512 200 1488 147840 4.46147 3.42006 49.0302 122.566 179.574 179.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.000256 1024 250 624 71120 2.93478 3.42662 78.7419 104.9 190.075 190.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 480 3.2e-05 512 120 240 143360 70.0999 12.6321 39.4907 384.907 507.397 507.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 660 0.001024 1024 195 1008 10080 1.25206 0.689024 5.16938 40.2184 47.4281 47.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 0.001024 512 90 288 6720 0.886432 0.342016 2.07696 12.3644 15.802 15.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 3.2e-05 1024 450 528 394240 77.6636 26.5016 473.72 817.797 1395.91 1396.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 340 6.4e-05 2048 80 1392 107520 89.3332 27.7647 565.191 818.053 1500.53 1500.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 3.2e-05 2048 400 1824 394240 155.447 54.7533 2995.07 1635.97 4841.46 4841.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000256 4096 440 1056 69720 13.9707 467.597 417.861 899.472 899.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1120 6.4e-05 2048 210 1312 262144 51.1484 28.2998 1366.26 835.268 2281.15 2281.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 0.000128 512 200 1504 147968 4.4281 3.40858 56.2226 122.886 187.047 187.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.000256 1024 250 608 71424 2.93069 3.40806 73.8677 104.652 184.929 185.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 480 3.2e-05 512 120 224 262144 63.6749 13.3306 67.2641 417.682 562.221 562.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 660 0.001024 1024 195 1024 10240 1.228 0.684032 5.33955 41.6429 48.9947 49.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 0.001024 512 90 288 9216 0.845856 0.34816 2.63699 12.614 16.5796 16.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 3.2e-05 1024 450 544 417792 77.2378 26.8186 491.166 835.082 1430.53 1430.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 6.4e-05 2048 80 1376 118784 88.7045 28.2866 604.45 835.248 1556.88 1557.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 3.2e-05 2048 400 1792 409600 157.063 55.8797 2997.63 1669.97 4880.78 4880.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000256 4096 440 1056 70016 13.978 463.373 418.543 895.939 895.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1120 6.4e-05 2048 210 1312 253440 51.1694 27.9055 1820.72 825.399 2725.37 2725.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 0.000128 512 200 1504 147840 4.44208 3.4079 85.7251 121.883 215.558 215.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1650 0.000256 1024 250 608 70080 2.87498 3.3833 97.5163 103.77 207.615 207.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 480 3.2e-05 512 120 224 245760 63.9132 13.1371 88.5557 412.507 578.384 578.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 660 0.001024 1024 195 1024 7680 1.18208 0.63696 6.54157 40.4358 48.8949 48.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 470 0.001024 512 90 288 3840 0.818944 0.295808 1.36086 10.7795 13.3902 13.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1190 3.2e-05 1024 450 544 399360 77.4944 26.4397 638.325 824.739 1567.22 1567.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 340 6.4e-05 2048 80 1376 107520 89.8609 27.9199 728.869 826.13 1672.97 1673.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 3.2e-05 2048 400 1792 399360 155.088 55.1798 1938.46 1649.3 3798.24 3798.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 0.000256 4096 440 1056 69600 13.9712 646.816 418.286 1079.12 1079.17
