# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_mealy.srcs/sources_1/new/next_state_logic.vhd" \
"../../../../lab4_mealy.srcs/sources_1/new/output_logic.vhd" \
"../../../../lab4_mealy.srcs/sim_1/new/automat_test.vhd" \

# Do not sort compile order
nosort
