# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ouvinte_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Desktop/Trabalhando/mesi-cache-coherence/Ouvinte/src {C:/Users/Aluno/Desktop/Trabalhando/mesi-cache-coherence/Ouvinte/src/ouvinte.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ouvinte
# 
# Top level modules:
# 	ouvinte
# 
vsim +altera -do ouvinte_run_msim_rtl_verilog.do -l msim_transcript -gui work.ouvinte
# vsim +altera -do ouvinte_run_msim_rtl_verilog.do -l msim_transcript -gui work.ouvinte 
# Loading work.ouvinte
# do ouvinte_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Desktop/Trabalhando/mesi-cache-coherence/Ouvinte/src {C:/Users/Aluno/Desktop/Trabalhando/mesi-cache-coherence/Ouvinte/src/ouvinte.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ouvinte
# 
# Top level modules:
# 	ouvinte
# 
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 2000ps sim:/ouvinte/CLK
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 30ps Edit:/ouvinte/CLK
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 2000ps sim:/ouvinte/CLR
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 30ps Edit:/ouvinte/CLR
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 2000ps sim:/ouvinte/CLK
