

================================================================
== Vitis HLS Report for 'polar_clip'
================================================================
* Date:           Fri Jun 12 13:45:53 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        polar_clip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        5|        5|         1|          1|          1|     5|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P, i32 %in_sample_V_data_V, i4 %in_sample_V_keep_V, i4 %in_sample_V_strb_V, i1 %in_sample_V_last_V"   --->   Operation 15 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i41 %empty"   --->   Operation 16 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%value_real = trunc i32 %tmp_data_V_1" [src/polar_clip.cpp:133]   --->   Operation 17 'trunc' 'value_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%value_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tmp_data_V_1, i32, i32" [src/polar_clip.cpp:134]   --->   Operation 18 'partselect' 'value_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i16 %value_real" [src/polar_clip.cpp:151]   --->   Operation 19 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (0.69ns) (root node of the DSP)   --->   "%value_real_sq_V = mul i32 %sext_ln151, i32 %sext_ln151" [src/polar_clip.cpp:151]   --->   Operation 20 'mul' 'value_real_sq_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_data_V_1, i32"   --->   Operation 21 'bitselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_data_V_1, i32"   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 23 [3/4] (0.69ns) (root node of the DSP)   --->   "%value_real_sq_V = mul i32 %sext_ln151, i32 %sext_ln151" [src/polar_clip.cpp:151]   --->   Operation 23 'mul' 'value_real_sq_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i16 %value_imag" [src/polar_clip.cpp:152]   --->   Operation 24 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [3/3] (1.08ns) (grouped into DSP with root node mag_sq_V)   --->   "%value_imag_sq_V = mul i32 %sext_ln152, i32 %sext_ln152" [src/polar_clip.cpp:152]   --->   Operation 25 'mul' 'value_imag_sq_V' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 26 [2/4] (0.69ns) (root node of the DSP)   --->   "%value_real_sq_V = mul i32 %sext_ln151, i32 %sext_ln151" [src/polar_clip.cpp:151]   --->   Operation 26 'mul' 'value_real_sq_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [2/3] (1.08ns) (grouped into DSP with root node mag_sq_V)   --->   "%value_imag_sq_V = mul i32 %sext_ln152, i32 %sext_ln152" [src/polar_clip.cpp:152]   --->   Operation 27 'mul' 'value_imag_sq_V' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 28 [1/4] (0.00ns) (root node of the DSP)   --->   "%value_real_sq_V = mul i32 %sext_ln151, i32 %sext_ln151" [src/polar_clip.cpp:151]   --->   Operation 28 'mul' 'value_real_sq_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/3] (0.00ns) (grouped into DSP with root node mag_sq_V)   --->   "%value_imag_sq_V = mul i32 %sext_ln152, i32 %sext_ln152" [src/polar_clip.cpp:152]   --->   Operation 29 'mul' 'value_imag_sq_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [2/2] (0.83ns) (root node of the DSP)   --->   "%mag_sq_V = add i32 %value_real_sq_V, i32 %value_imag_sq_V"   --->   Operation 30 'add' 'mag_sq_V' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 31 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_sample_V_data_V, i4 %in_sample_V_keep_V, i4 %in_sample_V_strb_V, i1 %in_sample_V_last_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_sample_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_sample_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_sample_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_sample_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_sample_V_data_V, i4 %out_sample_V_keep_V, i4 %out_sample_V_strb_V, i1 %out_sample_V_last_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_sample_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_sample_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_sample_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_sample_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i16 %value_real" [src/polar_clip.cpp:151]   --->   Operation 43 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i16 %value_imag" [src/polar_clip.cpp:152]   --->   Operation 44 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.83ns) (root node of the DSP)   --->   "%mag_sq_V = add i32 %value_real_sq_V, i32 %value_imag_sq_V"   --->   Operation 45 'add' 'mag_sq_V' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (1.12ns)   --->   "%abs_I_V = sub i17, i17 %sext_ln151_1"   --->   Operation 46 'sub' 'abs_I_V' <Predicate = (tmp)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.32ns)   --->   "%select_ln46 = select i1 %tmp, i17 %abs_I_V, i17 %sext_ln151_1" [src/polar_clip.cpp:46->src/polar_clip.cpp:159]   --->   Operation 47 'select' 'select_ln46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln890 = sext i17 %select_ln46"   --->   Operation 48 'sext' 'sext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.12ns)   --->   "%abs_Q_V = sub i17, i17 %sext_ln152_1"   --->   Operation 49 'sub' 'abs_Q_V' <Predicate = (ret_V)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.32ns)   --->   "%select_ln52 = select i1 %ret_V, i17 %abs_Q_V, i17 %sext_ln152_1" [src/polar_clip.cpp:52->src/polar_clip.cpp:159]   --->   Operation 50 'select' 'select_ln52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i17 %select_ln52"   --->   Operation 51 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.12ns)   --->   "%X_step_V = add i18 %sext_ln890, i18 %sext_ln69"   --->   Operation 52 'add' 'X_step_V' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i18 %X_step_V" [src/polar_clip.cpp:41->src/polar_clip.cpp:159]   --->   Operation 53 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.94ns)   --->   "%icmp_ln894 = icmp_slt  i17 %select_ln52, i17 %select_ln46"   --->   Operation 54 'icmp' 'icmp_ln894' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.14ns)   --->   "%xor_ln894_1 = xor i1 %icmp_ln894, i1"   --->   Operation 55 'xor' 'xor_ln894_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.12ns)   --->   "%Y_step_V = sub i18 %sext_ln69, i18 %sext_ln890"   --->   Operation 56 'sub' 'Y_step_V' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.12ns)   --->   "%Y_step_V_1 = sub i18 %sext_ln890, i18 %sext_ln69"   --->   Operation 57 'sub' 'Y_step_V_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.35ns)   --->   "%select_ln63 = select i1 %xor_ln894_1, i18 %Y_step_V_1, i18 %Y_step_V" [src/polar_clip.cpp:63->src/polar_clip.cpp:159]   --->   Operation 58 'select' 'select_ln63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i18 %select_ln63" [src/polar_clip.cpp:71->src/polar_clip.cpp:159]   --->   Operation 59 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.73ns)   --->   "%br_ln71 = br void" [src/polar_clip.cpp:71->src/polar_clip.cpp:159]   --->   Operation 60 'br' 'br_ln71' <Predicate = true> <Delay = 0.73>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%rotation_index_V = phi i32 %select_ln886, void %_ifconv.i, i32, void %bb443_ifconv"   --->   Operation 61 'phi' 'rotation_index_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%X_step_V_1 = phi i32 %select_ln886_2, void %_ifconv.i, i32 %sext_ln41, void %bb443_ifconv"   --->   Operation 62 'phi' 'X_step_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%Y_step_V_2 = phi i32 %select_ln886_1, void %_ifconv.i, i32 %sext_ln71, void %bb443_ifconv"   --->   Operation 63 'phi' 'Y_step_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_V = phi i3 %add_ln695, void %_ifconv.i, i3, void %bb443_ifconv"   --->   Operation 64 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.56ns)   --->   "%icmp_ln882 = icmp_eq  i3 %i_V, i3"   --->   Operation 66 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 67 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln882, void %_ifconv.i, void %cos_sin_mag.exit" [src/polar_clip.cpp:71->src/polar_clip.cpp:159]   --->   Operation 68 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i_V_i_cast3 = zext i3 %i_V"   --->   Operation 69 'zext' 'i_V_i_cast3' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_3)   --->   "%i_V_i_cast = zext i3 %i_V"   --->   Operation 70 'zext' 'i_V_i_cast' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 71 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Y_step_V_2, i32"   --->   Operation 72 'bitselect' 'tmp_1' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.27ns)   --->   "%ashr_ln803 = ashr i32 %X_step_V_1, i32 %i_V_i_cast3"   --->   Operation 73 'ashr' 'ashr_ln803' <Predicate = (!icmp_ln882)> <Delay = 1.27> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_3)   --->   "%shl_ln73 = shl i6, i6 %i_V_i_cast" [src/polar_clip.cpp:73->src/polar_clip.cpp:159]   --->   Operation 74 'shl' 'shl_ln73' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_3)   --->   "%zext_ln1465 = zext i6 %shl_ln73"   --->   Operation 75 'zext' 'zext_ln1465' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln69_3 = add i32 %zext_ln1465, i32 %rotation_index_V"   --->   Operation 76 'add' 'add_ln69_3' <Predicate = (!icmp_ln882)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_4)   --->   "%shr_i_i553148_i = lshr i32 %Y_step_V_2, i32 %i_V_i_cast3"   --->   Operation 77 'lshr' 'shr_i_i553148_i' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.27ns) (out node of the LUT)   --->   "%add_ln69_4 = add i32 %shr_i_i553148_i, i32 %X_step_V_1"   --->   Operation 78 'add' 'add_ln69_4' <Predicate = (!icmp_ln882)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.14ns)   --->   "%sub_ln69_2 = sub i32 %Y_step_V_2, i32 %ashr_ln803"   --->   Operation 79 'sub' 'sub_ln69_2' <Predicate = (!icmp_ln882)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69_3)   --->   "%ashr_ln803_1 = ashr i32 %Y_step_V_2, i32 %i_V_i_cast3"   --->   Operation 80 'ashr' 'ashr_ln803_1' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.27ns) (out node of the LUT)   --->   "%sub_ln69_3 = sub i32 %X_step_V_1, i32 %ashr_ln803_1"   --->   Operation 81 'sub' 'sub_ln69_3' <Predicate = (!icmp_ln882)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.14ns)   --->   "%add_ln69_5 = add i32 %ashr_ln803, i32 %Y_step_V_2"   --->   Operation 82 'add' 'add_ln69_5' <Predicate = (!icmp_ln882)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.28ns)   --->   "%select_ln886 = select i1 %tmp_1, i32 %rotation_index_V, i32 %add_ln69_3"   --->   Operation 83 'select' 'select_ln886' <Predicate = (!icmp_ln882)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.28ns)   --->   "%select_ln886_1 = select i1 %tmp_1, i32 %add_ln69_5, i32 %sub_ln69_2"   --->   Operation 84 'select' 'select_ln886_1' <Predicate = (!icmp_ln882)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.28ns)   --->   "%select_ln886_2 = select i1 %tmp_1, i32 %sub_ln69_3, i32 %add_ln69_4"   --->   Operation 85 'select' 'select_ln886_2' <Predicate = (!icmp_ln882)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln695 = add i3 %i_V, i3"   --->   Operation 86 'add' 'add_ln695' <Predicate = (!icmp_ln882)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [src/polar_clip.cpp:71->src/polar_clip.cpp:159]   --->   Operation 87 'br' 'br_ln71' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %X_step_V_1"   --->   Operation 88 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln86 = mul i25, i25 %trunc_ln69" [src/polar_clip.cpp:86->src/polar_clip.cpp:159]   --->   Operation 89 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i32 %rotation_index_V"   --->   Operation 90 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%rotation_sin_lut_addr = getelementptr i16 %rotation_sin_lut, i64, i64 %zext_ln538"   --->   Operation 91 'getelementptr' 'rotation_sin_lut_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (1.29ns)   --->   "%rotation_sin_lut_load = load i6 %rotation_sin_lut_addr"   --->   Operation 92 'load' 'rotation_sin_lut_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%rotation_cos_lut_addr = getelementptr i16 %rotation_cos_lut, i64, i64 %zext_ln538"   --->   Operation 93 'getelementptr' 'rotation_cos_lut_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (1.29ns)   --->   "%rotation_cos_lut_load = load i6 %rotation_cos_lut_addr"   --->   Operation 94 'load' 'rotation_cos_lut_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_7 : Operation 95 [1/1] (0.80ns)   --->   "%icmp_ln890 = icmp_sgt  i32 %mag_sq_V, i32"   --->   Operation 95 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 96 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln86 = mul i25, i25 %trunc_ln69" [src/polar_clip.cpp:86->src/polar_clip.cpp:159]   --->   Operation 96 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/2] (1.29ns)   --->   "%rotation_sin_lut_load = load i6 %rotation_sin_lut_addr"   --->   Operation 97 'load' 'rotation_sin_lut_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_8 : Operation 98 [1/1] (1.12ns)   --->   "%sub_ln69 = sub i16, i16 %rotation_sin_lut_load"   --->   Operation 98 'sub' 'sub_ln69' <Predicate = (tmp & icmp_ln890)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.29ns)   --->   "%select_ln90 = select i1 %tmp, i16 %sub_ln69, i16 %rotation_sin_lut_load" [src/polar_clip.cpp:90->src/polar_clip.cpp:159]   --->   Operation 99 'select' 'select_ln90' <Predicate = (icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.14ns)   --->   "%xor_ln95 = xor i1 %ret_V, i1" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 100 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (1.29ns)   --->   "%rotation_cos_lut_load = load i6 %rotation_cos_lut_addr"   --->   Operation 101 'load' 'rotation_cos_lut_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_8 : Operation 102 [1/1] (1.12ns)   --->   "%sub_ln69_1 = sub i16, i16 %rotation_cos_lut_load"   --->   Operation 102 'sub' 'sub_ln69_1' <Predicate = (tmp & icmp_ln890)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.29ns)   --->   "%select_ln101 = select i1 %tmp, i16 %sub_ln69_1, i16 %rotation_cos_lut_load" [src/polar_clip.cpp:101->src/polar_clip.cpp:159]   --->   Operation 103 'select' 'select_ln101' <Predicate = (icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.14ns)   --->   "%and_ln95 = and i1 %xor_ln894_1, i1 %ret_V" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 104 'and' 'and_ln95' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_1)   --->   "%select_ln95 = select i1 %and_ln95, i16 %select_ln90, i16 %select_ln101" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 105 'select' 'select_ln95' <Predicate = (icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.14ns)   --->   "%and_ln95_1 = and i1 %xor_ln894_1, i1 %xor_ln95" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 106 'and' 'and_ln95_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln95_1 = select i1 %and_ln95_1, i16 %select_ln90, i16 %select_ln95" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 107 'select' 'select_ln95_1' <Predicate = (icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln894 = xor i1 %xor_ln894_1, i1"   --->   Operation 108 'xor' 'xor_ln894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %xor_ln95, i1 %xor_ln894" [src/polar_clip.cpp:106->src/polar_clip.cpp:159]   --->   Operation 109 'and' 'and_ln106' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.29ns) (out node of the LUT)   --->   "%cs_fixed_real_V = select i1 %and_ln106, i16 %select_ln101, i16 %select_ln95_1"   --->   Operation 110 'select' 'cs_fixed_real_V' <Predicate = (icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln95)   --->   "%select_ln95_2 = select i1 %and_ln95, i16 %rotation_cos_lut_load, i16 %rotation_sin_lut_load" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 111 'select' 'select_ln95_2' <Predicate = (icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.12ns) (out node of the LUT)   --->   "%sub_ln95 = sub i16, i16 %select_ln95_2" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 112 'sub' 'sub_ln95' <Predicate = (icmp_ln890)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node cs_fixed_imag_V)   --->   "%select_ln95_3 = select i1 %and_ln95_1, i16 %rotation_cos_lut_load, i16 %sub_ln95" [src/polar_clip.cpp:95->src/polar_clip.cpp:159]   --->   Operation 113 'select' 'select_ln95_3' <Predicate = (icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.29ns) (out node of the LUT)   --->   "%cs_fixed_imag_V = select i1 %and_ln106, i16 %rotation_sin_lut_load, i16 %select_ln95_3"   --->   Operation 114 'select' 'cs_fixed_imag_V' <Predicate = (icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 115 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln86 = mul i25, i25 %trunc_ln69" [src/polar_clip.cpp:86->src/polar_clip.cpp:159]   --->   Operation 115 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.81>
ST_10 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln86 = mul i25, i25 %trunc_ln69" [src/polar_clip.cpp:86->src/polar_clip.cpp:159]   --->   Operation 116 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln86, i32, i32"   --->   Operation 117 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.12ns)   --->   "%add_ln69 = add i16, i16 %trunc_ln"   --->   Operation 118 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [4/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_real_V = mul i16 %cs_fixed_real_V, i16 %add_ln69" [src/polar_clip.cpp:169]   --->   Operation 119 'mul' 'ovalue_real_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 120 [4/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_imag_V = mul i16 %cs_fixed_imag_V, i16 %add_ln69" [src/polar_clip.cpp:170]   --->   Operation 120 'mul' 'ovalue_imag_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 121 [3/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_real_V = mul i16 %cs_fixed_real_V, i16 %add_ln69" [src/polar_clip.cpp:169]   --->   Operation 121 'mul' 'ovalue_real_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [3/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_imag_V = mul i16 %cs_fixed_imag_V, i16 %add_ln69" [src/polar_clip.cpp:170]   --->   Operation 122 'mul' 'ovalue_imag_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 123 [2/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_real_V = mul i16 %cs_fixed_real_V, i16 %add_ln69" [src/polar_clip.cpp:169]   --->   Operation 123 'mul' 'ovalue_real_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 124 [2/4] (0.69ns) (root node of the DSP)   --->   "%ovalue_imag_V = mul i16 %cs_fixed_imag_V, i16 %add_ln69" [src/polar_clip.cpp:170]   --->   Operation 124 'mul' 'ovalue_imag_V' <Predicate = (icmp_ln890)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.29>
ST_13 : Operation 125 [1/4] (0.00ns) (root node of the DSP)   --->   "%ovalue_real_V = mul i16 %cs_fixed_real_V, i16 %add_ln69" [src/polar_clip.cpp:169]   --->   Operation 125 'mul' 'ovalue_real_V' <Predicate = (icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%ovalue_imag_V = mul i16 %cs_fixed_imag_V, i16 %add_ln69" [src/polar_clip.cpp:170]   --->   Operation 126 'mul' 'ovalue_imag_V' <Predicate = (icmp_ln890)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 127 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890, i16 %ovalue_imag_V, i16"   --->   Operation 127 'select' 'select_ln890' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.29ns)   --->   "%select_ln890_1 = select i1 %icmp_ln890, i16 %ovalue_real_V, i16"   --->   Operation 128 'select' 'select_ln890_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln890, i16 %select_ln890_1" [src/polar_clip.cpp:179]   --->   Operation 129 'bitconcatenate' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %out_sample_V_data_V, i4 %out_sample_V_keep_V, i4 %out_sample_V_strb_V, i1 %out_sample_V_last_V, i32 %tmp_data_V, i4, i4, i1"   --->   Operation 130 'write' 'write_ln336' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 131 [1/2] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %out_sample_V_data_V, i4 %out_sample_V_keep_V, i4 %out_sample_V_strb_V, i1 %out_sample_V_last_V, i32 %tmp_data_V, i4, i4, i1"   --->   Operation 131 'write' 'write_ln336' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln185 = ret" [src/polar_clip.cpp:185]   --->   Operation 132 'ret' 'ret_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_sample_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_sample_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_sample_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_sample_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_sample_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_sample_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_sample_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_sample_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rotation_sin_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rotation_cos_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (read             ) [ 000000000000000]
tmp_data_V_1          (extractvalue     ) [ 000000000000000]
value_real            (trunc            ) [ 001111000000000]
value_imag            (partselect       ) [ 001111000000000]
sext_ln151            (sext             ) [ 001110000000000]
ret_V                 (bitselect        ) [ 001111111000000]
tmp                   (bitselect        ) [ 001111111000000]
sext_ln152            (sext             ) [ 000110000000000]
value_real_sq_V       (mul              ) [ 000001000000000]
value_imag_sq_V       (mul              ) [ 000001000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
sext_ln151_1          (sext             ) [ 000000000000000]
sext_ln152_1          (sext             ) [ 000000000000000]
mag_sq_V              (add              ) [ 000000110000000]
abs_I_V               (sub              ) [ 000000000000000]
select_ln46           (select           ) [ 000000000000000]
sext_ln890            (sext             ) [ 000000000000000]
abs_Q_V               (sub              ) [ 000000000000000]
select_ln52           (select           ) [ 000000000000000]
sext_ln69             (sext             ) [ 000000000000000]
X_step_V              (add              ) [ 000000000000000]
sext_ln41             (sext             ) [ 000001100000000]
icmp_ln894            (icmp             ) [ 000000000000000]
xor_ln894_1           (xor              ) [ 000000111000000]
Y_step_V              (sub              ) [ 000000000000000]
Y_step_V_1            (sub              ) [ 000000000000000]
select_ln63           (select           ) [ 000000000000000]
sext_ln71             (sext             ) [ 000001100000000]
br_ln71               (br               ) [ 000001100000000]
rotation_index_V      (phi              ) [ 000000110000000]
X_step_V_1            (phi              ) [ 000000110000000]
Y_step_V_2            (phi              ) [ 000000100000000]
i_V                   (phi              ) [ 000000100000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
icmp_ln882            (icmp             ) [ 000000100000000]
empty_11              (speclooptripcount) [ 000000000000000]
br_ln71               (br               ) [ 000000000000000]
i_V_i_cast3           (zext             ) [ 000000000000000]
i_V_i_cast            (zext             ) [ 000000000000000]
specloopname_ln1620   (specloopname     ) [ 000000000000000]
tmp_1                 (bitselect        ) [ 000000000000000]
ashr_ln803            (ashr             ) [ 000000000000000]
shl_ln73              (shl              ) [ 000000000000000]
zext_ln1465           (zext             ) [ 000000000000000]
add_ln69_3            (add              ) [ 000000000000000]
shr_i_i553148_i       (lshr             ) [ 000000000000000]
add_ln69_4            (add              ) [ 000000000000000]
sub_ln69_2            (sub              ) [ 000000000000000]
ashr_ln803_1          (ashr             ) [ 000000000000000]
sub_ln69_3            (sub              ) [ 000000000000000]
add_ln69_5            (add              ) [ 000000000000000]
select_ln886          (select           ) [ 000001100000000]
select_ln886_1        (select           ) [ 000001100000000]
select_ln886_2        (select           ) [ 000001100000000]
add_ln695             (add              ) [ 000001100000000]
br_ln71               (br               ) [ 000001100000000]
trunc_ln69            (trunc            ) [ 000000001110000]
zext_ln538            (zext             ) [ 000000000000000]
rotation_sin_lut_addr (getelementptr    ) [ 000000001000000]
rotation_cos_lut_addr (getelementptr    ) [ 000000001000000]
icmp_ln890            (icmp             ) [ 000000001111110]
rotation_sin_lut_load (load             ) [ 000000000000000]
sub_ln69              (sub              ) [ 000000000000000]
select_ln90           (select           ) [ 000000000000000]
xor_ln95              (xor              ) [ 000000000000000]
rotation_cos_lut_load (load             ) [ 000000000000000]
sub_ln69_1            (sub              ) [ 000000000000000]
select_ln101          (select           ) [ 000000000000000]
and_ln95              (and              ) [ 000000000000000]
select_ln95           (select           ) [ 000000000000000]
and_ln95_1            (and              ) [ 000000000000000]
select_ln95_1         (select           ) [ 000000000000000]
xor_ln894             (xor              ) [ 000000000000000]
and_ln106             (and              ) [ 000000000000000]
cs_fixed_real_V       (select           ) [ 000000000111110]
select_ln95_2         (select           ) [ 000000000000000]
sub_ln95              (sub              ) [ 000000000000000]
select_ln95_3         (select           ) [ 000000000000000]
cs_fixed_imag_V       (select           ) [ 000000000111110]
mul_ln86              (mul              ) [ 000000000000000]
trunc_ln              (partselect       ) [ 000000000000000]
add_ln69              (add              ) [ 000000000001110]
ovalue_real_V         (mul              ) [ 000000000000000]
ovalue_imag_V         (mul              ) [ 000000000000000]
select_ln890          (select           ) [ 000000000000000]
select_ln890_1        (select           ) [ 000000000000000]
tmp_data_V            (bitconcatenate   ) [ 000000000000001]
write_ln336           (write            ) [ 000000000000000]
ret_ln185             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_sample_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sample_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_sample_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sample_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_sample_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sample_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_sample_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sample_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_sample_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sample_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_sample_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sample_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_sample_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sample_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_sample_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sample_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rotation_sin_lut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotation_sin_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rotation_cos_lut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotation_cos_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="empty_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="41" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="4" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="1" slack="0"/>
<pin id="122" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln336/13 "/>
</bind>
</comp>

<comp id="131" class="1004" name="rotation_sin_lut_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotation_sin_lut_addr/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rotation_sin_lut_load/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rotation_cos_lut_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotation_cos_lut_addr/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rotation_cos_lut_load/7 "/>
</bind>
</comp>

<comp id="157" class="1005" name="rotation_index_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rotation_index_V (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="rotation_index_V_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rotation_index_V/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="X_step_V_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_step_V_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="X_step_V_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="18" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="X_step_V_1/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="Y_step_V_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="Y_step_V_2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="Y_step_V_2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="18" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y_step_V_2/6 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_V_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_data_V_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="41" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="value_real_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="value_real/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="value_imag_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="value_imag/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln151_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ret_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln152_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln151_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="4"/>
<pin id="242" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_1/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln152_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="4"/>
<pin id="245" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="abs_I_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="abs_I_V/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln46_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="4"/>
<pin id="254" dir="0" index="1" bw="17" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln890_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="0"/>
<pin id="261" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln890/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="abs_Q_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="abs_Q_V/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln52_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="4"/>
<pin id="271" dir="0" index="1" bw="17" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln69_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="X_step_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="X_step_V/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln41_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln894_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln894/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln894_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln894_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="Y_step_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="0" index="1" bw="17" slack="0"/>
<pin id="305" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Y_step_V/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Y_step_V_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="0"/>
<pin id="311" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Y_step_V_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln63_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="18" slack="0"/>
<pin id="317" dir="0" index="2" bw="18" slack="0"/>
<pin id="318" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln71_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="18" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln882_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_V_i_cast3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_i_cast3/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_V_i_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_i_cast/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="ashr_ln803_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln803/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln73_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln1465_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1465/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln69_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shr_i_i553148_i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="shr_i_i553148_i/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln69_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln69_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_2/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ashr_ln803_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln803_1/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln69_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_3/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln69_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_5/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln886_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln886/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln886_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln886_1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln886_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln886_2/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln695_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln69_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln538_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln890_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="0" index="1" bw="29" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln69_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln90_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="7"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="0" index="2" bw="16" slack="0"/>
<pin id="461" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln95_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="7"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln69_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln101_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="7"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln95_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="3"/>
<pin id="484" dir="0" index="1" bw="1" slack="7"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln95/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln95_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="16" slack="0"/>
<pin id="490" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln95_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="3"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln95_1/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln95_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="0" index="2" bw="16" slack="0"/>
<pin id="503" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_1/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln894_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="3"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln894/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="and_ln106_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="cs_fixed_real_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="0"/>
<pin id="522" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cs_fixed_real_V/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln95_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="16" slack="0"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_2/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln95_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln95_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_3/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="cs_fixed_imag_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="0" index="2" bw="16" slack="0"/>
<pin id="552" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cs_fixed_imag_V/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="25" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln69_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln890_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="6"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln890_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="6"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_1/13 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_data_V_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="0" index="2" bw="16" slack="0"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/13 "/>
</bind>
</comp>

<comp id="592" class="1007" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="value_real_sq_V/1 "/>
</bind>
</comp>

<comp id="598" class="1007" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="value_imag_sq_V/2 mag_sq_V/4 "/>
</bind>
</comp>

<comp id="606" class="1007" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="25" slack="0"/>
<pin id="608" dir="0" index="1" bw="25" slack="0"/>
<pin id="609" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln86/7 "/>
</bind>
</comp>

<comp id="613" class="1007" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="2"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ovalue_real_V/10 "/>
</bind>
</comp>

<comp id="619" class="1007" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="2"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ovalue_imag_V/10 "/>
</bind>
</comp>

<comp id="625" class="1005" name="value_real_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="4"/>
<pin id="627" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="value_real "/>
</bind>
</comp>

<comp id="630" class="1005" name="value_imag_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="value_imag "/>
</bind>
</comp>

<comp id="636" class="1005" name="sext_ln151_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151 "/>
</bind>
</comp>

<comp id="642" class="1005" name="ret_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="4"/>
<pin id="644" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="4"/>
<pin id="651" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="656" class="1005" name="sext_ln152_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln152 "/>
</bind>
</comp>

<comp id="662" class="1005" name="value_real_sq_V_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_real_sq_V "/>
</bind>
</comp>

<comp id="667" class="1005" name="mag_sq_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2"/>
<pin id="669" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mag_sq_V "/>
</bind>
</comp>

<comp id="672" class="1005" name="sext_ln41_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="677" class="1005" name="xor_ln894_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="3"/>
<pin id="679" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln894_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln71_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln71 "/>
</bind>
</comp>

<comp id="692" class="1005" name="select_ln886_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln886 "/>
</bind>
</comp>

<comp id="697" class="1005" name="select_ln886_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln886_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="select_ln886_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln886_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="add_ln695_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="712" class="1005" name="trunc_ln69_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="25" slack="1"/>
<pin id="714" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="717" class="1005" name="rotation_sin_lut_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="1"/>
<pin id="719" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rotation_sin_lut_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="rotation_cos_lut_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="1"/>
<pin id="724" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rotation_cos_lut_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln890_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="733" class="1005" name="cs_fixed_real_V_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="2"/>
<pin id="735" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cs_fixed_real_V "/>
</bind>
</comp>

<comp id="738" class="1005" name="cs_fixed_imag_V_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="2"/>
<pin id="740" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cs_fixed_imag_V "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln69_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_data_V_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="123"><net_src comp="94" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="128"><net_src comp="96" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="130"><net_src comp="98" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="178"><net_src comp="172" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="100" pin="5"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="203" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="199" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="199" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="240" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="243" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="243" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="269" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="252" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="276" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="259" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="259" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="276" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="296" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="192" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="192" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="192" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="182" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="172" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="332" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="336" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="161" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="182" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="332" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="172" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="182" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="348" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="182" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="332" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="172" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="348" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="182" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="340" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="161" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="364" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="340" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="400" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="382" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="340" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="394" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="376" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="192" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="169" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="157" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="138" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="138" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="151" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="151" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="457" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="475" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="464" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="457" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="486" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="464" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="475" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="499" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="482" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="151" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="138" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="526" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="494" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="151" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="534" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="512" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="138" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="540" pin="3"/><net_sink comp="548" pin=2"/></net>

<net id="562"><net_src comp="84" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="86" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="556" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="82" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="571" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="577" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="591"><net_src comp="583" pin="3"/><net_sink comp="112" pin=5"/></net>

<net id="596"><net_src comp="217" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="217" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="237" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="237" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="76" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="436" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="606" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="617"><net_src comp="565" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="618"><net_src comp="613" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="623"><net_src comp="565" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="624"><net_src comp="619" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="628"><net_src comp="203" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="633"><net_src comp="207" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="639"><net_src comp="217" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="645"><net_src comp="221" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="652"><net_src comp="229" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="659"><net_src comp="237" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="665"><net_src comp="592" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="670"><net_src comp="598" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="675"><net_src comp="286" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="680"><net_src comp="296" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="687"><net_src comp="322" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="695"><net_src comp="406" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="700"><net_src comp="414" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="705"><net_src comp="422" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="710"><net_src comp="430" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="715"><net_src comp="436" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="720"><net_src comp="131" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="725"><net_src comp="144" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="730"><net_src comp="446" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="736"><net_src comp="518" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="741"><net_src comp="548" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="746"><net_src comp="565" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="752"><net_src comp="583" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="112" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_sample_V_data_V | {14 }
	Port: out_sample_V_keep_V | {14 }
	Port: out_sample_V_strb_V | {14 }
	Port: out_sample_V_last_V | {14 }
 - Input state : 
	Port: polar_clip : in_sample_V_data_V | {1 }
	Port: polar_clip : in_sample_V_keep_V | {1 }
	Port: polar_clip : in_sample_V_strb_V | {1 }
	Port: polar_clip : in_sample_V_last_V | {1 }
	Port: polar_clip : rotation_sin_lut | {7 8 }
	Port: polar_clip : rotation_cos_lut | {7 8 }
  - Chain level:
	State 1
		value_real : 1
		value_imag : 1
		sext_ln151 : 2
		value_real_sq_V : 3
		ret_V : 1
		tmp : 1
	State 2
		value_imag_sq_V : 1
	State 3
	State 4
		mag_sq_V : 1
	State 5
		abs_I_V : 1
		select_ln46 : 2
		sext_ln890 : 3
		abs_Q_V : 1
		select_ln52 : 2
		sext_ln69 : 3
		X_step_V : 4
		sext_ln41 : 5
		icmp_ln894 : 3
		xor_ln894_1 : 4
		Y_step_V : 4
		Y_step_V_1 : 4
		select_ln63 : 4
		sext_ln71 : 5
	State 6
		icmp_ln882 : 1
		br_ln71 : 2
		i_V_i_cast3 : 1
		i_V_i_cast : 1
		tmp_1 : 1
		ashr_ln803 : 2
		shl_ln73 : 2
		zext_ln1465 : 3
		add_ln69_3 : 4
		shr_i_i553148_i : 2
		add_ln69_4 : 3
		sub_ln69_2 : 3
		ashr_ln803_1 : 2
		sub_ln69_3 : 3
		add_ln69_5 : 3
		select_ln886 : 5
		select_ln886_1 : 4
		select_ln886_2 : 4
		add_ln695 : 1
	State 7
		mul_ln86 : 1
		rotation_sin_lut_addr : 1
		rotation_sin_lut_load : 2
		rotation_cos_lut_addr : 1
		rotation_cos_lut_load : 2
	State 8
		sub_ln69 : 1
		select_ln90 : 2
		sub_ln69_1 : 1
		select_ln101 : 2
		select_ln95 : 3
		select_ln95_1 : 4
		cs_fixed_real_V : 5
		sub_ln95 : 1
		select_ln95_3 : 2
		cs_fixed_imag_V : 3
	State 9
	State 10
		trunc_ln : 1
		add_ln69 : 2
		ovalue_real_V : 3
		ovalue_imag_V : 3
	State 11
	State 12
	State 13
		select_ln890 : 1
		select_ln890_1 : 1
		tmp_data_V : 2
		write_ln336 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln46_fu_252   |    0    |    0    |    17   |
|          |   select_ln52_fu_269   |    0    |    0    |    17   |
|          |   select_ln63_fu_314   |    0    |    0    |    18   |
|          |   select_ln886_fu_406  |    0    |    0    |    32   |
|          |  select_ln886_1_fu_414 |    0    |    0    |    32   |
|          |  select_ln886_2_fu_422 |    0    |    0    |    32   |
|          |   select_ln90_fu_457   |    0    |    0    |    16   |
|  select  |   select_ln101_fu_475  |    0    |    0    |    16   |
|          |   select_ln95_fu_486   |    0    |    0    |    16   |
|          |  select_ln95_1_fu_499  |    0    |    0    |    16   |
|          | cs_fixed_real_V_fu_518 |    0    |    0    |    16   |
|          |  select_ln95_2_fu_526  |    0    |    0    |    16   |
|          |  select_ln95_3_fu_540  |    0    |    0    |    16   |
|          | cs_fixed_imag_V_fu_548 |    0    |    0    |    16   |
|          |   select_ln890_fu_571  |    0    |    0    |    16   |
|          |  select_ln890_1_fu_577 |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     abs_I_V_fu_246     |    0    |    0    |    23   |
|          |     abs_Q_V_fu_263     |    0    |    0    |    23   |
|          |     Y_step_V_fu_302    |    0    |    0    |    24   |
|          |    Y_step_V_1_fu_308   |    0    |    0    |    24   |
|    sub   |    sub_ln69_2_fu_382   |    0    |    0    |    39   |
|          |    sub_ln69_3_fu_394   |    0    |    0    |    39   |
|          |     sub_ln69_fu_451    |    0    |    0    |    23   |
|          |    sub_ln69_1_fu_469   |    0    |    0    |    23   |
|          |     sub_ln95_fu_534    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln803_fu_348   |    0    |    0    |   101   |
|          |   ashr_ln803_1_fu_388  |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|
|          |     X_step_V_fu_280    |    0    |    0    |    24   |
|          |    add_ln69_3_fu_364   |    0    |    0    |    39   |
|    add   |    add_ln69_4_fu_376   |    0    |    0    |    39   |
|          |    add_ln69_5_fu_400   |    0    |    0    |    39   |
|          |    add_ln695_fu_430    |    0    |    0    |    11   |
|          |     add_ln69_fu_565    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|   lshr   | shr_i_i553148_i_fu_370 |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln894_fu_290   |    0    |    0    |    20   |
|   icmp   |    icmp_ln882_fu_326   |    0    |    0    |    9    |
|          |    icmp_ln890_fu_446   |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    shl   |     shl_ln73_fu_354    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|          |   xor_ln894_1_fu_296   |    0    |    0    |    2    |
|    xor   |     xor_ln95_fu_464    |    0    |    0    |    2    |
|          |    xor_ln894_fu_507    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     and_ln95_fu_482    |    0    |    0    |    2    |
|    and   |    and_ln95_1_fu_494   |    0    |    0    |    2    |
|          |    and_ln106_fu_512    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_592       |    1    |    0    |    0    |
|    mul   |       grp_fu_606       |    1    |    0    |    0    |
|          |       grp_fu_613       |    1    |    0    |    0    |
|          |       grp_fu_619       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_598       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    empty_read_fu_100   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |    grp_write_fu_112    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|extractvalue|   tmp_data_V_1_fu_199  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    value_real_fu_203   |    0    |    0    |    0    |
|          |    trunc_ln69_fu_436   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    value_imag_fu_207   |    0    |    0    |    0    |
|          |     trunc_ln_fu_556    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln151_fu_217   |    0    |    0    |    0    |
|          |    sext_ln152_fu_237   |    0    |    0    |    0    |
|          |   sext_ln151_1_fu_240  |    0    |    0    |    0    |
|   sext   |   sext_ln152_1_fu_243  |    0    |    0    |    0    |
|          |    sext_ln890_fu_259   |    0    |    0    |    0    |
|          |    sext_ln69_fu_276    |    0    |    0    |    0    |
|          |    sext_ln41_fu_286    |    0    |    0    |    0    |
|          |    sext_ln71_fu_322    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      ret_V_fu_221      |    0    |    0    |    0    |
| bitselect|       tmp_fu_229       |    0    |    0    |    0    |
|          |      tmp_1_fu_340      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   i_V_i_cast3_fu_332   |    0    |    0    |    0    |
|   zext   |    i_V_i_cast_fu_336   |    0    |    0    |    0    |
|          |   zext_ln1465_fu_360   |    0    |    0    |    0    |
|          |    zext_ln538_fu_440   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|    tmp_data_V_fu_583   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |    0    |   1095  |
|----------|------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|rotation_cos_lut|    1   |    0   |    0   |
|rotation_sin_lut|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      X_step_V_1_reg_169     |   32   |
|      Y_step_V_2_reg_179     |   32   |
|      add_ln695_reg_707      |    3   |
|       add_ln69_reg_743      |   16   |
|   cs_fixed_imag_V_reg_738   |   16   |
|   cs_fixed_real_V_reg_733   |   16   |
|         i_V_reg_188         |    3   |
|      icmp_ln890_reg_727     |    1   |
|       mag_sq_V_reg_667      |   32   |
|        ret_V_reg_642        |    1   |
|rotation_cos_lut_addr_reg_722|    6   |
|   rotation_index_V_reg_157  |   32   |
|rotation_sin_lut_addr_reg_717|    6   |
|    select_ln886_1_reg_697   |   32   |
|    select_ln886_2_reg_702   |   32   |
|     select_ln886_reg_692    |   32   |
|      sext_ln151_reg_636     |   32   |
|      sext_ln152_reg_656     |   32   |
|      sext_ln41_reg_672      |   32   |
|      sext_ln71_reg_684      |   32   |
|      tmp_data_V_reg_749     |   32   |
|         tmp_reg_649         |    1   |
|      trunc_ln69_reg_712     |   25   |
|      value_imag_reg_630     |   16   |
|      value_real_reg_625     |   16   |
|   value_real_sq_V_reg_662   |   32   |
|     xor_ln894_1_reg_677     |    1   |
+-----------------------------+--------+
|            Total            |   543  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_112     |  p5  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_138    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_151    |  p0  |   2  |   6  |   12   ||    9    |
| rotation_index_V_reg_157 |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_592        |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_592        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_598        |  p0  |   3  |  16  |   48   ||    15   |
|        grp_fu_598        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_606        |  p1  |   2  |  25  |   50   ||    9    |
|        grp_fu_613        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_619        |  p1  |   2  |  16  |   32   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   410  ||  8.151  ||   105   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |  1095  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   105  |
|  Register |    -   |    -   |    -   |   543  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    8   |   543  |  1200  |
+-----------+--------+--------+--------+--------+--------+
