INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sources_1/imports/HDL/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sources_1/imports/HDL/pattern.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sources_1/imports/HDL/pattern.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sources_1/imports/HDL/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sources_1/imports/HDL/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/bmpPattern/bmpPattern.srcs/sim_1/new/bmpPattern_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmpPattern_test
