--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58659 paths analyzed, 863 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.823ns.
--------------------------------------------------------------------------------
Slack:                  10.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.760ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.C4      net (fanout=3)        1.360   missile_fsm/M_adder_out[6]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data171
                                                       missile_fsm/score_counter/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.760ns (2.840ns logic, 6.920ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.CMUX     Topac                 0.633   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.C2      net (fanout=3)        1.475   missile_fsm/M_adder_out[2]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data131
                                                       missile_fsm/score_counter/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (2.730ns logic, 7.032ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  10.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.AMUX     Tcina                 0.220   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.A3      net (fanout=3)        1.388   missile_fsm/M_adder_out[4]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data151
                                                       missile_fsm/score_counter/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (2.781ns logic, 6.948ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.C4      net (fanout=3)        1.360   missile_fsm/M_adder_out[6]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data171
                                                       missile_fsm/score_counter/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (2.840ns logic, 6.824ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.CMUX     Topac                 0.633   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.C2      net (fanout=3)        1.475   missile_fsm/M_adder_out[2]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data131
                                                       missile_fsm/score_counter/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.730ns logic, 6.936ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  10.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.B3      net (fanout=3)        1.168   missile_fsm/M_adder_out[5]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data61
                                                       missile_fsm/missile/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.633ns (2.905ns logic, 6.728ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  10.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.AMUX     Tcina                 0.220   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.A3      net (fanout=3)        1.388   missile_fsm/M_adder_out[4]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data151
                                                       missile_fsm/score_counter/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.633ns (2.781ns logic, 6.852ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  10.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X8Y42.C1       net (fanout=9)        1.682   missile_fsm/M_alu16_alufn[0]
    SLICE_X8Y42.CMUX     Topcc                 0.495   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<6>
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.C4      net (fanout=3)        1.360   missile_fsm/M_adder_out[6]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data171
                                                       missile_fsm/score_counter/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (2.327ns logic, 7.282ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.604ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.B6      net (fanout=3)        1.173   missile_fsm/M_adder_out[5]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data161
                                                       missile_fsm/score_counter/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.604ns (2.871ns logic, 6.733ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.590ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.C3      net (fanout=3)        1.156   missile_fsm/M_adder_out[6]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data71
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (2.874ns logic, 6.716ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.582ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.DMUX     Topad                 0.667   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.D4      net (fanout=3)        1.261   missile_fsm/M_adder_out[3]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data141
                                                       missile_fsm/score_counter/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (2.764ns logic, 6.818ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  10.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X8Y42.B2       net (fanout=9)        1.492   missile_fsm/M_alu16_alufn[0]
    SLICE_X8Y42.CMUX     Topbc                 0.650   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<5>
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.C4      net (fanout=3)        1.360   missile_fsm/M_adder_out[6]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data171
                                                       missile_fsm/score_counter/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.574ns (2.482ns logic, 7.092ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.B3      net (fanout=3)        1.168   missile_fsm/M_adder_out[5]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data61
                                                       missile_fsm/missile/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.537ns (2.905ns logic, 6.632ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  10.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.BMUX     Topab                 0.532   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y42.B1      net (fanout=3)        1.339   missile_fsm/M_adder_out[1]
    SLICE_X14Y42.CLK     Tas                   0.349   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data21
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.525ns (2.629ns logic, 6.896ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.508ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.B6      net (fanout=3)        1.173   missile_fsm/M_adder_out[5]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data161
                                                       missile_fsm/score_counter/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.508ns (2.871ns logic, 6.637ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  10.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.494ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.C3      net (fanout=3)        1.156   missile_fsm/M_adder_out[6]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data71
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.494ns (2.874ns logic, 6.620ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  10.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.DMUX     Topad                 0.667   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.D4      net (fanout=3)        1.261   missile_fsm/M_adder_out[3]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data141
                                                       missile_fsm/score_counter/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (2.764ns logic, 6.722ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.471ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.AMUX     Tcina                 0.220   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.A4      net (fanout=3)        1.096   missile_fsm/M_adder_out[4]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data51
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.471ns (2.815ns logic, 6.656ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.471ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.CMUX     Topac                 0.633   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y42.C3      net (fanout=3)        1.184   missile_fsm/M_adder_out[2]
    SLICE_X14Y42.CLK     Tas                   0.349   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data31
                                                       missile_fsm/missile/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.471ns (2.730ns logic, 6.741ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  10.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.468ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.BMUX     Topab                 0.532   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.B4      net (fanout=3)        1.282   missile_fsm/M_adder_out[1]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data121
                                                       missile_fsm/score_counter/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.468ns (2.629ns logic, 6.839ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/level/M_regs_q_0 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/level/M_regs_q_0 to missile_fsm/score_counter/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.476   missile_fsm/M_level_out[1]
                                                       missile_fsm/level/M_regs_q_0
    SLICE_X12Y34.C3      net (fanout=4)        1.512   missile_fsm/M_level_out[0]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.C4      net (fanout=3)        1.360   missile_fsm/M_adder_out[6]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data171
                                                       missile_fsm/score_counter/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (2.840ns logic, 6.612ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X8Y42.C1       net (fanout=9)        1.682   missile_fsm/M_alu16_alufn[0]
    SLICE_X8Y42.CMUX     Topcc                 0.495   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<6>
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.C3      net (fanout=3)        1.156   missile_fsm/M_adder_out[6]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data71
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (2.361ns logic, 7.078ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.438ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.AMUX     Topaa                 0.456   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y42.A1      net (fanout=3)        1.328   missile_fsm/M_adder_out[0]
    SLICE_X14Y42.CLK     Tas                   0.349   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data11
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.438ns (2.553ns logic, 6.885ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  10.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/level/M_regs_q_0 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.454ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/level/M_regs_q_0 to missile_fsm/score_counter/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.476   missile_fsm/M_level_out[1]
                                                       missile_fsm/level/M_regs_q_0
    SLICE_X12Y34.C3      net (fanout=4)        1.512   missile_fsm/M_level_out[0]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.CMUX     Topac                 0.633   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y43.C2      net (fanout=3)        1.475   missile_fsm/M_adder_out[2]
    SLICE_X14Y43.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data131
                                                       missile_fsm/score_counter/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (2.730ns logic, 6.724ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  10.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.BMUX     Topab                 0.532   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y42.B1      net (fanout=3)        1.339   missile_fsm/M_adder_out[1]
    SLICE_X14Y42.CLK     Tas                   0.349   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data21
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.429ns (2.629ns logic, 6.800ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/level/M_regs_q_0 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/level/M_regs_q_0 to missile_fsm/score_counter/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.476   missile_fsm/M_level_out[1]
                                                       missile_fsm/level/M_regs_q_0
    SLICE_X12Y34.C3      net (fanout=4)        1.512   missile_fsm/M_level_out[0]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.AMUX     Tcina                 0.220   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.A3      net (fanout=3)        1.388   missile_fsm/M_adder_out[4]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data151
                                                       missile_fsm/score_counter/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (2.781ns logic, 6.640ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X8Y42.B2       net (fanout=9)        1.492   missile_fsm/M_alu16_alufn[0]
    SLICE_X8Y42.CMUX     Topbc                 0.650   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<5>
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.C3      net (fanout=3)        1.156   missile_fsm/M_adder_out[6]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data71
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (2.516ns logic, 6.888ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  10.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.403ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/score_counter/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.DMUX     Tcind                 0.320   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X16Y41.D4      net (fanout=2)        0.962   missile_fsm/M_adder_out[7]
    SLICE_X16Y41.CLK     Tas                   0.339   M_missile_fsm_score_out[7]
                                                       missile_fsm/Mmux_M_missile_data181
                                                       missile_fsm/score_counter/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.403ns (2.881ns logic, 6.522ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  10.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.399ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.B5      net (fanout=2)        1.251   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.B       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a111
    SLICE_X12Y40.C4      net (fanout=9)        0.342   missile_fsm/M_alu16_alufn[0]
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.DMUX     Topad                 0.667   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y42.D4      net (fanout=3)        1.078   missile_fsm/M_adder_out[3]
    SLICE_X14Y42.CLK     Tas                   0.349   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (2.764ns logic, 6.635ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_5 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_5 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_5
    SLICE_X12Y34.C5      net (fanout=4)        1.820   missile_fsm/M_counter_one_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X12Y34.A1      net (fanout=1)        0.566   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X12Y34.A       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B3      net (fanout=2)        0.603   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X12Y35.B       Tilo                  0.254   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>113
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X12Y40.D4      net (fanout=2)        1.349   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X12Y40.C6      net (fanout=8)        0.148   missile_fsm/Mmux_M_alu16_a13
    SLICE_X12Y40.C       Tilo                  0.255   missile_fsm/Mmux_M_alu16_a13
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X8Y41.A5       net (fanout=1)        0.975   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X8Y41.COUT     Topcya                0.474   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
    SLICE_X8Y42.AMUX     Tcina                 0.220   missile_fsm/M_adder_out[7]
                                                       missile_fsm/alu16/adder/Maddsub_sum_xor<7>
    SLICE_X15Y41.A4      net (fanout=3)        1.096   missile_fsm/M_adder_out[4]
    SLICE_X15Y41.CLK     Tas                   0.373   missile_fsm/M_missile_out[6]
                                                       missile_fsm/Mmux_M_missile_data51
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (2.815ns logic, 6.560ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shoot_conditioner/M_sync_out/CLK
  Logical resource: shoot_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[3]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[3]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[3]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[3]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[6]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[6]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sixth_row_out[6]/CLK
  Logical resource: missile_fsm/sixth_row/M_regs_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_sema_one_out/CLK
  Logical resource: missile_fsm/sema_one/M_regs_q_0/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fifth_row_out[3]/CLK
  Logical resource: missile_fsm/fifth_row/M_regs_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fifth_row_out[3]/CLK
  Logical resource: missile_fsm/fifth_row/M_regs_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fifth_row_out[3]/CLK
  Logical resource: missile_fsm/fifth_row/M_regs_q_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fifth_row_out[3]/CLK
  Logical resource: missile_fsm/fifth_row/M_regs_q_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[3]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[3]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[3]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[3]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_missile_fsm_lives_out[2]/CLK
  Logical resource: missile_fsm/lives/M_regs_q_0/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_missile_fsm_lives_out[2]/CLK
  Logical resource: missile_fsm/lives/M_regs_q_1/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_missile_fsm_lives_out[2]/CLK
  Logical resource: missile_fsm/lives/M_regs_q_2/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_sync_out/CLK
  Logical resource: shoot_conditioner/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_second_row_out[6]/CLK
  Logical resource: missile_fsm/second_row/M_regs_q_4/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_second_row_out[6]/CLK
  Logical resource: missile_fsm/second_row/M_regs_q_5/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_second_row_out[6]/CLK
  Logical resource: missile_fsm/second_row/M_regs_q_6/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fourth_row_out[6]/CLK
  Logical resource: missile_fsm/fourth_row/M_regs_q_4/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fourth_row_out[6]/CLK
  Logical resource: missile_fsm/fourth_row/M_regs_q_5/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_fourth_row_out[6]/CLK
  Logical resource: missile_fsm/fourth_row/M_regs_q_6/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[6]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_4/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_third_row_out[6]/CLK
  Logical resource: missile_fsm/third_row/M_regs_q_5/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.823|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58659 paths, 0 nets, and 1157 connections

Design statistics:
   Minimum period:   9.823ns{1}   (Maximum frequency: 101.802MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 21:29:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



