INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/ff_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mac_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/mult_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_output_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_output_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/pe_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/processing_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/qkv_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qkv_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Miki/JHU/research/Accelerator_2025/vit_accel/vit_accel.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
