%!
/pdfmark where{pop}
{/globaldict where{pop globaldict}{userdict}ifelse/pdfmark/cleartomark load put}
ifelse
[
/Title(Contents)
/Action/GoTo/Dest(Contents.0)cvn
/OUT pdfmark
[
/Title(1 Introduction)
/Count 1
/Action/GoTo/Dest(chapter.1)cvn
/OUT pdfmark
[
/Title(1.1 Objective)
/Action/GoTo/Dest(section.1.1)cvn
/OUT pdfmark
[
/Title(2 Motivation)
/Count 3
/Action/GoTo/Dest(chapter.2)cvn
/OUT pdfmark
[
/Title(2.1 Requirements in THz Science)
/Count -2
/Action/GoTo/Dest(section.2.1)cvn
/OUT pdfmark
[
/Title(2.1.1 Coherent Synchrotron Radiation)
/Action/GoTo/Dest(subsection.2.1.1)cvn
/OUT pdfmark
[
/Title(2.1.2 Electro-Optic Techniques for Longitudinal Bunch Profile Diagnostics)
/Action/GoTo/Dest(subsection.2.1.2)cvn
/OUT pdfmark
[
/Title(2.2 Photonic Time-Stretch Method)
/Action/GoTo/Dest(section.2.2)cvn
/OUT pdfmark
[
/Title(2.3 Analog-To-Digital Converter)
/Count -1
/Action/GoTo/Dest(section.2.3)cvn
/OUT pdfmark
[
/Title(2.3.1 Characteristics of Analog-To-Digital-Converters)
/Action/GoTo/Dest(subsection.2.3.1)cvn
/OUT pdfmark
[
/Title(3 Architecture Of The New Readout-System - THERESA)
/Count 2
/Action/GoTo/Dest(chapter.3)cvn
/OUT pdfmark
[
/Title(3.1 State Of The Art Readout-Systems)
/Count -2
/Action/GoTo/Dest(section.3.1)cvn
/OUT pdfmark
[
/Title(3.1.1 KAPTURE)
/Action/GoTo/Dest(subsection.3.1.1)cvn
/OUT pdfmark
[
/Title(3.1.2 KAPTURE-2)
/Action/GoTo/Dest(subsection.3.1.2)cvn
/OUT pdfmark
[
/Title(3.2 Proposed Architecture for THERESA)
/Count -2
/Action/GoTo/Dest(section.3.2)cvn
/OUT pdfmark
[
/Title(3.2.1 Front-End Sampling Card)
/Action/GoTo/Dest(subsection.3.2.1)cvn
/OUT pdfmark
[
/Title(3.2.2 Readout Card)
/Action/GoTo/Dest(subsection.3.2.2)cvn
/OUT pdfmark
[
/Title(4 Design Of The Front-End Sampling Card)
/Count 2
/Action/GoTo/Dest(chapter.4)cvn
/OUT pdfmark
[
/Title(4.1 Schematics)
/Count -5
/Action/GoTo/Dest(section.4.1)cvn
/OUT pdfmark
[
/Title(4.1.1 Connectors)
/Action/GoTo/Dest(subsection.4.1.1)cvn
/OUT pdfmark
[
/Title(4.1.2 Sampling-Channel)
/Action/GoTo/Dest(subsection.4.1.2)cvn
/OUT pdfmark
[
/Title(4.1.3 Clock Distribution)
/Action/GoTo/Dest(subsection.4.1.3)cvn
/OUT pdfmark
[
/Title(4.1.4 Digital-To-Analog-Converter Channels)
/Action/GoTo/Dest(subsection.4.1.4)cvn
/OUT pdfmark
[
/Title(4.1.5 Power Supply)
/Action/GoTo/Dest(subsection.4.1.5)cvn
/OUT pdfmark
[
/Title(4.2 Layout)
/Count -3
/Action/GoTo/Dest(section.4.2)cvn
/OUT pdfmark
[
/Title(4.2.1 PCB Substrate Selection and Metal Layer Stackup)
/Action/GoTo/Dest(subsection.4.2.1)cvn
/OUT pdfmark
[
/Title(4.2.2 Transmission Lines)
/Action/GoTo/Dest(subsection.4.2.2)cvn
/OUT pdfmark
[
/Title(4.2.3 Component Placement and Routing)
/Action/GoTo/Dest(subsection.4.2.3)cvn
/OUT pdfmark
[
/Title(5 Back-End Readout Card and System Integration)
/Count 2
/Action/GoTo/Dest(chapter.5)cvn
/OUT pdfmark
[
/Title(5.1 Xilinx ZCU216 Evaluation Card)
/Action/GoTo/Dest(section.5.1)cvn
/OUT pdfmark
[
/Title(5.2 Firmware)
/Count -2
/Action/GoTo/Dest(section.5.2)cvn
/OUT pdfmark
[
/Title(5.2.1 Programmable Logic - Hardware design)
/Action/GoTo/Dest(subsection.5.2.1)cvn
/OUT pdfmark
[
/Title(5.2.2 Processing Unit - Software Design)
/Action/GoTo/Dest(subsection.5.2.2)cvn
/OUT pdfmark
[
/Title(6 Summary and Outlook)
/Action/GoTo/Dest(chapter.6)cvn
/OUT pdfmark
[
/Title(Acknowledgements)
/Action/GoTo/Dest(chapter*.196)cvn
/OUT pdfmark
[
/Title(Appendix)
/Count 2
/Action/GoTo/Dest(chapter*.197)cvn
/OUT pdfmark
[
/Title(A Characteristic Impedance Of Coplanar Waveguides)
/Action/GoTo/Dest(section.Alph0.1)cvn
/OUT pdfmark
[
/Title(B Verilog Code for SPI Interface for Delay Chips)
/Action/GoTo/Dest(section.Alph0.2)cvn
/OUT pdfmark
[
/Title(Acronyms)
/Action/GoTo/Dest(section*.202)cvn
/OUT pdfmark
[
/Title(Bibliography)
/Action/GoTo/Dest(chapter*.204)cvn
/OUT pdfmark
