{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744112256153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744112256154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 18:37:36 2025 " "Processing started: Tue Apr 08 18:37:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744112256154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744112256154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744112256154 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744112256526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_program.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_program " "Found entity 1: rom_program" {  } { { "rom_program.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/rom_program.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_9bitv.v 1 1 " "Found 1 design units, including 1 entities, in source file register_9bitv.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_9bit " "Found entity 1: register_9bit" {  } { { "register_9bitv.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/register_9bitv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_9bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_9bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9bit " "Found entity 1: counter_9bit" {  } { { "counter_9bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/counter_9bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_9to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9to1 " "Found entity 1: mux_9to1" {  } { { "mux_9to1.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/mux_9to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_9bit.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_9bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_9bit " "Found entity 1: addsub_9bit" {  } { { "addsub_9bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/addsub_9bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "Tb_control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/Tb_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10.v 1 1 " "Found 1 design units, including 1 entities, in source file lab10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab10 " "Found entity 1: lab10" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/register_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_led_de1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_led_de1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_led " "Found entity 1: rom_led" {  } { { "rom_led_de1.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/rom_led_de1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(7) " "Verilog HDL information at timer.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/timer.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1744112256587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 5 5 " "Found 5 design units, including 5 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "bin_to_bcd.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/bin_to_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4_5 " "Found entity 2: adder4_5" {  } { { "bin_to_bcd.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/bin_to_bcd.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder4 " "Found entity 3: adder4" {  } { { "bin_to_bcd.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/bin_to_bcd.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""} { "Info" "ISGN_ENTITY_NAME" "4 double_dabble_stage " "Found entity 4: double_dabble_stage" {  } { { "bin_to_bcd.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/bin_to_bcd.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""} { "Info" "ISGN_ENTITY_NAME" "5 bin2bcd " "Found entity 5: bin2bcd" {  } { { "bin_to_bcd.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/bin_to_bcd.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112256592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112256592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab10 " "Elaborating entity \"lab10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744112256632 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab10.v(5) " "Output port \"HEX0\" at lab10.v(5) has no driver" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744112256635 "|lab10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab10.v(5) " "Output port \"HEX1\" at lab10.v(5) has no driver" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744112256635 "|lab10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab10.v(5) " "Output port \"HEX2\" at lab10.v(5) has no driver" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744112256635 "|lab10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab10.v(5) " "Output port \"HEX3\" at lab10.v(5) has no driver" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744112256635 "|lab10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab10.v(6) " "Output port \"LEDR\[9\]\" at lab10.v(6) has no driver" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744112256635 "|lab10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:u3 " "Elaborating entity \"timer\" for hierarchy \"timer:u3\"" {  } { { "lab10.v" "u3" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(5) " "Verilog HDL assignment warning at timer.v(5): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/timer.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744112256651 "|lab10|timer:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(15) " "Verilog HDL assignment warning at timer.v(15): truncated value with size 32 to match size of target (26)" {  } { { "timer.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/timer.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744112256651 "|lab10|timer:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_program rom_program:memoey " "Elaborating entity \"rom_program\" for hierarchy \"rom_program:memoey\"" {  } { { "lab10.v" "memoey" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_led rom_led:LED " "Elaborating entity \"rom_led\" for hierarchy \"rom_led:LED\"" {  } { { "lab10.v" "LED" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU_unit " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU_unit\"" {  } { { "lab10.v" "CPU_unit" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_9bit CPU:CPU_unit\|register_9bit:IR_reg " "Elaborating entity \"register_9bit\" for hierarchy \"CPU:CPU_unit\|register_9bit:IR_reg\"" {  } { { "CPU.v" "IR_reg" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_9bit CPU:CPU_unit\|counter_9bit:R7_reg " "Elaborating entity \"counter_9bit\" for hierarchy \"CPU:CPU_unit\|counter_9bit:R7_reg\"" {  } { { "CPU.v" "R7_reg" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter_9bit.v(16) " "Verilog HDL assignment warning at counter_9bit.v(16): truncated value with size 32 to match size of target (9)" {  } { { "counter_9bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/counter_9bit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744112256681 "|lab10|counter_9bit:R7_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit CPU:CPU_unit\|register_1bit:W_reg " "Elaborating entity \"register_1bit\" for hierarchy \"CPU:CPU_unit\|register_1bit:W_reg\"" {  } { { "CPU.v" "W_reg" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:CPU_unit\|comparator:comparator_unit " "Elaborating entity \"comparator\" for hierarchy \"CPU:CPU_unit\|comparator:comparator_unit\"" {  } { { "CPU.v" "comparator_unit" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_9bit CPU:CPU_unit\|addsub_9bit:addsub_unit " "Elaborating entity \"addsub_9bit\" for hierarchy \"CPU:CPU_unit\|addsub_9bit:addsub_unit\"" {  } { { "CPU.v" "addsub_unit" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9to1 CPU:CPU_unit\|mux_9to1:Mux_unit " "Elaborating entity \"mux_9to1\" for hierarchy \"CPU:CPU_unit\|mux_9to1:Mux_unit\"" {  } { { "CPU.v" "Mux_unit" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU:CPU_unit\|control_unit:uut " "Elaborating entity \"control_unit\" for hierarchy \"CPU:CPU_unit\|control_unit:uut\"" {  } { { "CPU.v" "uut" { Text "D:/Journey/He thong Nhung tren fpga/lab10/CPU.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112256705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(37) " "Verilog HDL assignment warning at control_unit.v(37): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744112256707 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(54) " "Verilog HDL Case Statement warning at control_unit.v(54): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256707 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(73) " "Verilog HDL Case Statement warning at control_unit.v(73): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(99) " "Verilog HDL Case Statement warning at control_unit.v(99): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(126) " "Verilog HDL Case Statement warning at control_unit.v(126): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(154) " "Verilog HDL Case Statement warning at control_unit.v(154): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 154 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(178) " "Verilog HDL Case Statement warning at control_unit.v(178): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 178 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(209) " "Verilog HDL assignment warning at control_unit.v(209): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(204) " "Verilog HDL Case Statement warning at control_unit.v(204): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/control_unit.v" 204 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1744112256708 "|lab10|CPU:CPU_unit|control_unit:uut"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rom_program:memoey\|memory_rtl_0 " "Inferred RAM node \"rom_program:memoey\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1744112256904 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_program:memoey\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_program:memoey\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab10.ram0_rom_program_aa5684e4.hdl.mif " "Parameter INIT_FILE set to db/lab10.ram0_rom_program_aa5684e4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1744112257081 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1744112257081 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1744112257081 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CPU:CPU_unit\|addsub_9bit:addsub_unit\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CPU:CPU_unit\|addsub_9bit:addsub_unit\|Add1\"" {  } { { "addsub_9bit.v" "Add1" { Text "D:/Journey/He thong Nhung tren fpga/lab10/addsub_9bit.v" 7 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112257082 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1744112257082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_program:memoey\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"rom_program:memoey\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_program:memoey\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"rom_program:memoey\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab10.ram0_rom_program_aa5684e4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab10.ram0_rom_program_aa5684e4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1744112257130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sg1 " "Found entity 1: altsyncram_8sg1" {  } { { "db/altsyncram_8sg1.tdf" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/db/altsyncram_8sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112257197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112257197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_unit\|addsub_9bit:addsub_unit\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"CPU:CPU_unit\|addsub_9bit:addsub_unit\|lpm_add_sub:Add1\"" {  } { { "addsub_9bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/addsub_9bit.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112257221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_unit\|addsub_9bit:addsub_unit\|lpm_add_sub:Add1 " "Instantiated megafunction \"CPU:CPU_unit\|addsub_9bit:addsub_unit\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744112257221 ""}  } { { "addsub_9bit.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/addsub_9bit.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1744112257221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744112257277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744112257277 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1744112257480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744112257720 "|lab10|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744112257720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Journey/He thong Nhung tren fpga/lab10/output_files/lab10.map.smsg " "Generated suppressed messages file D:/Journey/He thong Nhung tren fpga/lab10/output_files/lab10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1744112258393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744112258546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab10.v" "" { Text "D:/Journey/He thong Nhung tren fpga/lab10/lab10.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744112258621 "|lab10|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1744112258621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744112258623 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744112258623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744112258623 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1744112258623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744112258623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744112258673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 18:37:38 2025 " "Processing ended: Tue Apr 08 18:37:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744112258673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744112258673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744112258673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744112258673 ""}
