#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9794405e00 .scope module, "FIFO_bench" "FIFO_bench" 2 2;
 .timescale -12 -12;
P_0x7f9794405f60 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x7f9794405fa0 .param/l "FIFO_DEPTH" 0 2 5, +C4<00000000000000000000000000000100>;
v0x7f97944105c0_0 .var "clk", 0 0;
v0x7f9794410680_0 .var "din", 7 0;
v0x7f9794410710_0 .net "dout", 7 0, v0x7f979440ffc0_0;  1 drivers
v0x7f97944107c0_0 .var/i "i", 31 0;
v0x7f9794410850_0 .var "n_rst", 0 0;
v0x7f9794410920_0 .var "rd_en", 0 0;
v0x7f97944109d0_0 .var "wr_en", 0 0;
S_0x7f9794406100 .scope module, "u0" "FIFO" 2 10, 3 8 0, S_0x7f9794405e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "n_rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_en"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 8 "dout"
P_0x7f9794406260 .param/l "DATA_WIDTH" 0 3 18, +C4<00000000000000000000000000001000>;
P_0x7f97944062a0 .param/l "FIFO_DEPTH" 0 3 19, +C4<00000000000000000000000000000100>;
v0x7f9794406550_0 .net "clk", 0 0, v0x7f97944105c0_0;  1 drivers
v0x7f979440fe90 .array "data", 15 0, 7 0;
v0x7f979440ff30_0 .net "din", 7 0, v0x7f9794410680_0;  1 drivers
v0x7f979440ffc0_0 .var "dout", 7 0;
v0x7f9794410050_0 .var "empty", 0 0;
v0x7f9794410120_0 .var "full", 0 0;
v0x7f97944101b0_0 .net "n_rst", 0 0, v0x7f9794410850_0;  1 drivers
v0x7f9794410240_0 .var "rd_addr", 0 16;
v0x7f97944102f0_0 .net "rd_en", 0 0, v0x7f9794410920_0;  1 drivers
v0x7f9794410400_0 .var "wr_addr", 0 16;
v0x7f97944104a0_0 .net "wr_en", 0 0, v0x7f97944109d0_0;  1 drivers
E_0x7f97944064e0 .event posedge, v0x7f97944101b0_0, v0x7f9794406550_0;
E_0x7f9794406510 .event posedge, v0x7f9794406550_0;
    .scope S_0x7f9794406100;
T_0 ;
    %wait E_0x7f9794406510;
    %load/vec4 v0x7f97944104a0_0;
    %load/vec4 v0x7f9794410120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f979440ff30_0;
    %ix/getv 3, v0x7f9794410400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f979440fe90, 0, 4;
T_0.0 ;
    %load/vec4 v0x7f97944102f0_0;
    %load/vec4 v0x7f9794410050_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 4, v0x7f9794410240_0;
    %load/vec4a v0x7f979440fe90, 4;
    %assign/vec4 v0x7f979440ffc0_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9794406100;
T_1 ;
    %wait E_0x7f97944064e0;
    %load/vec4 v0x7f97944101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9794410400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f97944104a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9794410120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9794410400_0;
    %cmpi/e 15, 0, 17;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9794410400_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f9794410400_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7f9794410400_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9794406100;
T_2 ;
    %wait E_0x7f97944064e0;
    %load/vec4 v0x7f97944101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9794410240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f97944102f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f9794410240_0;
    %cmpi/e 15, 0, 17;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f9794410240_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9794410240_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7f9794410240_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9794406100;
T_3 ;
    %wait E_0x7f97944064e0;
    %load/vec4 v0x7f97944101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9794410120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9794410400_0;
    %pushi/vec4 15, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97944104a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f97944102f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9794410120_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f9794410120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97944102f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9794410120_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9794406100;
T_4 ;
    %wait E_0x7f97944064e0;
    %load/vec4 v0x7f97944101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9794410050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f97944104a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9794410050_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9794405e00;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410850_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410850_0;
    %inv;
    %store/vec4 v0x7f9794410850_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f9794405e00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97944105c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
T_6.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f97944105c0_0;
    %inv;
    %store/vec4 v0x7f97944105c0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7f9794405e00;
T_7 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7f9794410680_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f97944109d0_0;
    %inv;
    %store/vec4 v0x7f97944109d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410920_0;
    %inv;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410920_0;
    %inv;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410920_0;
    %inv;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410920_0;
    %inv;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9794410920_0;
    %inv;
    %store/vec4 v0x7f9794410920_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f9794405e00;
T_8 ;
    %vpi_call 2 74 "$dumpfile", "FIFO.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9794405e00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f97944107c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f97944107c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x7f979440fe90, v0x7f97944107c0_0 > {0 0 0};
    %load/vec4 v0x7f97944107c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f97944107c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 78 "$monitor", "%t: clk = %b r_data = %b", $time, v0x7f97944105c0_0, v0x7f9794410710_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f9794405e00;
T_9 ;
    %delay 500, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FIFO_bench.v";
    "FIFO.v";
