ila_layer1_transfer.v,verilog,xil_defaultlib,../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_transfer/sim/ila_layer1_transfer.v,incdir="../../../../10gbaser_trd.srcs/sources_1/ip/ila_layer1_transfer/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
