# do Proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:15 on Sep 30,2024
# vlog -work work Proj.vo 
# -- Compiling module Proj
# 
# Top level modules:
# 	Proj
# End time: 01:24:15 on Sep 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:15 on Sep 30,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Proj_vlg_vec_tst
# 
# Top level modules:
# 	Proj_vlg_vec_tst
# End time: 01:24:15 on Sep 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Proj_vlg_vec_tst 
# Start time: 01:24:15 on Sep 30,2024
# Loading work.Proj_vlg_vec_tst
# Loading work.Proj
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from Proj_v.sdo
# Loading timing data from Proj_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Proj_vlg_vec_tst File: Waveform1.vwf.vt
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(73)
#    Time: 100 ns  Iteration: 0  Instance: /Proj_vlg_vec_tst
# End time: 01:24:16 on Sep 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
