

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
f84134d8bed555ee4dcfb1dc20140d6d  /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out
self exe links to: /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out
Running md5sum using "md5sum /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out "
self exe links to: /home/shlok/Desktop/COA_Lab/Assignment4/testing/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55ca1316eba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [1000]
border:[20]
blockSize: 256
blockGrid:[5]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e791c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7900..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e7918..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e78fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ca1316eba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 10952
gpu_sim_insn = 1310880
gpu_ipc =     119.6932
gpu_tot_sim_cycle = 10952
gpu_tot_sim_insn = 1310880
gpu_tot_ipc =     119.6932
gpu_tot_issued_cta = 5
gpu_occupancy = 12.4725% 
gpu_tot_occupancy = 12.4725% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3458
partiton_level_parallism_total  =       0.3458
partiton_level_parallism_util =       2.1263
partiton_level_parallism_util_total  =       2.1263
L2_BW  =       9.5671 GB/Sec
L2_BW_total  =       9.5671 GB/Sec
gpu_total_sim_rate=1310880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23291
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 280
	L1C_total_cache_misses = 280
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23291

Total_core_cache_fail_stats:
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1388, 1391, 1393, 1387, 1396, 1397, 1391, 1395, 
gpgpu_n_tot_thrd_icount = 1439584
gpgpu_n_tot_w_icount = 44987
gpgpu_n_stall_shd_mem = 2928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3585
gpgpu_n_mem_write_global = 157
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 5
gpgpu_n_load_insn  = 22680
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 129280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2928
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3191	W0_Idle:46088	W0_Scoreboard:132068	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:783	W13:216	W14:216	W15:216	W16:216	W17:216	W18:216	W19:216	W20:216	W21:216	W22:216	W23:216	W24:216	W25:216	W26:216	W27:216	W28:767	W29:216	W30:216	W31:216	W32:39549
single_issue_nums: WS0:7120	WS1:6873	WS2:6875	WS3:6875	
dual_issue_nums: WS0:2270	WS1:2118	WS2:2117	WS3:2117	
traffic_breakdown_coretomem[CONST_ACC_R] = 40 {8:5,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28680 {8:3585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6280 {40:157,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 400 {40:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143400 {40:3585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1256 {8:157,}
traffic_breakdown_memtocore[INST_ACC_R] = 6400 {40:160,}
maxmflatency = 264 
max_icnt2mem_latency = 14 
maxmrqlatency = 18 
max_icnt2sh_latency = 13 
averagemflatency = 137 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3742 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2736 	1051 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3516 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       277       821         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1128      1457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1817      2091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2573     10470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/9 = 3.777778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 34
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2471      3048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3169      3107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2875      3247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3038      2903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        264       143       138       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        147       143       138       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        143       143       137       138         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        141       141       138       139         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        141       141       139       138         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        141       139       139       138         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        141       143       138       140         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        145       145       140       139         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        145       145       137       138         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        141       143       139       138         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        145       143       139       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        144       144       138       136         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19638 n_act=3 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=172 dram_eff=0.1163
bk0: 6a 19592i bk1: 4a 19626i bk2: 0a 19650i bk3: 0a 19651i bk4: 0a 19651i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19653i bk14: 0a 19653i bk15: 0a 19653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 19652 
util_bw = 20 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 19554 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19638 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000204 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00681864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19642 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008142
n_activity=104 dram_eff=0.1538
bk0: 4a 19628i bk1: 4a 19627i bk2: 0a 19651i bk3: 0a 19651i bk4: 0a 19651i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000814 
total_CMD = 19652 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19592 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19642 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00529208
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19642 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008142
n_activity=104 dram_eff=0.1538
bk0: 4a 19628i bk1: 4a 19627i bk2: 0a 19651i bk3: 0a 19651i bk4: 0a 19651i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000814 
total_CMD = 19652 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19592 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19642 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00539385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19642 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008142
n_activity=104 dram_eff=0.1538
bk0: 4a 19628i bk1: 4a 19627i bk2: 0a 19651i bk3: 0a 19651i bk4: 0a 19651i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000814 
total_CMD = 19652 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19592 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19642 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0052412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19652 n_nop=19652 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19652i bk1: 0a 19652i bk2: 0a 19652i bk3: 0a 19652i bk4: 0a 19652i bk5: 0a 19652i bk6: 0a 19652i bk7: 0a 19652i bk8: 0a 19652i bk9: 0a 19652i bk10: 0a 19652i bk11: 0a 19652i bk12: 0a 19652i bk13: 0a 19652i bk14: 0a 19652i bk15: 0a 19652i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19652 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19652 
n_nop = 19652 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188, Miss = 11, Miss_rate = 0.059, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 179, Miss = 9, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 180, Miss = 9, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 180, Miss = 9, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 170, Miss = 9, Miss_rate = 0.053, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 9, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 179, Miss = 9, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 9, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 157, Miss = 10, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 155, Miss = 10, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 10, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 154, Miss = 10, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 162, Miss = 10, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 10, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 154, Miss = 10, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 155, Miss = 6, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 153, Miss = 5, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 152, Miss = 5, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 151, Miss = 5, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 159, Miss = 5, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 158, Miss = 5, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 146, Miss = 6, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 147, Miss = 5, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3912
L2_total_cache_misses = 191
L2_total_cache_miss_rate = 0.0488
L2_total_cache_pending_hits = 120
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3585
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3912
icnt_total_pkts_simt_to_mem=3787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29939
	minimum = 5
	maximum = 12
Network latency average = 5.29939
	minimum = 5
	maximum = 12
Slowest packet = 160
Flit latency average = 5.29939
	minimum = 5
	maximum = 12
Slowest flit = 160
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0184994
	minimum = 0 (at node 5)
	maximum = 0.0756939 (at node 1)
Accepted packet rate average = 0.0184994
	minimum = 0 (at node 5)
	maximum = 0.0779766 (at node 1)
Injected flit rate average = 0.0184994
	minimum = 0 (at node 5)
	maximum = 0.0756939 (at node 1)
Accepted flit rate average= 0.0184994
	minimum = 0 (at node 5)
	maximum = 0.0779766 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29939 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.29939 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Flit latency average = 5.29939 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0184994 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0756939 (1 samples)
Accepted packet rate average = 0.0184994 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0779766 (1 samples)
Injected flit rate average = 0.0184994 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0756939 (1 samples)
Accepted flit rate average = 0.0184994 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0779766 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 1310880 (inst/sec)
gpgpu_simulation_rate = 10952 (cycle/sec)
gpgpu_silicon_slowdown = 76424x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e791c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7900..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e7918..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e78fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ca1316eba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 10132
gpu_sim_insn = 1310880
gpu_ipc =     129.3802
gpu_tot_sim_cycle = 21084
gpu_tot_sim_insn = 2621760
gpu_tot_ipc =     124.3483
gpu_tot_issued_cta = 10
gpu_occupancy = 12.4692% 
gpu_tot_occupancy = 12.4709% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3738
partiton_level_parallism_total  =       0.3592
partiton_level_parallism_util =       1.8392
partiton_level_parallism_util_total  =       1.9724
L2_BW  =      10.3414 GB/Sec
L2_BW_total  =       9.9392 GB/Sec
gpu_total_sim_rate=873920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 46582
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 560
	L1C_total_cache_misses = 560
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 560
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45942
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 46582

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1388, 1391, 1393, 1387, 1396, 1397, 1391, 1395, 
gpgpu_n_tot_thrd_icount = 2879168
gpgpu_n_tot_w_icount = 89974
gpgpu_n_stall_shd_mem = 5856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7170
gpgpu_n_mem_write_global = 314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 45360
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 258560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6334	W0_Idle:74882	W0_Scoreboard:264159	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:1566	W13:432	W14:432	W15:432	W16:432	W17:432	W18:432	W19:432	W20:432	W21:432	W22:432	W23:432	W24:432	W25:432	W26:432	W27:432	W28:1534	W29:432	W30:432	W31:432	W32:79098
single_issue_nums: WS0:14234	WS1:13804	WS2:13726	WS3:13744	
dual_issue_nums: WS0:4543	WS1:4207	WS2:4246	WS3:4237	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57360 {8:7170,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12560 {40:314,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 800 {40:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 286800 {40:7170,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2512 {8:314,}
traffic_breakdown_memtocore[INST_ACC_R] = 12800 {40:320,}
maxmflatency = 273 
max_icnt2mem_latency = 14 
maxmrqlatency = 18 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7453 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6058 	1516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7022 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       277       821         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1128      1457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1817      2091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2573     10470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 66/16 = 4.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 66
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2627      2898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3002      3022    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2894      3062    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2897      2679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7264      7280    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7671      7342    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7695      7494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7608     13778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      13425     13715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13554     14358    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      14535      7188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      14356     13712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        264       267       138       137       139       139       141       141         0         0         0         0         0         0         0         0
dram[1]:        269       267       138       138       138       138       139       138         0         0         0         0         0         0         0         0
dram[2]:        266       273       138       138       138       138       138       138         0         0         0         0         0         0         0         0
dram[3]:        273       273       138       139       139       139       138       138         0         0         0         0         0         0         0         0
dram[4]:        258       258       139       138       139       137       138       138         0         0         0         0         0         0         0         0
dram[5]:        258       262       140       139       138       139       137       137         0         0         0         0         0         0         0         0
dram[6]:        258       258       138       140       139       139       136       139         0         0         0         0         0         0         0         0
dram[7]:        258       258       140       139       137       137       139       138         0         0         0         0         0         0         0         0
dram[8]:        262       262       138       140       137       136       139       139         0         0         0         0         0         0         0         0
dram[9]:        262       258       139       138       138       138       139       138         0         0         0         0         0         0         0         0
dram[10]:        258       258       139       138       137       138       141       141         0         0         0         0         0         0         0         0
dram[11]:        260       260       138       138       138       138       141       141         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37815 n_act=4 n_pre=2 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006344
n_activity=240 dram_eff=0.1
bk0: 7a 37774i bk1: 5a 37774i bk2: 0a 37830i bk3: 0a 37831i bk4: 0a 37831i bk5: 0a 37832i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37834i bk14: 0a 37835i bk15: 0a 37835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.010753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010753 

BW Util details:
bwutil = 0.000634 
total_CMD = 37833 
util_bw = 24 
Wasted_Col = 77 
Wasted_Row = 32 
Idle = 37700 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37815 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000317 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37817 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005286
n_activity=183 dram_eff=0.1093
bk0: 5a 37778i bk1: 5a 37776i bk2: 0a 37829i bk3: 0a 37831i bk4: 0a 37831i bk5: 0a 37832i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37834i bk15: 0a 37836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.000529 
total_CMD = 37833 
util_bw = 20 
Wasted_Col = 69 
Wasted_Row = 16 
Idle = 37728 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37817 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00274892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37817 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005286
n_activity=210 dram_eff=0.09524
bk0: 5a 37777i bk1: 5a 37775i bk2: 0a 37831i bk3: 0a 37831i bk4: 0a 37831i bk5: 0a 37832i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37834i bk13: 0a 37834i bk14: 0a 37834i bk15: 0a 37835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000529 
total_CMD = 37833 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 32 
Idle = 37705 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37817 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00280179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37817 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005286
n_activity=190 dram_eff=0.1053
bk0: 5a 37778i bk1: 5a 37776i bk2: 0a 37830i bk3: 0a 37831i bk4: 0a 37831i bk5: 0a 37832i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37834i bk15: 0a 37836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137615
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000529 
total_CMD = 37833 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 16 
Idle = 37721 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37817 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00272249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37827 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002115
n_activity=63 dram_eff=0.127
bk0: 2a 37817i bk1: 2a 37814i bk2: 0a 37833i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.193548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.000211 
total_CMD = 37833 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 37800 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37827 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.6432e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37827 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002115
n_activity=74 dram_eff=0.1081
bk0: 2a 37817i bk1: 2a 37814i bk2: 0a 37833i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 37833 
util_bw = 8 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 37791 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37827 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000396479
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37827 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002115
n_activity=61 dram_eff=0.1311
bk0: 2a 37817i bk1: 2a 37817i bk2: 0a 37831i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000211 
total_CMD = 37833 
util_bw = 8 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 37802 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37827 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37828 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001586
n_activity=75 dram_eff=0.08
bk0: 2a 37817i bk1: 1a 37817i bk2: 0a 37833i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000159 
total_CMD = 37833 
util_bw = 6 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37797 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37828 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37829 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001057
n_activity=69 dram_eff=0.05797
bk0: 1a 37817i bk1: 1a 37816i bk2: 0a 37833i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 37833 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 37798 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37829 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37829 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001057
n_activity=86 dram_eff=0.04651
bk0: 1a 37817i bk1: 1a 37816i bk2: 0a 37831i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 37833 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 37797 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37829 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37828 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001586
n_activity=60 dram_eff=0.1
bk0: 1a 37816i bk1: 2a 37816i bk2: 0a 37831i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370370
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.000159 
total_CMD = 37833 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 37805 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37828 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=37833 n_nop=37829 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001057
n_activity=69 dram_eff=0.05797
bk0: 1a 37817i bk1: 1a 37816i bk2: 0a 37833i bk3: 0a 37833i bk4: 0a 37833i bk5: 0a 37833i bk6: 0a 37833i bk7: 0a 37833i bk8: 0a 37833i bk9: 0a 37833i bk10: 0a 37833i bk11: 0a 37833i bk12: 0a 37833i bk13: 0a 37833i bk14: 0a 37833i bk15: 0a 37833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 37833 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 37798 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37833 
n_nop = 37829 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 370, Miss = 12, Miss_rate = 0.032, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 357, Miss = 10, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 359, Miss = 10, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[3]: Access = 359, Miss = 10, Miss_rate = 0.028, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 351, Miss = 10, Miss_rate = 0.028, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 355, Miss = 10, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[6]: Access = 364, Miss = 10, Miss_rate = 0.027, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 343, Miss = 10, Miss_rate = 0.029, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 311, Miss = 12, Miss_rate = 0.039, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 312, Miss = 12, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 318, Miss = 12, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 317, Miss = 12, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 12, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 322, Miss = 12, Miss_rate = 0.037, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 313, Miss = 12, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 306, Miss = 7, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 307, Miss = 6, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 305, Miss = 6, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 6, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 310, Miss = 6, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 316, Miss = 6, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 305, Miss = 8, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 302, Miss = 6, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 303, Miss = 6, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7824
L2_total_cache_misses = 223
L2_total_cache_miss_rate = 0.0285
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7170
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7824
icnt_total_pkts_simt_to_mem=7574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.1595
	minimum = 5
	maximum = 14
Network latency average = 5.1595
	minimum = 5
	maximum = 14
Slowest packet = 7986
Flit latency average = 5.1595
	minimum = 5
	maximum = 14
Slowest flit = 7986
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199966
	minimum = 0 (at node 0)
	maximum = 0.08182 (at node 6)
Accepted packet rate average = 0.0199966
	minimum = 0 (at node 0)
	maximum = 0.0842874 (at node 6)
Injected flit rate average = 0.0199966
	minimum = 0 (at node 0)
	maximum = 0.08182 (at node 6)
Accepted flit rate average= 0.0199966
	minimum = 0 (at node 0)
	maximum = 0.0842874 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.22945 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13 (2 samples)
Network latency average = 5.22945 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13 (2 samples)
Flit latency average = 5.22945 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.019248 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.078757 (2 samples)
Accepted packet rate average = 0.019248 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.081132 (2 samples)
Injected flit rate average = 0.019248 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.078757 (2 samples)
Accepted flit rate average = 0.019248 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.081132 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 873920 (inst/sec)
gpgpu_simulation_rate = 7028 (cycle/sec)
gpgpu_silicon_slowdown = 119095x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e791c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7900..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e7918..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e78fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ca1316eba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 10030
gpu_sim_insn = 1310880
gpu_ipc =     130.6959
gpu_tot_sim_cycle = 31114
gpu_tot_sim_insn = 3932640
gpu_tot_ipc =     126.3945
gpu_tot_issued_cta = 15
gpu_occupancy = 12.4648% 
gpu_tot_occupancy = 12.4690% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3767
partiton_level_parallism_total  =       0.3649
partiton_level_parallism_util =       1.8349
partiton_level_parallism_util_total  =       1.9244
L2_BW  =      10.3558 GB/Sec
L2_BW_total  =      10.0735 GB/Sec
gpu_total_sim_rate=983160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 69873
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 840
	L1C_total_cache_misses = 784
	L1C_total_cache_miss_rate = 0.9333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 784
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69873

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2782, 2781, 2783, 2780, 2792, 2097, 2085, 2093, 
gpgpu_n_tot_thrd_icount = 4318752
gpgpu_n_tot_w_icount = 134961
gpgpu_n_stall_shd_mem = 8784
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10755
gpgpu_n_mem_write_global = 471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68040
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 387840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9338	W0_Idle:100175	W0_Scoreboard:393817	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:2349	W13:648	W14:648	W15:648	W16:648	W17:648	W18:648	W19:648	W20:648	W21:648	W22:648	W23:648	W24:648	W25:648	W26:648	W27:648	W28:2301	W29:648	W30:648	W31:648	W32:118647
single_issue_nums: WS0:21370	WS1:20715	WS2:20601	WS3:20613	
dual_issue_nums: WS0:6805	WS1:6306	WS2:6363	WS3:6357	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86040 {8:10755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18840 {40:471,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 430200 {40:10755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3768 {8:471,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 273 
max_icnt2mem_latency = 15 
maxmrqlatency = 18 
max_icnt2sh_latency = 25 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11203 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9077 	2275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10379 	870 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       277       821         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1128      1457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1817      2091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2573     10470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 66/16 = 4.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 66
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3072      3313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3513      3521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3305      3472    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3419      3039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8298      8317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8709      8370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8794      8884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8715     15308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      14820     15106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      14930     16008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      16485      7953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      15751     15107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        264       267       138       137       139       139       142       141       140       139       136       136         0         0         0         0
dram[1]:        269       267       138       138       138       138       139       138       139       139       136       136         0         0         0         0
dram[2]:        266       273       138       138       138       138       140       140       139       139       136       136         0         0         0         0
dram[3]:        273       273       138       139       139       139       140       140       139       139       136       136         0         0         0         0
dram[4]:        258       258       139       138       139       137       140       140       137       137       136       136         0         0         0         0
dram[5]:        258       262       140       139       138       139       140       140       138       140       136       137         0         0         0         0
dram[6]:        258       258       138       140       139       139       140       139       140       141       136       136         0         0         0         0
dram[7]:        258       258       140       139       137       137       139       138       141       141       137       137         0         0         0         0
dram[8]:        262       262       138       140       137       136       139       139       140       140       137       137         0         0         0         0
dram[9]:        262       258       139       138       138       138       139       138       140       141       137         0         0         0         0         0
dram[10]:        258       258       139       138       137       138       144       143       141       141         0         0         0         0         0         0
dram[11]:        260       260       138       138       138       138       144       141       140       140         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55813 n_act=4 n_pre=2 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004299
n_activity=240 dram_eff=0.1
bk0: 7a 55772i bk1: 5a 55772i bk2: 0a 55828i bk3: 0a 55829i bk4: 0a 55829i bk5: 0a 55830i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55832i bk14: 0a 55833i bk15: 0a 55833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.010753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010753 

BW Util details:
bwutil = 0.000430 
total_CMD = 55831 
util_bw = 24 
Wasted_Col = 77 
Wasted_Row = 32 
Idle = 55698 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55813 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55815 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003582
n_activity=183 dram_eff=0.1093
bk0: 5a 55776i bk1: 5a 55774i bk2: 0a 55827i bk3: 0a 55829i bk4: 0a 55829i bk5: 0a 55830i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55832i bk15: 0a 55834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.000358 
total_CMD = 55831 
util_bw = 20 
Wasted_Col = 69 
Wasted_Row = 16 
Idle = 55726 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55815 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55815 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003582
n_activity=210 dram_eff=0.09524
bk0: 5a 55775i bk1: 5a 55773i bk2: 0a 55829i bk3: 0a 55829i bk4: 0a 55829i bk5: 0a 55830i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55832i bk13: 0a 55832i bk14: 0a 55832i bk15: 0a 55833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 55831 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 32 
Idle = 55703 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55815 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55815 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003582
n_activity=190 dram_eff=0.1053
bk0: 5a 55776i bk1: 5a 55774i bk2: 0a 55828i bk3: 0a 55829i bk4: 0a 55829i bk5: 0a 55830i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55832i bk15: 0a 55834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137615
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 55831 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 16 
Idle = 55719 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55815 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55825 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001433
n_activity=63 dram_eff=0.127
bk0: 2a 55815i bk1: 2a 55812i bk2: 0a 55831i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.193548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.000143 
total_CMD = 55831 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 55798 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55825 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.79112e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55825 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001433
n_activity=74 dram_eff=0.1081
bk0: 2a 55815i bk1: 2a 55812i bk2: 0a 55831i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 55831 
util_bw = 8 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 55789 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55825 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000268668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55825 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001433
n_activity=61 dram_eff=0.1311
bk0: 2a 55815i bk1: 2a 55815i bk2: 0a 55829i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000143 
total_CMD = 55831 
util_bw = 8 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 55800 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55825 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55826 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001075
n_activity=75 dram_eff=0.08
bk0: 2a 55815i bk1: 1a 55815i bk2: 0a 55831i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000107 
total_CMD = 55831 
util_bw = 6 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 55795 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55826 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55827 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.164e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 55815i bk1: 1a 55814i bk2: 0a 55831i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 55831 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 55796 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55827 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55827 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.164e-05
n_activity=86 dram_eff=0.04651
bk0: 1a 55815i bk1: 1a 55814i bk2: 0a 55829i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 55831 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 55795 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55827 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55826 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001075
n_activity=60 dram_eff=0.1
bk0: 1a 55814i bk1: 2a 55814i bk2: 0a 55829i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370370
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.000107 
total_CMD = 55831 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 55803 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55826 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55831 n_nop=55827 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.164e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 55815i bk1: 1a 55814i bk2: 0a 55831i bk3: 0a 55831i bk4: 0a 55831i bk5: 0a 55831i bk6: 0a 55831i bk7: 0a 55831i bk8: 0a 55831i bk9: 0a 55831i bk10: 0a 55831i bk11: 0a 55831i bk12: 0a 55831i bk13: 0a 55831i bk14: 0a 55831i bk15: 0a 55831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 55831 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 55796 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55831 
n_nop = 55827 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 555, Miss = 12, Miss_rate = 0.022, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 525, Miss = 10, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 536, Miss = 10, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[3]: Access = 537, Miss = 10, Miss_rate = 0.019, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 524, Miss = 10, Miss_rate = 0.019, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 528, Miss = 10, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[6]: Access = 534, Miss = 10, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 522, Miss = 10, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 466, Miss = 12, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 466, Miss = 12, Miss_rate = 0.026, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 475, Miss = 12, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 472, Miss = 12, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 477, Miss = 12, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 481, Miss = 12, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 475, Miss = 12, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 457, Miss = 7, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 455, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 459, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 464, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 471, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 463, Miss = 8, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 456, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 448, Miss = 6, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 11702
L2_total_cache_misses = 223
L2_total_cache_miss_rate = 0.0191
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10755
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 471
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11702
icnt_total_pkts_simt_to_mem=11352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.28487
	minimum = 5
	maximum = 23
Network latency average = 5.28487
	minimum = 5
	maximum = 23
Slowest packet = 15747
Flit latency average = 5.28487
	minimum = 5
	maximum = 23
Slowest flit = 15747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0200871
	minimum = 0 (at node 1)
	maximum = 0.082652 (at node 11)
Accepted packet rate average = 0.0200871
	minimum = 0 (at node 1)
	maximum = 0.0851446 (at node 11)
Injected flit rate average = 0.0200871
	minimum = 0 (at node 1)
	maximum = 0.082652 (at node 11)
Accepted flit rate average= 0.0200871
	minimum = 0 (at node 1)
	maximum = 0.0851446 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.24792 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Network latency average = 5.24792 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Flit latency average = 5.24792 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0195277 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0800553 (3 samples)
Accepted packet rate average = 0.0195277 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0824695 (3 samples)
Injected flit rate average = 0.0195277 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0800553 (3 samples)
Accepted flit rate average = 0.0195277 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0824695 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 983160 (inst/sec)
gpgpu_simulation_rate = 7778 (cycle/sec)
gpgpu_silicon_slowdown = 107611x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e791c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7900..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e7918..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e78fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ca1316eba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8953
gpu_sim_insn = 1310880
gpu_ipc =     146.4180
gpu_tot_sim_cycle = 40067
gpu_tot_sim_insn = 5243520
gpu_tot_ipc =     130.8688
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4616% 
gpu_tot_occupancy = 12.4673% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4180
partiton_level_parallism_total  =       0.3767
partiton_level_parallism_util =       2.0917
partiton_level_parallism_util_total  =       1.9633
L2_BW  =      11.1947 GB/Sec
L2_BW_total  =      10.3240 GB/Sec
gpu_total_sim_rate=873920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93164
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1120
	L1C_total_cache_misses = 784
	L1C_total_cache_miss_rate = 0.7000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 784
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93164

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2782, 2781, 2783, 2780, 2792, 2097, 2085, 2093, 
gpgpu_n_tot_thrd_icount = 5758336
gpgpu_n_tot_w_icount = 179948
gpgpu_n_stall_shd_mem = 11712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14340
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 90720
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 517120
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12051	W0_Idle:108161	W0_Scoreboard:523812	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3132	W13:864	W14:864	W15:864	W16:864	W17:864	W18:864	W19:864	W20:864	W21:864	W22:864	W23:864	W24:864	W25:864	W26:864	W27:864	W28:3068	W29:864	W30:864	W31:864	W32:158196
single_issue_nums: WS0:28482	WS1:27626	WS2:27530	WS3:27486	
dual_issue_nums: WS0:9079	WS1:8405	WS2:8453	WS3:8475	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114720 {8:14340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573600 {40:14340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 273 
max_icnt2mem_latency = 15 
maxmrqlatency = 18 
max_icnt2sh_latency = 25 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14945 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12213 	2881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13996 	995 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       277       821         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1128      1457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1817      2091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2573     10470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 66/16 = 4.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 66
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3364      3721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3921      3984    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3822      3880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3827      3340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9323      9343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9940      9601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9815      9975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      10011     17082    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16185     16471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16294     17369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17982      8973    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      17247     16467    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        264       267       138       137       139       139       142       141       140       139       144       144       138       137         0         0
dram[1]:        269       267       138       138       138       138       139       138       139       139       144       139       137       137         0         0
dram[2]:        266       273       138       138       138       138       140       140       139       139       140       140       137       138         0         0
dram[3]:        273       273       138       139       139       139       140       140       139       139       139       138       137       137         0         0
dram[4]:        258       258       139       138       139       137       140       140       137       137       139       140       137       138         0         0
dram[5]:        258       262       140       139       138       139       140       140       138       140       139       139       138       139         0         0
dram[6]:        258       258       138       140       139       139       140       139       140       141       138       138       138       137         0         0
dram[7]:        258       258       140       139       137       137       139       138       141       141       142       142       138       138         0         0
dram[8]:        262       262       138       140       137       136       139       139       140       140       142       142       140       139         0         0
dram[9]:        262       258       139       138       138       138       139       138       140       141       142       142       137       137         0         0
dram[10]:        258       258       139       138       137       138       144       143       141       141       143       142       136       136         0         0
dram[11]:        260       260       138       138       138       138       144       141       140       140       142       144       137       138         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71878 n_act=4 n_pre=2 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003338
n_activity=240 dram_eff=0.1
bk0: 7a 71837i bk1: 5a 71837i bk2: 0a 71893i bk3: 0a 71894i bk4: 0a 71894i bk5: 0a 71895i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71897i bk14: 0a 71898i bk15: 0a 71898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.010753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010753 

BW Util details:
bwutil = 0.000334 
total_CMD = 71896 
util_bw = 24 
Wasted_Col = 77 
Wasted_Row = 32 
Idle = 71763 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71878 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018638
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71880 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=183 dram_eff=0.1093
bk0: 5a 71841i bk1: 5a 71839i bk2: 0a 71892i bk3: 0a 71894i bk4: 0a 71894i bk5: 0a 71895i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71897i bk15: 0a 71899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.000278 
total_CMD = 71896 
util_bw = 20 
Wasted_Col = 69 
Wasted_Row = 16 
Idle = 71791 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71880 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71880 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=210 dram_eff=0.09524
bk0: 5a 71840i bk1: 5a 71838i bk2: 0a 71894i bk3: 0a 71894i bk4: 0a 71894i bk5: 0a 71895i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71897i bk13: 0a 71897i bk14: 0a 71897i bk15: 0a 71898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000278 
total_CMD = 71896 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 32 
Idle = 71768 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71880 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71880 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=190 dram_eff=0.1053
bk0: 5a 71841i bk1: 5a 71839i bk2: 0a 71893i bk3: 0a 71894i bk4: 0a 71894i bk5: 0a 71895i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71897i bk15: 0a 71899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137615
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000278 
total_CMD = 71896 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 16 
Idle = 71784 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71880 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71890 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001113
n_activity=63 dram_eff=0.127
bk0: 2a 71880i bk1: 2a 71877i bk2: 0a 71896i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.193548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.000111 
total_CMD = 71896 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 71863 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71890 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.3909e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71890 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001113
n_activity=74 dram_eff=0.1081
bk0: 2a 71880i bk1: 2a 71877i bk2: 0a 71896i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 71896 
util_bw = 8 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 71854 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71890 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208635
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71890 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001113
n_activity=61 dram_eff=0.1311
bk0: 2a 71880i bk1: 2a 71880i bk2: 0a 71894i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000111 
total_CMD = 71896 
util_bw = 8 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 71865 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71890 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71891 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.345e-05
n_activity=75 dram_eff=0.08
bk0: 2a 71880i bk1: 1a 71880i bk2: 0a 71896i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000083 
total_CMD = 71896 
util_bw = 6 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71860 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71891 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71892 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.564e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 71880i bk1: 1a 71879i bk2: 0a 71896i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 71896 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 71861 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71892 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71892 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.564e-05
n_activity=86 dram_eff=0.04651
bk0: 1a 71880i bk1: 1a 71879i bk2: 0a 71894i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 71896 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71860 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71892 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71891 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.345e-05
n_activity=60 dram_eff=0.1
bk0: 1a 71879i bk1: 2a 71879i bk2: 0a 71894i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370370
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.000083 
total_CMD = 71896 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 71868 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71891 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=71896 n_nop=71892 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.564e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 71880i bk1: 1a 71879i bk2: 0a 71896i bk3: 0a 71896i bk4: 0a 71896i bk5: 0a 71896i bk6: 0a 71896i bk7: 0a 71896i bk8: 0a 71896i bk9: 0a 71896i bk10: 0a 71896i bk11: 0a 71896i bk12: 0a 71896i bk13: 0a 71896i bk14: 0a 71896i bk15: 0a 71896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 71896 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 71861 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71896 
n_nop = 71892 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 705, Miss = 12, Miss_rate = 0.017, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 686, Miss = 10, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 688, Miss = 10, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 10, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 687, Miss = 10, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 685, Miss = 10, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[6]: Access = 691, Miss = 10, Miss_rate = 0.014, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 668, Miss = 10, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 631, Miss = 12, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 621, Miss = 12, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 632, Miss = 12, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 12, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 632, Miss = 12, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 642, Miss = 12, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 633, Miss = 12, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 7, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 605, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 607, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 610, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 617, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 624, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 619, Miss = 8, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 614, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 602, Miss = 6, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 15444
L2_total_cache_misses = 223
L2_total_cache_miss_rate = 0.0144
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15444
icnt_total_pkts_simt_to_mem=15094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17785
	minimum = 5
	maximum = 11
Network latency average = 5.17785
	minimum = 5
	maximum = 11
Slowest packet = 23471
Flit latency average = 5.17785
	minimum = 5
	maximum = 11
Slowest flit = 23471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0219979
	minimum = 0 (at node 0)
	maximum = 0.0915894 (at node 2)
Accepted packet rate average = 0.0219979
	minimum = 0 (at node 0)
	maximum = 0.0915894 (at node 2)
Injected flit rate average = 0.0219979
	minimum = 0 (at node 0)
	maximum = 0.0915894 (at node 2)
Accepted flit rate average= 0.0219979
	minimum = 0 (at node 0)
	maximum = 0.0915894 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.2304 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15 (4 samples)
Network latency average = 5.2304 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15 (4 samples)
Flit latency average = 5.2304 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0201452 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0829388 (4 samples)
Accepted packet rate average = 0.0201452 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0847495 (4 samples)
Injected flit rate average = 0.0201452 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0829388 (4 samples)
Accepted flit rate average = 0.0201452 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0847495 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 873920 (inst/sec)
gpgpu_simulation_rate = 6677 (cycle/sec)
gpgpu_silicon_slowdown = 125355x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e791c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc260e7900..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e7918..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e78fc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc260e79b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ca1316eba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 8528
gpu_sim_insn = 1246176
gpu_ipc =     146.1276
gpu_tot_sim_cycle = 48595
gpu_tot_sim_insn = 6489696
gpu_tot_ipc =     133.5466
gpu_tot_issued_cta = 25
gpu_occupancy = 12.4608% 
gpu_tot_occupancy = 12.4662% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4003
partiton_level_parallism_total  =       0.3809
partiton_level_parallism_util =       1.6629
partiton_level_parallism_util_total  =       1.9000
L2_BW  =      10.7224 GB/Sec
L2_BW_total  =      10.3939 GB/Sec
gpu_total_sim_rate=927099

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115334
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1400
	L1C_total_cache_misses = 784
	L1C_total_cache_miss_rate = 0.5600
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 784
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 114438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115334

Total_core_cache_fail_stats:
ctas_completed 25, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2782, 2781, 2783, 2780, 2792, 2097, 2085, 2093, 
gpgpu_n_tot_thrd_icount = 7128832
gpgpu_n_tot_w_icount = 222776
gpgpu_n_stall_shd_mem = 14349
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17600
gpgpu_n_mem_write_global = 782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 112240
gpgpu_n_store_insn = 5000
gpgpu_n_shmem_insn = 639480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 44800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14349
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14777	W0_Idle:115782	W0_Scoreboard:646909	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3656	W13:1096	W14:1080	W15:1080	W16:1080	W17:1080	W18:1080	W19:1080	W20:1604	W21:1080	W22:1080	W23:1080	W24:1080	W25:1080	W26:1080	W27:1080	W28:3284	W29:1080	W30:1080	W31:1080	W32:195856
single_issue_nums: WS0:35272	WS1:34190	WS2:34098	WS3:34056	
dual_issue_nums: WS0:11234	WS1:10411	WS2:10457	WS3:10478	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140800 {8:17600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31280 {40:782,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 704000 {40:17600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6256 {8:782,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 273 
max_icnt2mem_latency = 15 
maxmrqlatency = 18 
max_icnt2sh_latency = 25 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18359 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15128 	3380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17257 	1148 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       277       821         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1128      1457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1817      2091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2573     10470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 66/16 = 4.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 66
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4006      4619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4955      5019    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4806      4864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4892      4214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      11644     11730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      12261     11992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      12334     12563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      12053     20347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      19313     19599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      19422     21043    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      21927     10673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      20379     19600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        264       267       138       137       139       139       142       141       140       139       144       144       138       138       138       138
dram[1]:        269       267       138       138       138       138       139       138       139       139       144       139       138       138       137       137
dram[2]:        266       273       138       138       138       138       140       140       139       139       140       140       137       138       138       137
dram[3]:        273       273       138       139       139       139       140       140       139       139       139       138       138       138       137       139
dram[4]:        258       258       139       138       139       137       140       140       137       137       139       140       137       138       139       139
dram[5]:        258       262       140       139       138       139       140       140       138       140       139       139       138       139       139       139
dram[6]:        258       258       138       140       139       139       140       139       140       141       138       138       138       138       139       139
dram[7]:        258       258       140       139       137       137       139       138       141       141       142       142       138       138       139       139
dram[8]:        262       262       138       140       137       136       139       139       140       140       142       142       140       139       139       139
dram[9]:        262       258       139       138       138       138       139       138       140       141       142       142       137       137       139       139
dram[10]:        258       258       139       138       137       138       144       143       141       141       143       142       138       138       139       137
dram[11]:        260       260       138       138       138       138       144       141       140       140       142       144       138       138       138       138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87180 n_act=4 n_pre=2 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002752
n_activity=240 dram_eff=0.1
bk0: 7a 87139i bk1: 5a 87139i bk2: 0a 87195i bk3: 0a 87196i bk4: 0a 87196i bk5: 0a 87197i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87199i bk14: 0a 87200i bk15: 0a 87200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.010753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010753 

BW Util details:
bwutil = 0.000275 
total_CMD = 87198 
util_bw = 24 
Wasted_Col = 77 
Wasted_Row = 32 
Idle = 87065 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87180 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87182 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002294
n_activity=183 dram_eff=0.1093
bk0: 5a 87143i bk1: 5a 87141i bk2: 0a 87194i bk3: 0a 87196i bk4: 0a 87196i bk5: 0a 87197i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87199i bk15: 0a 87201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215686
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.000229 
total_CMD = 87198 
util_bw = 20 
Wasted_Col = 69 
Wasted_Row = 16 
Idle = 87093 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87182 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87182 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002294
n_activity=210 dram_eff=0.09524
bk0: 5a 87142i bk1: 5a 87140i bk2: 0a 87196i bk3: 0a 87196i bk4: 0a 87196i bk5: 0a 87197i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87199i bk13: 0a 87199i bk14: 0a 87199i bk15: 0a 87200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 87198 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 32 
Idle = 87070 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87182 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87182 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002294
n_activity=190 dram_eff=0.1053
bk0: 5a 87143i bk1: 5a 87141i bk2: 0a 87195i bk3: 0a 87196i bk4: 0a 87196i bk5: 0a 87197i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87199i bk15: 0a 87201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137615
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 87198 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 16 
Idle = 87086 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87182 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87192 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.175e-05
n_activity=63 dram_eff=0.127
bk0: 2a 87182i bk1: 2a 87179i bk2: 0a 87198i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.193548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.000092 
total_CMD = 87198 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 87165 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87192 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.14682e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87192 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.175e-05
n_activity=74 dram_eff=0.1081
bk0: 2a 87182i bk1: 2a 87179i bk2: 0a 87198i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 87198 
util_bw = 8 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 87156 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87192 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172022
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87192 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.175e-05
n_activity=61 dram_eff=0.1311
bk0: 2a 87182i bk1: 2a 87182i bk2: 0a 87196i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000092 
total_CMD = 87198 
util_bw = 8 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 87167 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87192 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87193 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.881e-05
n_activity=75 dram_eff=0.08
bk0: 2a 87182i bk1: 1a 87182i bk2: 0a 87198i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000069 
total_CMD = 87198 
util_bw = 6 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 87162 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87193 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87194 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.587e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 87182i bk1: 1a 87181i bk2: 0a 87198i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 87198 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 87163 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87194 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87194 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.587e-05
n_activity=86 dram_eff=0.04651
bk0: 1a 87182i bk1: 1a 87181i bk2: 0a 87196i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 87198 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 87162 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87194 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87193 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.881e-05
n_activity=60 dram_eff=0.1
bk0: 1a 87181i bk1: 2a 87181i bk2: 0a 87196i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370370
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.000069 
total_CMD = 87198 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 87170 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87193 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87198 n_nop=87194 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.587e-05
n_activity=69 dram_eff=0.05797
bk0: 1a 87182i bk1: 1a 87181i bk2: 0a 87198i bk3: 0a 87198i bk4: 0a 87198i bk5: 0a 87198i bk6: 0a 87198i bk7: 0a 87198i bk8: 0a 87198i bk9: 0a 87198i bk10: 0a 87198i bk11: 0a 87198i bk12: 0a 87198i bk13: 0a 87198i bk14: 0a 87198i bk15: 0a 87198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 87198 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 87163 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87198 
n_nop = 87194 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 854, Miss = 12, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 822, Miss = 10, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 838, Miss = 10, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[3]: Access = 842, Miss = 10, Miss_rate = 0.012, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 833, Miss = 10, Miss_rate = 0.012, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 832, Miss = 10, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[6]: Access = 841, Miss = 10, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 817, Miss = 10, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 770, Miss = 12, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 770, Miss = 12, Miss_rate = 0.016, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 775, Miss = 12, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 775, Miss = 12, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 778, Miss = 12, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 787, Miss = 12, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 779, Miss = 12, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 748, Miss = 7, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 743, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 737, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 752, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 763, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 764, Miss = 8, Miss_rate = 0.010, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 752, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 744, Miss = 6, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 18858
L2_total_cache_misses = 223
L2_total_cache_miss_rate = 0.0118
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 782
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18858
icnt_total_pkts_simt_to_mem=18508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10984
	minimum = 5
	maximum = 8
Network latency average = 5.10984
	minimum = 5
	maximum = 8
Slowest packet = 33998
Flit latency average = 5.10984
	minimum = 5
	maximum = 8
Slowest flit = 33998
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0210699
	minimum = 0 (at node 0)
	maximum = 0.0920497 (at node 7)
Accepted packet rate average = 0.0210699
	minimum = 0 (at node 0)
	maximum = 0.0920497 (at node 7)
Injected flit rate average = 0.0210699
	minimum = 0 (at node 0)
	maximum = 0.0920497 (at node 7)
Accepted flit rate average= 0.0210699
	minimum = 0 (at node 0)
	maximum = 0.0920497 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.20629 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.6 (5 samples)
Network latency average = 5.20629 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.6 (5 samples)
Flit latency average = 5.20629 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0203302 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.084761 (5 samples)
Accepted packet rate average = 0.0203302 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0862095 (5 samples)
Injected flit rate average = 0.0203302 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.084761 (5 samples)
Accepted flit rate average = 0.0203302 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0862095 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 927099 (inst/sec)
gpgpu_simulation_rate = 6942 (cycle/sec)
gpgpu_silicon_slowdown = 120570x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
