[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamEquivOp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<369> s<368> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:12>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<2:1> el<2:15>
n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<2:1> el<3:10>
n<> u<9> t<Description> p<368> c<8> s<367> l<2:1> el<3:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<6:1> el<6:7>
n<top> u<11> t<StringConst> p<14> s<13> l<6:8> el<6:11>
n<> u<12> t<Port> p<13> l<6:12> el<6:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<6:11> el<6:13>
n<> u<14> t<Module_nonansi_header> p<366> c<10> s<31> l<6:1> el<6:14>
n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<8:11> el<8:11>
n<p_edma_irq_read_clear> u<16> t<StringConst> p<23> s<22> l<8:11> el<8:32>
n<> u<17> t<Number_1Tickb0> p<18> l<8:39> el<8:43>
n<> u<18> t<Primary_literal> p<19> c<17> l<8:39> el<8:43>
n<> u<19> t<Constant_primary> p<20> c<18> l<8:39> el<8:43>
n<> u<20> t<Constant_expression> p<21> c<19> l<8:39> el<8:43>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<8:39> el<8:43>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<8:39> el<8:43>
n<> u<23> t<Param_assignment> p<24> c<16> l<8:11> el<8:43>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<8:11> el<8:43>
n<> u<25> t<Parameter_declaration> p<26> c<15> l<8:1> el<8:43>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<8:1> el<8:44>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<8:1> el<8:44>
n<> u<28> t<Module_common_item> p<29> c<27> l<8:1> el<8:44>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<8:1> el<8:44>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<8:1> el<8:44>
n<> u<31> t<Module_item> p<366> c<30> s<48> l<8:1> el<8:44>
n<> u<32> t<Data_type_or_implicit> p<42> s<41> l<9:11> el<9:11>
n<p_edma_tx_pkt_buffer> u<33> t<StringConst> p<40> s<39> l<9:11> el<9:31>
n<> u<34> t<Number_1Tickb1> p<35> l<9:39> el<9:43>
n<> u<35> t<Primary_literal> p<36> c<34> l<9:39> el<9:43>
n<> u<36> t<Constant_primary> p<37> c<35> l<9:39> el<9:43>
n<> u<37> t<Constant_expression> p<38> c<36> l<9:39> el<9:43>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<9:39> el<9:43>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<9:39> el<9:43>
n<> u<40> t<Param_assignment> p<41> c<33> l<9:11> el<9:43>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<9:11> el<9:43>
n<> u<42> t<Parameter_declaration> p<43> c<32> l<9:1> el<9:43>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<9:1> el<9:44>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<9:1> el<9:44>
n<> u<45> t<Module_common_item> p<46> c<44> l<9:1> el<9:44>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<9:1> el<9:44>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<9:1> el<9:44>
n<> u<48> t<Module_item> p<366> c<47> s<65> l<9:1> el<9:44>
n<> u<49> t<Data_type_or_implicit> p<59> s<58> l<10:11> el<10:11>
n<p_edma_rx_pkt_buffer> u<50> t<StringConst> p<57> s<56> l<10:11> el<10:31>
n<> u<51> t<Number_1Tickb1> p<52> l<10:39> el<10:43>
n<> u<52> t<Primary_literal> p<53> c<51> l<10:39> el<10:43>
n<> u<53> t<Constant_primary> p<54> c<52> l<10:39> el<10:43>
n<> u<54> t<Constant_expression> p<55> c<53> l<10:39> el<10:43>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<10:39> el<10:43>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<10:39> el<10:43>
n<> u<57> t<Param_assignment> p<58> c<50> l<10:11> el<10:43>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<10:11> el<10:43>
n<> u<59> t<Parameter_declaration> p<60> c<49> l<10:1> el<10:43>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<10:1> el<10:44>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<10:1> el<10:44>
n<> u<62> t<Module_common_item> p<63> c<61> l<10:1> el<10:44>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<10:1> el<10:44>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<10:1> el<10:44>
n<> u<65> t<Module_item> p<366> c<64> s<82> l<10:1> el<10:44>
n<> u<66> t<Data_type_or_implicit> p<76> s<75> l<11:11> el<11:11>
n<p_edma_queues> u<67> t<StringConst> p<74> s<73> l<11:11> el<11:24>
n<32'd1> u<68> t<IntConst> p<69> l<11:39> el<11:44>
n<> u<69> t<Primary_literal> p<70> c<68> l<11:39> el<11:44>
n<> u<70> t<Constant_primary> p<71> c<69> l<11:39> el<11:44>
n<> u<71> t<Constant_expression> p<72> c<70> l<11:39> el<11:44>
n<> u<72> t<Constant_mintypmax_expression> p<73> c<71> l<11:39> el<11:44>
n<> u<73> t<Constant_param_expression> p<74> c<72> l<11:39> el<11:44>
n<> u<74> t<Param_assignment> p<75> c<67> l<11:11> el<11:44>
n<> u<75> t<List_of_param_assignments> p<76> c<74> l<11:11> el<11:44>
n<> u<76> t<Parameter_declaration> p<77> c<66> l<11:1> el<11:44>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<11:1> el<11:45>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<11:1> el<11:45>
n<> u<79> t<Module_common_item> p<80> c<78> l<11:1> el<11:45>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<11:1> el<11:45>
n<> u<81> t<Non_port_module_item> p<82> c<80> l<11:1> el<11:45>
n<> u<82> t<Module_item> p<366> c<81> s<99> l<11:1> el<11:45>
n<> u<83> t<Data_type_or_implicit> p<93> s<92> l<12:11> el<12:11>
n<p_edma_tsu> u<84> t<StringConst> p<91> s<90> l<12:11> el<12:21>
n<> u<85> t<Number_1Tickb1> p<86> l<12:39> el<12:43>
n<> u<86> t<Primary_literal> p<87> c<85> l<12:39> el<12:43>
n<> u<87> t<Constant_primary> p<88> c<86> l<12:39> el<12:43>
n<> u<88> t<Constant_expression> p<89> c<87> l<12:39> el<12:43>
n<> u<89> t<Constant_mintypmax_expression> p<90> c<88> l<12:39> el<12:43>
n<> u<90> t<Constant_param_expression> p<91> c<89> l<12:39> el<12:43>
n<> u<91> t<Param_assignment> p<92> c<84> l<12:11> el<12:43>
n<> u<92> t<List_of_param_assignments> p<93> c<91> l<12:11> el<12:43>
n<> u<93> t<Parameter_declaration> p<94> c<83> l<12:1> el<12:43>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<12:1> el<12:44>
n<> u<95> t<Module_or_generate_item_declaration> p<96> c<94> l<12:1> el<12:44>
n<> u<96> t<Module_common_item> p<97> c<95> l<12:1> el<12:44>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<12:1> el<12:44>
n<> u<98> t<Non_port_module_item> p<99> c<97> l<12:1> el<12:44>
n<> u<99> t<Module_item> p<366> c<98> s<116> l<12:1> el<12:44>
n<> u<100> t<Data_type_or_implicit> p<110> s<109> l<13:11> el<13:11>
n<p_edma_axi> u<101> t<StringConst> p<108> s<107> l<13:11> el<13:21>
n<> u<102> t<Number_1Tickb1> p<103> l<13:39> el<13:43>
n<> u<103> t<Primary_literal> p<104> c<102> l<13:39> el<13:43>
n<> u<104> t<Constant_primary> p<105> c<103> l<13:39> el<13:43>
n<> u<105> t<Constant_expression> p<106> c<104> l<13:39> el<13:43>
n<> u<106> t<Constant_mintypmax_expression> p<107> c<105> l<13:39> el<13:43>
n<> u<107> t<Constant_param_expression> p<108> c<106> l<13:39> el<13:43>
n<> u<108> t<Param_assignment> p<109> c<101> l<13:11> el<13:43>
n<> u<109> t<List_of_param_assignments> p<110> c<108> l<13:11> el<13:43>
n<> u<110> t<Parameter_declaration> p<111> c<100> l<13:1> el<13:43>
n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<13:1> el<13:44>
n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<13:1> el<13:44>
n<> u<113> t<Module_common_item> p<114> c<112> l<13:1> el<13:44>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<13:1> el<13:44>
n<> u<115> t<Non_port_module_item> p<116> c<114> l<13:1> el<13:44>
n<> u<116> t<Module_item> p<366> c<115> s<133> l<13:1> el<13:44>
n<> u<117> t<Data_type_or_implicit> p<127> s<126> l<14:11> el<14:11>
n<p_edma_has_pcs> u<118> t<StringConst> p<125> s<124> l<14:11> el<14:25>
n<> u<119> t<Number_1Tickb1> p<120> l<14:39> el<14:43>
n<> u<120> t<Primary_literal> p<121> c<119> l<14:39> el<14:43>
n<> u<121> t<Constant_primary> p<122> c<120> l<14:39> el<14:43>
n<> u<122> t<Constant_expression> p<123> c<121> l<14:39> el<14:43>
n<> u<123> t<Constant_mintypmax_expression> p<124> c<122> l<14:39> el<14:43>
n<> u<124> t<Constant_param_expression> p<125> c<123> l<14:39> el<14:43>
n<> u<125> t<Param_assignment> p<126> c<118> l<14:11> el<14:43>
n<> u<126> t<List_of_param_assignments> p<127> c<125> l<14:11> el<14:43>
n<> u<127> t<Parameter_declaration> p<128> c<117> l<14:1> el<14:43>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<14:1> el<14:44>
n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<14:1> el<14:44>
n<> u<130> t<Module_common_item> p<131> c<129> l<14:1> el<14:44>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<14:1> el<14:44>
n<> u<132> t<Non_port_module_item> p<133> c<131> l<14:1> el<14:44>
n<> u<133> t<Module_item> p<366> c<132> s<150> l<14:1> el<14:44>
n<> u<134> t<Data_type_or_implicit> p<144> s<143> l<15:11> el<15:11>
n<p_edma_ext_fifo_interface> u<135> t<StringConst> p<142> s<141> l<15:11> el<15:36>
n<> u<136> t<Number_1Tickb0> p<137> l<15:39> el<15:43>
n<> u<137> t<Primary_literal> p<138> c<136> l<15:39> el<15:43>
n<> u<138> t<Constant_primary> p<139> c<137> l<15:39> el<15:43>
n<> u<139> t<Constant_expression> p<140> c<138> l<15:39> el<15:43>
n<> u<140> t<Constant_mintypmax_expression> p<141> c<139> l<15:39> el<15:43>
n<> u<141> t<Constant_param_expression> p<142> c<140> l<15:39> el<15:43>
n<> u<142> t<Param_assignment> p<143> c<135> l<15:11> el<15:43>
n<> u<143> t<List_of_param_assignments> p<144> c<142> l<15:11> el<15:43>
n<> u<144> t<Parameter_declaration> p<145> c<134> l<15:1> el<15:43>
n<> u<145> t<Package_or_generate_item_declaration> p<146> c<144> l<15:1> el<15:44>
n<> u<146> t<Module_or_generate_item_declaration> p<147> c<145> l<15:1> el<15:44>
n<> u<147> t<Module_common_item> p<148> c<146> l<15:1> el<15:44>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<15:1> el<15:44>
n<> u<149> t<Non_port_module_item> p<150> c<148> l<15:1> el<15:44>
n<> u<150> t<Module_item> p<366> c<149> s<175> l<15:1> el<15:44>
n<> u<151> t<Data_type_or_implicit> p<169> s<168> l<16:11> el<16:11>
n<p_has_dma> u<152> t<StringConst> p<167> s<166> l<16:11> el<16:20>
n<p_edma_ext_fifo_interface> u<153> t<StringConst> p<154> l<16:40> el<16:65>
n<> u<154> t<Primary_literal> p<155> c<153> l<16:40> el<16:65>
n<> u<155> t<Constant_primary> p<156> c<154> l<16:40> el<16:65>
n<> u<156> t<Constant_expression> p<162> c<155> s<161> l<16:40> el<16:65>
n<> u<157> t<Number_1Tickb0> p<158> l<16:69> el<16:73>
n<> u<158> t<Primary_literal> p<159> c<157> l<16:69> el<16:73>
n<> u<159> t<Constant_primary> p<160> c<158> l<16:69> el<16:73>
n<> u<160> t<Constant_expression> p<162> c<159> l<16:69> el<16:73>
n<> u<161> t<BinOp_Equiv> p<162> s<160> l<16:66> el<16:68>
n<> u<162> t<Constant_expression> p<163> c<156> l<16:40> el<16:73>
n<> u<163> t<Constant_primary> p<164> c<162> l<16:39> el<16:74>
n<> u<164> t<Constant_expression> p<165> c<163> l<16:39> el<16:74>
n<> u<165> t<Constant_mintypmax_expression> p<166> c<164> l<16:39> el<16:74>
n<> u<166> t<Constant_param_expression> p<167> c<165> l<16:39> el<16:74>
n<> u<167> t<Param_assignment> p<168> c<152> l<16:11> el<16:74>
n<> u<168> t<List_of_param_assignments> p<169> c<167> l<16:11> el<16:74>
n<> u<169> t<Parameter_declaration> p<170> c<151> l<16:1> el<16:74>
n<> u<170> t<Package_or_generate_item_declaration> p<171> c<169> l<16:1> el<16:75>
n<> u<171> t<Module_or_generate_item_declaration> p<172> c<170> l<16:1> el<16:75>
n<> u<172> t<Module_common_item> p<173> c<171> l<16:1> el<16:75>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<16:1> el<16:75>
n<> u<174> t<Non_port_module_item> p<175> c<173> l<16:1> el<16:75>
n<> u<175> t<Module_item> p<366> c<174> s<335> l<16:1> el<16:75>
n<> u<176> t<Data_type_or_implicit> p<329> s<328> l<19:11> el<19:11>
n<p_int_exists> u<177> t<StringConst> p<327> s<326> l<19:11> el<19:23>
n<2'b11> u<178> t<IntConst> p<179> l<20:29> el<20:34>
n<> u<179> t<Primary_literal> p<180> c<178> l<20:29> el<20:34>
n<> u<180> t<Constant_primary> p<181> c<179> l<20:29> el<20:34>
n<> u<181> t<Constant_expression> p<322> c<180> s<193> l<20:29> el<20:34>
n<p_edma_tsu> u<182> t<StringConst> p<183> l<21:30> el<21:40>
n<> u<183> t<Primary_literal> p<184> c<182> l<21:30> el<21:40>
n<> u<184> t<Constant_primary> p<185> c<183> l<21:30> el<21:40>
n<> u<185> t<Constant_expression> p<191> c<184> s<190> l<21:30> el<21:40>
n<1> u<186> t<IntConst> p<187> l<21:44> el<21:45>
n<> u<187> t<Primary_literal> p<188> c<186> l<21:44> el<21:45>
n<> u<188> t<Constant_primary> p<189> c<187> l<21:44> el<21:45>
n<> u<189> t<Constant_expression> p<191> c<188> l<21:44> el<21:45>
n<> u<190> t<BinOp_Equiv> p<191> s<189> l<21:41> el<21:43>
n<> u<191> t<Constant_expression> p<192> c<185> l<21:30> el<21:45>
n<> u<192> t<Constant_primary> p<193> c<191> l<21:29> el<21:46>
n<> u<193> t<Constant_expression> p<322> c<192> s<197> l<21:29> el<21:46>
n<2'b11> u<194> t<IntConst> p<195> l<22:29> el<22:34>
n<> u<195> t<Primary_literal> p<196> c<194> l<22:29> el<22:34>
n<> u<196> t<Constant_primary> p<197> c<195> l<22:29> el<22:34>
n<> u<197> t<Constant_expression> p<322> c<196> s<209> l<22:29> el<22:34>
n<p_edma_tsu> u<198> t<StringConst> p<199> l<23:30> el<23:40>
n<> u<199> t<Primary_literal> p<200> c<198> l<23:30> el<23:40>
n<> u<200> t<Constant_primary> p<201> c<199> l<23:30> el<23:40>
n<> u<201> t<Constant_expression> p<207> c<200> s<206> l<23:30> el<23:40>
n<1> u<202> t<IntConst> p<203> l<23:44> el<23:45>
n<> u<203> t<Primary_literal> p<204> c<202> l<23:44> el<23:45>
n<> u<204> t<Constant_primary> p<205> c<203> l<23:44> el<23:45>
n<> u<205> t<Constant_expression> p<207> c<204> l<23:44> el<23:45>
n<> u<206> t<BinOp_Equiv> p<207> s<205> l<23:41> el<23:43>
n<> u<207> t<Constant_expression> p<208> c<201> l<23:30> el<23:45>
n<> u<208> t<Constant_primary> p<209> c<207> l<23:29> el<23:46>
n<> u<209> t<Constant_expression> p<322> c<208> s<213> l<23:29> el<23:46>
n<8'b11111111> u<210> t<IntConst> p<211> l<24:29> el<24:40>
n<> u<211> t<Primary_literal> p<212> c<210> l<24:29> el<24:40>
n<> u<212> t<Constant_primary> p<213> c<211> l<24:29> el<24:40>
n<> u<213> t<Constant_expression> p<322> c<212> s<225> l<24:29> el<24:40>
n<p_edma_has_pcs> u<214> t<StringConst> p<215> l<25:30> el<25:44>
n<> u<215> t<Primary_literal> p<216> c<214> l<25:30> el<25:44>
n<> u<216> t<Constant_primary> p<217> c<215> l<25:30> el<25:44>
n<> u<217> t<Constant_expression> p<223> c<216> s<222> l<25:30> el<25:44>
n<1> u<218> t<IntConst> p<219> l<25:48> el<25:49>
n<> u<219> t<Primary_literal> p<220> c<218> l<25:48> el<25:49>
n<> u<220> t<Constant_primary> p<221> c<219> l<25:48> el<25:49>
n<> u<221> t<Constant_expression> p<223> c<220> l<25:48> el<25:49>
n<> u<222> t<BinOp_Equiv> p<223> s<221> l<25:45> el<25:47>
n<> u<223> t<Constant_expression> p<224> c<217> l<25:30> el<25:49>
n<> u<224> t<Constant_primary> p<225> c<223> l<25:29> el<25:50>
n<> u<225> t<Constant_expression> p<322> c<224> s<237> l<25:29> el<25:50>
n<p_edma_has_pcs> u<226> t<StringConst> p<227> l<26:30> el<26:44>
n<> u<227> t<Primary_literal> p<228> c<226> l<26:30> el<26:44>
n<> u<228> t<Constant_primary> p<229> c<227> l<26:30> el<26:44>
n<> u<229> t<Constant_expression> p<235> c<228> s<234> l<26:30> el<26:44>
n<1> u<230> t<IntConst> p<231> l<26:48> el<26:49>
n<> u<231> t<Primary_literal> p<232> c<230> l<26:48> el<26:49>
n<> u<232> t<Constant_primary> p<233> c<231> l<26:48> el<26:49>
n<> u<233> t<Constant_expression> p<235> c<232> l<26:48> el<26:49>
n<> u<234> t<BinOp_Equiv> p<235> s<233> l<26:45> el<26:47>
n<> u<235> t<Constant_expression> p<236> c<229> l<26:30> el<26:49>
n<> u<236> t<Constant_primary> p<237> c<235> l<26:29> el<26:50>
n<> u<237> t<Constant_expression> p<322> c<236> s<241> l<26:29> el<26:50>
n<4'b1111> u<238> t<IntConst> p<239> l<27:29> el<27:36>
n<> u<239> t<Primary_literal> p<240> c<238> l<27:29> el<27:36>
n<> u<240> t<Constant_primary> p<241> c<239> l<27:29> el<27:36>
n<> u<241> t<Constant_expression> p<322> c<240> s<253> l<27:29> el<27:36>
n<p_has_dma> u<242> t<StringConst> p<243> l<28:30> el<28:39>
n<> u<243> t<Primary_literal> p<244> c<242> l<28:30> el<28:39>
n<> u<244> t<Constant_primary> p<245> c<243> l<28:30> el<28:39>
n<> u<245> t<Constant_expression> p<251> c<244> s<250> l<28:30> el<28:39>
n<1> u<246> t<IntConst> p<247> l<28:43> el<28:44>
n<> u<247> t<Primary_literal> p<248> c<246> l<28:43> el<28:44>
n<> u<248> t<Constant_primary> p<249> c<247> l<28:43> el<28:44>
n<> u<249> t<Constant_expression> p<251> c<248> l<28:43> el<28:44>
n<> u<250> t<BinOp_Equiv> p<251> s<249> l<28:40> el<28:42>
n<> u<251> t<Constant_expression> p<252> c<245> l<28:30> el<28:44>
n<> u<252> t<Constant_primary> p<253> c<251> l<28:29> el<28:45>
n<> u<253> t<Constant_expression> p<322> c<252> s<257> l<28:29> el<28:45>
n<> u<254> t<Number_1Tickb1> p<255> l<29:29> el<29:33>
n<> u<255> t<Primary_literal> p<256> c<254> l<29:29> el<29:33>
n<> u<256> t<Constant_primary> p<257> c<255> l<29:29> el<29:33>
n<> u<257> t<Constant_expression> p<322> c<256> s<269> l<29:29> el<29:33>
n<p_edma_has_pcs> u<258> t<StringConst> p<259> l<30:30> el<30:44>
n<> u<259> t<Primary_literal> p<260> c<258> l<30:30> el<30:44>
n<> u<260> t<Constant_primary> p<261> c<259> l<30:30> el<30:44>
n<> u<261> t<Constant_expression> p<267> c<260> s<266> l<30:30> el<30:44>
n<0> u<262> t<IntConst> p<263> l<30:48> el<30:49>
n<> u<263> t<Primary_literal> p<264> c<262> l<30:48> el<30:49>
n<> u<264> t<Constant_primary> p<265> c<263> l<30:48> el<30:49>
n<> u<265> t<Constant_expression> p<267> c<264> l<30:48> el<30:49>
n<> u<266> t<BinOp_Equiv> p<267> s<265> l<30:45> el<30:47>
n<> u<267> t<Constant_expression> p<268> c<261> l<30:30> el<30:49>
n<> u<268> t<Constant_primary> p<269> c<267> l<30:29> el<30:50>
n<> u<269> t<Constant_expression> p<322> c<268> s<273> l<30:29> el<30:50>
n<> u<270> t<Number_1Tickb0> p<271> l<31:29> el<31:33>
n<> u<271> t<Primary_literal> p<272> c<270> l<31:29> el<31:33>
n<> u<272> t<Constant_primary> p<273> c<271> l<31:29> el<31:33>
n<> u<273> t<Constant_expression> p<322> c<272> s<277> l<31:29> el<31:33>
n<> u<274> t<Number_1Tickb1> p<275> l<32:29> el<32:33>
n<> u<275> t<Primary_literal> p<276> c<274> l<32:29> el<32:33>
n<> u<276> t<Constant_primary> p<277> c<275> l<32:29> el<32:33>
n<> u<277> t<Constant_expression> p<322> c<276> s<289> l<32:29> el<32:33>
n<p_has_dma> u<278> t<StringConst> p<279> l<33:30> el<33:39>
n<> u<279> t<Primary_literal> p<280> c<278> l<33:30> el<33:39>
n<> u<280> t<Constant_primary> p<281> c<279> l<33:30> el<33:39>
n<> u<281> t<Constant_expression> p<287> c<280> s<286> l<33:30> el<33:39>
n<1> u<282> t<IntConst> p<283> l<33:43> el<33:44>
n<> u<283> t<Primary_literal> p<284> c<282> l<33:43> el<33:44>
n<> u<284> t<Constant_primary> p<285> c<283> l<33:43> el<33:44>
n<> u<285> t<Constant_expression> p<287> c<284> l<33:43> el<33:44>
n<> u<286> t<BinOp_Equiv> p<287> s<285> l<33:40> el<33:42>
n<> u<287> t<Constant_expression> p<288> c<281> l<33:30> el<33:44>
n<> u<288> t<Constant_primary> p<289> c<287> l<33:29> el<33:45>
n<> u<289> t<Constant_expression> p<322> c<288> s<293> l<33:29> el<33:45>
n<2'b11> u<290> t<IntConst> p<291> l<34:29> el<34:34>
n<> u<291> t<Primary_literal> p<292> c<290> l<34:29> el<34:34>
n<> u<292> t<Constant_primary> p<293> c<291> l<34:29> el<34:34>
n<> u<293> t<Constant_expression> p<322> c<292> s<305> l<34:29> el<34:34>
n<p_has_dma> u<294> t<StringConst> p<295> l<35:30> el<35:39>
n<> u<295> t<Primary_literal> p<296> c<294> l<35:30> el<35:39>
n<> u<296> t<Constant_primary> p<297> c<295> l<35:30> el<35:39>
n<> u<297> t<Constant_expression> p<303> c<296> s<302> l<35:30> el<35:39>
n<1> u<298> t<IntConst> p<299> l<35:43> el<35:44>
n<> u<299> t<Primary_literal> p<300> c<298> l<35:43> el<35:44>
n<> u<300> t<Constant_primary> p<301> c<299> l<35:43> el<35:44>
n<> u<301> t<Constant_expression> p<303> c<300> l<35:43> el<35:44>
n<> u<302> t<BinOp_Equiv> p<303> s<301> l<35:40> el<35:42>
n<> u<303> t<Constant_expression> p<304> c<297> l<35:30> el<35:44>
n<> u<304> t<Constant_primary> p<305> c<303> l<35:29> el<35:45>
n<> u<305> t<Constant_expression> p<322> c<304> s<317> l<35:29> el<35:45>
n<p_has_dma> u<306> t<StringConst> p<307> l<36:30> el<36:39>
n<> u<307> t<Primary_literal> p<308> c<306> l<36:30> el<36:39>
n<> u<308> t<Constant_primary> p<309> c<307> l<36:30> el<36:39>
n<> u<309> t<Constant_expression> p<315> c<308> s<314> l<36:30> el<36:39>
n<1> u<310> t<IntConst> p<311> l<36:43> el<36:44>
n<> u<311> t<Primary_literal> p<312> c<310> l<36:43> el<36:44>
n<> u<312> t<Constant_primary> p<313> c<311> l<36:43> el<36:44>
n<> u<313> t<Constant_expression> p<315> c<312> l<36:43> el<36:44>
n<> u<314> t<BinOp_Equiv> p<315> s<313> l<36:40> el<36:42>
n<> u<315> t<Constant_expression> p<316> c<309> l<36:30> el<36:44>
n<> u<316> t<Constant_primary> p<317> c<315> l<36:29> el<36:45>
n<> u<317> t<Constant_expression> p<322> c<316> s<321> l<36:29> el<36:45>
n<2'b11> u<318> t<IntConst> p<319> l<37:29> el<37:34>
n<> u<319> t<Primary_literal> p<320> c<318> l<37:29> el<37:34>
n<> u<320> t<Constant_primary> p<321> c<319> l<37:29> el<37:34>
n<> u<321> t<Constant_expression> p<322> c<320> l<37:29> el<37:34>
n<> u<322> t<Constant_concatenation> p<323> c<181> l<19:27> el<38:28>
n<> u<323> t<Constant_primary> p<324> c<322> l<19:27> el<38:28>
n<> u<324> t<Constant_expression> p<325> c<323> l<19:27> el<38:28>
n<> u<325> t<Constant_mintypmax_expression> p<326> c<324> l<19:27> el<38:28>
n<> u<326> t<Constant_param_expression> p<327> c<325> l<19:27> el<38:28>
n<> u<327> t<Param_assignment> p<328> c<177> l<19:11> el<38:28>
n<> u<328> t<List_of_param_assignments> p<329> c<327> l<19:11> el<38:28>
n<> u<329> t<Parameter_declaration> p<330> c<176> l<19:1> el<38:28>
n<> u<330> t<Package_or_generate_item_declaration> p<331> c<329> l<19:1> el<38:29>
n<> u<331> t<Module_or_generate_item_declaration> p<332> c<330> l<19:1> el<38:29>
n<> u<332> t<Module_common_item> p<333> c<331> l<19:1> el<38:29>
n<> u<333> t<Module_or_generate_item> p<334> c<332> l<19:1> el<38:29>
n<> u<334> t<Non_port_module_item> p<335> c<333> l<19:1> el<38:29>
n<> u<335> t<Module_item> p<366> c<334> s<364> l<19:1> el<38:29>
n<p_int_exists> u<336> t<StringConst> p<337> l<40:5> el<40:17>
n<> u<337> t<Primary_literal> p<338> c<336> l<40:5> el<40:17>
n<> u<338> t<Constant_primary> p<339> c<337> l<40:5> el<40:17>
n<> u<339> t<Constant_expression> p<345> c<338> s<344> l<40:5> el<40:17>
n<32'b11111111111111111111110011111111> u<340> t<IntConst> p<341> l<40:21> el<40:57>
n<> u<341> t<Primary_literal> p<342> c<340> l<40:21> el<40:57>
n<> u<342> t<Constant_primary> p<343> c<341> l<40:21> el<40:57>
n<> u<343> t<Constant_expression> p<345> c<342> l<40:21> el<40:57>
n<> u<344> t<BinOp_Equiv> p<345> s<343> l<40:18> el<40:20>
n<> u<345> t<Constant_expression> p<359> c<339> s<357> l<40:5> el<40:57>
n<GOOD> u<346> t<StringConst> p<352> s<351> l<41:3> el<41:7>
n<good> u<347> t<StringConst> p<348> l<41:8> el<41:12>
n<> u<348> t<Name_of_instance> p<351> c<347> s<350> l<41:8> el<41:12>
n<> u<349> t<Ordered_port_connection> p<350> l<41:13> el<41:13>
n<> u<350> t<List_of_port_connections> p<351> c<349> l<41:13> el<41:13>
n<> u<351> t<Hierarchical_instance> p<352> c<348> l<41:8> el<41:14>
n<> u<352> t<Module_instantiation> p<353> c<346> l<41:3> el<41:15>
n<> u<353> t<Module_or_generate_item> p<354> c<352> l<41:3> el<41:15>
n<> u<354> t<Generate_item> p<356> c<353> s<355> l<41:3> el<41:15>
n<> u<355> t<END> p<356> l<42:1> el<42:4>
n<> u<356> t<Generate_begin_end_block> p<357> c<354> l<40:59> el<42:4>
n<> u<357> t<Generate_item> p<359> c<356> l<40:59> el<42:4>
n<> u<358> t<IF> p<359> s<345> l<40:1> el<40:3>
n<> u<359> t<If_generate_construct> p<360> c<358> l<40:1> el<42:4>
n<> u<360> t<Conditional_generate_construct> p<361> c<359> l<40:1> el<42:4>
n<> u<361> t<Module_common_item> p<362> c<360> l<40:1> el<42:4>
n<> u<362> t<Module_or_generate_item> p<363> c<361> l<40:1> el<42:4>
n<> u<363> t<Non_port_module_item> p<364> c<362> l<40:1> el<42:4>
n<> u<364> t<Module_item> p<366> c<363> s<365> l<40:1> el<42:4>
n<> u<365> t<ENDMODULE> p<366> l<44:1> el<44:10>
n<> u<366> t<Module_declaration> p<367> c<14> l<6:1> el<44:10>
n<> u<367> t<Description> p<368> c<366> l<6:1> el<44:10>
n<> u<368> t<Source_text> p<369> c<9> l<2:1> el<44:10>
n<> u<369> t<Top_level_rule> c<1> l<2:1> el<44:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:2:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:2:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:6:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:41:3: Compile generate block "work@top.genblk1".
[NTE:EL0503] ${SURELOG_DIR}/tests/ParamEquivOp/dut.sv:6:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                             117
design                                                 1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                          14
module_inst                                            6
operation                                             24
param_assign                                          20
parameter                                             20
range                                                 14
ref_module                                             2
ref_obj                                               11
ref_typespec                                          36
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                             117
design                                                 1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                          14
module_inst                                            7
operation                                             24
param_assign                                          20
parameter                                             20
range                                                 14
ref_module                                             2
ref_obj                                               11
ref_typespec                                          36
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamEquivOp/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamEquivOp/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamEquivOp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_irq_read_clear)
      |vpiParent:
      \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
      |vpiFullName:work@top.p_edma_irq_read_clear
      |vpiActual:
      \_int_typespec: , line:8:1, endln:8:43
    |vpiName:p_edma_irq_read_clear
    |vpiFullName:work@top.p_edma_irq_read_clear
  |vpiParameter:
  \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_tx_pkt_buffer)
      |vpiParent:
      \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
      |vpiFullName:work@top.p_edma_tx_pkt_buffer
      |vpiActual:
      \_int_typespec: , line:9:1, endln:9:43
    |vpiName:p_edma_tx_pkt_buffer
    |vpiFullName:work@top.p_edma_tx_pkt_buffer
  |vpiParameter:
  \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_rx_pkt_buffer)
      |vpiParent:
      \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
      |vpiFullName:work@top.p_edma_rx_pkt_buffer
      |vpiActual:
      \_int_typespec: , line:10:1, endln:10:43
    |vpiName:p_edma_rx_pkt_buffer
    |vpiFullName:work@top.p_edma_rx_pkt_buffer
  |vpiParameter:
  \_parameter: (work@top.p_edma_queues), line:11:11, endln:11:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |DEC:1
    |vpiName:p_edma_queues
    |vpiFullName:work@top.p_edma_queues
  |vpiParameter:
  \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_tsu)
      |vpiParent:
      \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
      |vpiFullName:work@top.p_edma_tsu
      |vpiActual:
      \_int_typespec: , line:12:1, endln:12:43
    |vpiName:p_edma_tsu
    |vpiFullName:work@top.p_edma_tsu
  |vpiParameter:
  \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_axi)
      |vpiParent:
      \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
      |vpiFullName:work@top.p_edma_axi
      |vpiActual:
      \_int_typespec: , line:13:1, endln:13:43
    |vpiName:p_edma_axi
    |vpiFullName:work@top.p_edma_axi
  |vpiParameter:
  \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_has_pcs)
      |vpiParent:
      \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
      |vpiFullName:work@top.p_edma_has_pcs
      |vpiActual:
      \_int_typespec: , line:14:1, endln:14:43
    |vpiName:p_edma_has_pcs
    |vpiFullName:work@top.p_edma_has_pcs
  |vpiParameter:
  \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_ext_fifo_interface)
      |vpiParent:
      \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
      |vpiFullName:work@top.p_edma_ext_fifo_interface
      |vpiActual:
      \_int_typespec: , line:15:1, endln:15:43
    |vpiName:p_edma_ext_fifo_interface
    |vpiFullName:work@top.p_edma_ext_fifo_interface
  |vpiParameter:
  \_parameter: (work@top.p_has_dma), line:16:11, endln:16:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiName:p_has_dma
    |vpiFullName:work@top.p_has_dma
  |vpiParameter:
  \_parameter: (work@top.p_int_exists), line:19:11, endln:19:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiName:p_int_exists
    |vpiFullName:work@top.p_int_exists
  |vpiParamAssign:
  \_param_assign: , line:8:11, endln:8:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:8:39, endln:8:43
      |vpiParent:
      \_param_assign: , line:8:11, endln:8:43
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:8:39, endln:8:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:8:1, endln:8:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
  |vpiParamAssign:
  \_param_assign: , line:9:11, endln:9:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:9:39, endln:9:43
      |vpiParent:
      \_param_assign: , line:9:11, endln:9:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:9:39, endln:9:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:9:1, endln:9:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
  |vpiParamAssign:
  \_param_assign: , line:10:11, endln:10:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:10:39, endln:10:43
      |vpiParent:
      \_param_assign: , line:10:11, endln:10:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:10:39, endln:10:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:10:1, endln:10:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
  |vpiParamAssign:
  \_param_assign: , line:11:11, endln:11:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:11:39, endln:11:44
      |vpiParent:
      \_param_assign: , line:11:11, endln:11:44
      |vpiDecompile:32'd1
      |vpiSize:32
      |DEC:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:11:39, endln:11:44
        |vpiFullName:work@top
      |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@top.p_edma_queues), line:11:11, endln:11:24
  |vpiParamAssign:
  \_param_assign: , line:12:11, endln:12:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:12:39, endln:12:43
      |vpiParent:
      \_param_assign: , line:12:11, endln:12:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:12:39, endln:12:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:12:1, endln:12:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
  |vpiParamAssign:
  \_param_assign: , line:13:11, endln:13:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:13:39, endln:13:43
      |vpiParent:
      \_param_assign: , line:13:11, endln:13:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:13:39, endln:13:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:13:1, endln:13:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
  |vpiParamAssign:
  \_param_assign: , line:14:11, endln:14:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:14:39, endln:14:43
      |vpiParent:
      \_param_assign: , line:14:11, endln:14:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:14:39, endln:14:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:14:1, endln:14:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
  |vpiParamAssign:
  \_param_assign: , line:15:11, endln:15:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:15:39, endln:15:43
      |vpiParent:
      \_param_assign: , line:15:11, endln:15:43
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:15:39, endln:15:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:15:1, endln:15:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
  |vpiParamAssign:
  \_param_assign: , line:16:11, endln:16:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_operation: , line:16:40, endln:16:73
      |vpiParent:
      \_param_assign: , line:16:11, endln:16:74
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.p_edma_ext_fifo_interface), line:16:40, endln:16:65
        |vpiParent:
        \_operation: , line:16:40, endln:16:73
        |vpiName:p_edma_ext_fifo_interface
        |vpiFullName:work@top.p_edma_ext_fifo_interface
      |vpiOperand:
      \_constant: , line:16:69, endln:16:73
        |vpiParent:
        \_operation: , line:16:40, endln:16:73
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_has_dma), line:16:11, endln:16:20
  |vpiParamAssign:
  \_param_assign: , line:19:11, endln:38:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_operation: , line:19:27, endln:38:28
      |vpiParent:
      \_param_assign: , line:19:11, endln:38:28
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:20:29, endln:20:34
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:21:30, endln:21:45
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_edma_tsu), line:21:30, endln:21:40
          |vpiParent:
          \_operation: , line:21:30, endln:21:45
          |vpiName:p_edma_tsu
          |vpiFullName:work@top.p_edma_tsu
        |vpiOperand:
        \_constant: , line:21:44, endln:21:45
          |vpiParent:
          \_operation: , line:21:30, endln:21:45
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:29, endln:22:34
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:23:30, endln:23:45
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_edma_tsu), line:23:30, endln:23:40
          |vpiParent:
          \_operation: , line:23:30, endln:23:45
          |vpiName:p_edma_tsu
          |vpiFullName:work@top.p_edma_tsu
        |vpiOperand:
        \_constant: , line:23:44, endln:23:45
          |vpiParent:
          \_operation: , line:23:30, endln:23:45
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:24:29, endln:24:40
        |vpiDecompile:8'b11111111
        |vpiSize:8
        |BIN:11111111
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:25:30, endln:25:49
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_edma_has_pcs), line:25:30, endln:25:44
          |vpiParent:
          \_operation: , line:25:30, endln:25:49
          |vpiName:p_edma_has_pcs
          |vpiFullName:work@top.p_edma_has_pcs
        |vpiOperand:
        \_constant: , line:25:48, endln:25:49
          |vpiParent:
          \_operation: , line:25:30, endln:25:49
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_operation: , line:26:30, endln:26:49
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_edma_has_pcs), line:26:30, endln:26:44
          |vpiParent:
          \_operation: , line:26:30, endln:26:49
          |vpiName:p_edma_has_pcs
          |vpiFullName:work@top.p_edma_has_pcs
        |vpiOperand:
        \_constant: , line:26:48, endln:26:49
          |vpiParent:
          \_operation: , line:26:30, endln:26:49
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:27:29, endln:27:36
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:28:30, endln:28:44
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_has_dma), line:28:30, endln:28:39
          |vpiParent:
          \_operation: , line:28:30, endln:28:44
          |vpiName:p_has_dma
          |vpiFullName:work@top.p_has_dma
        |vpiOperand:
        \_constant: , line:28:43, endln:28:44
          |vpiParent:
          \_operation: , line:28:30, endln:28:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:29:29, endln:29:33
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:30:30, endln:30:49
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_edma_has_pcs), line:30:30, endln:30:44
          |vpiParent:
          \_operation: , line:30:30, endln:30:49
          |vpiName:p_edma_has_pcs
          |vpiFullName:work@top.p_edma_has_pcs
        |vpiOperand:
        \_constant: , line:30:48, endln:30:49
          |vpiParent:
          \_operation: , line:30:30, endln:30:49
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:31:29, endln:31:33
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:32:29, endln:32:33
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:33:30, endln:33:44
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_has_dma), line:33:30, endln:33:39
          |vpiParent:
          \_operation: , line:33:30, endln:33:44
          |vpiName:p_has_dma
          |vpiFullName:work@top.p_has_dma
        |vpiOperand:
        \_constant: , line:33:43, endln:33:44
          |vpiParent:
          \_operation: , line:33:30, endln:33:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:34:29, endln:34:34
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiConstType:3
      |vpiOperand:
      \_operation: , line:35:30, endln:35:44
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_has_dma), line:35:30, endln:35:39
          |vpiParent:
          \_operation: , line:35:30, endln:35:44
          |vpiName:p_has_dma
          |vpiFullName:work@top.p_has_dma
        |vpiOperand:
        \_constant: , line:35:43, endln:35:44
          |vpiParent:
          \_operation: , line:35:30, endln:35:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_operation: , line:36:30, endln:36:44
        |vpiParent:
        \_operation: , line:19:27, endln:38:28
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.p_has_dma), line:36:30, endln:36:39
          |vpiParent:
          \_operation: , line:36:30, endln:36:44
          |vpiName:p_has_dma
          |vpiFullName:work@top.p_has_dma
        |vpiOperand:
        \_constant: , line:36:43, endln:36:44
          |vpiParent:
          \_operation: , line:36:30, endln:36:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:37:29, endln:37:34
        |vpiDecompile:2'b11
        |vpiSize:2
        |BIN:11
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_int_exists), line:19:11, endln:19:23
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_if: , line:40:1, endln:40:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiCondition:
    \_operation: , line:40:5, endln:40:57
      |vpiParent:
      \_gen_if: , line:40:1, endln:40:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.p_int_exists), line:40:5, endln:40:17
        |vpiParent:
        \_operation: , line:40:5, endln:40:57
        |vpiName:p_int_exists
        |vpiFullName:work@top.p_int_exists
      |vpiOperand:
      \_constant: , line:40:21, endln:40:57
        |vpiParent:
        \_operation: , line:40:5, endln:40:57
        |vpiDecompile:32'b11111111111111111111110011111111
        |vpiSize:32
        |BIN:11111111111111111111110011111111
        |vpiConstType:3
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:40:1, endln:40:3
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:41:8, endln:41:12
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_irq_read_clear)
      |vpiParent:
      \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
      |vpiFullName:work@top.p_edma_irq_read_clear
      |vpiActual:
      \_int_typespec: , line:8:1, endln:8:43
    |vpiName:p_edma_irq_read_clear
    |vpiFullName:work@top.p_edma_irq_read_clear
  |vpiParameter:
  \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_tx_pkt_buffer)
      |vpiParent:
      \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
      |vpiFullName:work@top.p_edma_tx_pkt_buffer
      |vpiActual:
      \_int_typespec: , line:9:1, endln:9:43
    |vpiName:p_edma_tx_pkt_buffer
    |vpiFullName:work@top.p_edma_tx_pkt_buffer
  |vpiParameter:
  \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_rx_pkt_buffer)
      |vpiParent:
      \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
      |vpiFullName:work@top.p_edma_rx_pkt_buffer
      |vpiActual:
      \_int_typespec: , line:10:1, endln:10:43
    |vpiName:p_edma_rx_pkt_buffer
    |vpiFullName:work@top.p_edma_rx_pkt_buffer
  |vpiParameter:
  \_parameter: (work@top.p_edma_queues), line:11:11, endln:11:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |DEC:1
    |vpiName:p_edma_queues
    |vpiFullName:work@top.p_edma_queues
  |vpiParameter:
  \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_tsu)
      |vpiParent:
      \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
      |vpiFullName:work@top.p_edma_tsu
      |vpiActual:
      \_int_typespec: , line:12:1, endln:12:43
    |vpiName:p_edma_tsu
    |vpiFullName:work@top.p_edma_tsu
  |vpiParameter:
  \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_axi)
      |vpiParent:
      \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
      |vpiFullName:work@top.p_edma_axi
      |vpiActual:
      \_int_typespec: , line:13:1, endln:13:43
    |vpiName:p_edma_axi
    |vpiFullName:work@top.p_edma_axi
  |vpiParameter:
  \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_has_pcs)
      |vpiParent:
      \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
      |vpiFullName:work@top.p_edma_has_pcs
      |vpiActual:
      \_int_typespec: , line:14:1, endln:14:43
    |vpiName:p_edma_has_pcs
    |vpiFullName:work@top.p_edma_has_pcs
  |vpiParameter:
  \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@top.p_edma_ext_fifo_interface)
      |vpiParent:
      \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
      |vpiFullName:work@top.p_edma_ext_fifo_interface
      |vpiActual:
      \_int_typespec: , line:15:1, endln:15:43
    |vpiName:p_edma_ext_fifo_interface
    |vpiFullName:work@top.p_edma_ext_fifo_interface
  |vpiParameter:
  \_parameter: (work@top.p_has_dma), line:16:11, endln:16:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiName:p_has_dma
    |vpiFullName:work@top.p_has_dma
  |vpiParameter:
  \_parameter: (work@top.p_int_exists), line:19:11, endln:19:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiName:p_int_exists
    |vpiFullName:work@top.p_int_exists
  |vpiParamAssign:
  \_param_assign: , line:8:11, endln:8:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:8:39, endln:8:43
      |vpiParent:
      \_param_assign: , line:8:11, endln:8:43
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:8:39, endln:8:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:8:1, endln:8:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_irq_read_clear), line:8:11, endln:8:32
  |vpiParamAssign:
  \_param_assign: , line:9:11, endln:9:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:9:39, endln:9:43
      |vpiParent:
      \_param_assign: , line:9:11, endln:9:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:9:39, endln:9:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:9:1, endln:9:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_tx_pkt_buffer), line:9:11, endln:9:31
  |vpiParamAssign:
  \_param_assign: , line:10:11, endln:10:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:10:39, endln:10:43
      |vpiParent:
      \_param_assign: , line:10:11, endln:10:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:10:39, endln:10:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:10:1, endln:10:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_rx_pkt_buffer), line:10:11, endln:10:31
  |vpiParamAssign:
  \_param_assign: , line:11:11, endln:11:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:11:39, endln:11:44
      |vpiParent:
      \_param_assign: , line:11:11, endln:11:44
      |vpiDecompile:1
      |vpiSize:32
      |INT:1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.p_edma_queues), line:11:11, endln:11:24
  |vpiParamAssign:
  \_param_assign: , line:12:11, endln:12:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:12:39, endln:12:43
      |vpiParent:
      \_param_assign: , line:12:11, endln:12:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:12:39, endln:12:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:12:1, endln:12:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_tsu), line:12:11, endln:12:21
  |vpiParamAssign:
  \_param_assign: , line:13:11, endln:13:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:13:39, endln:13:43
      |vpiParent:
      \_param_assign: , line:13:11, endln:13:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:13:39, endln:13:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:13:1, endln:13:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_axi), line:13:11, endln:13:21
  |vpiParamAssign:
  \_param_assign: , line:14:11, endln:14:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:14:39, endln:14:43
      |vpiParent:
      \_param_assign: , line:14:11, endln:14:43
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:14:39, endln:14:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:14:1, endln:14:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_has_pcs), line:14:11, endln:14:25
  |vpiParamAssign:
  \_param_assign: , line:15:11, endln:15:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:15:39, endln:15:43
      |vpiParent:
      \_param_assign: , line:15:11, endln:15:43
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:15:39, endln:15:43
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:15:1, endln:15:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_edma_ext_fifo_interface), line:15:11, endln:15:36
  |vpiParamAssign:
  \_param_assign: , line:16:11, endln:16:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:16:39, endln:16:74
      |vpiParent:
      \_param_assign: , line:16:11, endln:16:74
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_has_dma), line:16:11, endln:16:20
  |vpiParamAssign:
  \_param_assign: , line:19:11, endln:38:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiRhs:
    \_constant: , line:19:27, endln:38:28
      |vpiParent:
      \_param_assign: , line:19:11, endln:38:28
      |vpiDecompile:32'b11111111111111111111110011111111
      |vpiSize:32
      |BIN:11111111111111111111110011111111
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p_int_exists), line:19:11, endln:19:23
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:41:3, endln:41:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:6:1, endln:44:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:41:3, endln:41:15
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:41:3, endln:41:15
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk1.good), file:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv, line:41:3, endln:41:15
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:41:3, endln:41:15
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/ParamEquivOp/dut.sv
        |vpiDefLineNo:2
\_weaklyReferenced:
\_int_typespec: , line:8:1, endln:8:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:8:1, endln:8:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:9:1, endln:9:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:9:1, endln:9:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:10:1, endln:10:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:10:1, endln:10:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:12:1, endln:12:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:12:1, endln:12:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:13:1, endln:13:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:13:1, endln:13:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:14:1, endln:14:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:14:1, endln:14:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:15:1, endln:15:43
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:15:1, endln:15:43
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_int_typespec: , line:8:1, endln:8:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_irq_read_clear)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:8:1, endln:8:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:9:1, endln:9:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_tx_pkt_buffer)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:9:1, endln:9:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:10:1, endln:10:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_rx_pkt_buffer)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:10:1, endln:10:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:12:1, endln:12:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_tsu)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:12:1, endln:12:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:13:1, endln:13:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_axi)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:13:1, endln:13:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:14:1, endln:14:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_has_pcs)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:14:1, endln:14:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: , line:15:1, endln:15:43
  |vpiParent:
  \_ref_typespec: (work@top.p_edma_ext_fifo_interface)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:15:1, endln:15:43
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
