// Seed: 983182546
module module_0;
  assign id_1 = 1'b0;
  id_2(
      .id_0(id_1), .id_1(id_1 != 1), .id_2(1), .id_3((1))
  );
  assign module_1.type_3 = 0;
  tri0 id_3 = 1'h0;
endmodule
module module_1 (
    output tri id_0
    , id_8,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input logic id_4,
    output wand id_5,
    output uwire id_6
);
  uwire id_9;
  always #0
    case (id_9)
      id_3: begin : LABEL_0
        assert (1);
      end
      id_4 - 1: id_8 <= 1;
      1 - id_2: id_8 = id_4;
      1 == 1:   #1 $display;
    endcase
  tri0 id_10;
  supply0 id_11;
  module_0 modCall_1 ();
  assign id_10 = id_8 ? 1 : id_11;
endmodule
