--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Aug 26 01:01:45 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SinCos
Constraint file: SinCos_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets Clock]
            1222 items scored, 827 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.935ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_62  (from Clock +)
   Destination:    FD1P3DX    D              FF_26  (to Clock -)

   Delay:                  11.110ns  (18.1% logic, 81.9% route), 10 logic levels.

 Constraint Details:

     11.110ns data_path FF_62 to FF_26 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.935ns

 Path Details: FF_62 to FF_26

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_62 (from Clock)
Route         2   e 1.258                                  rom_addr0_r
LUT4        ---     0.166              A to Z              INV_28
Route         1   e 1.020                                  rom_addr0_r_inv
A1_TO_FCO   ---     0.329           A[2] to COUT           neg_rom_addr0_r_n_0
Route         1   e 0.020                                  co0
FCI_TO_FCO  ---     0.051            CIN to COUT           neg_rom_addr0_r_n_1
Route         1   e 0.020                                  co1
FCI_TO_F    ---     0.322            CIN to S[2]           neg_rom_addr0_r_n_2
Route         1   e 1.020                                  rom_addr0_r_n_3
MUXL5       ---     0.116             D1 to Z              muxb_54
Route        27   e 1.679                                  rom_addr0_r_9
LUT4        ---     0.166          AD[4] to DO0            LUT4_1
Route         1   e 1.020                                  func_or_inet
LUT4        ---     0.166          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  lx_ne0
LUT4        ---     0.166              A to Z              INV_1
Route         1   e 1.020                                  lx_ne0_inv
LUT4        ---     0.166              B to Z              AND2_t0
Route         1   e 1.020                                  out_sel_i
                  --------
                   11.110  (18.1% logic, 81.9% route), 10 logic levels.


Error:  The following path violates requirements by 5.864ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_62  (from Clock +)
   Destination:    FD1P3DX    D              FF_26  (to Clock -)

   Delay:                  11.039ns  (17.8% logic, 82.2% route), 9 logic levels.

 Constraint Details:

     11.039ns data_path FF_62 to FF_26 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.864ns

 Path Details: FF_62 to FF_26

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_62 (from Clock)
Route         2   e 1.258                                  rom_addr0_r
LUT4        ---     0.166              A to Z              INV_28
Route         1   e 1.020                                  rom_addr0_r_inv
A1_TO_FCO   ---     0.329           A[2] to COUT           neg_rom_addr0_r_n_0
Route         1   e 0.020                                  co0
FCI_TO_F    ---     0.322            CIN to S[2]           neg_rom_addr0_r_n_1
Route         1   e 1.020                                  rom_addr0_r_n_2
MUXL5       ---     0.116             D1 to Z              muxb_55
Route        27   e 1.679                                  rom_addr0_r_8
LUT4        ---     0.166          AD[4] to DO0            LUT4_1
Route         1   e 1.020                                  func_or_inet
LUT4        ---     0.166          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  lx_ne0
LUT4        ---     0.166              A to Z              INV_1
Route         1   e 1.020                                  lx_ne0_inv
LUT4        ---     0.166              B to Z              AND2_t0
Route         1   e 1.020                                  out_sel_i
                  --------
                   11.039  (17.8% logic, 82.2% route), 9 logic levels.


Error:  The following path violates requirements by 5.864ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_62  (from Clock +)
   Destination:    FD1P3DX    D              FF_26  (to Clock -)

   Delay:                  11.039ns  (17.8% logic, 82.2% route), 9 logic levels.

 Constraint Details:

     11.039ns data_path FF_62 to FF_26 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.864ns

 Path Details: FF_62 to FF_26

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_62 (from Clock)
Route         2   e 1.258                                  rom_addr0_r
LUT4        ---     0.166              A to Z              INV_28
Route         1   e 1.020                                  rom_addr0_r_inv
A1_TO_FCO   ---     0.329           A[2] to COUT           neg_rom_addr0_r_n_0
Route         1   e 0.020                                  co0
FCI_TO_F    ---     0.322            CIN to S[2]           neg_rom_addr0_r_n_1
Route         1   e 1.020                                  rom_addr0_r_n_1
MUXL5       ---     0.116             D1 to Z              muxb_56
Route        27   e 1.679                                  rom_addr0_r_7
LUT4        ---     0.166          AD[4] to DO0            LUT4_1
Route         1   e 1.020                                  func_or_inet
LUT4        ---     0.166          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  lx_ne0
LUT4        ---     0.166              A to Z              INV_1
Route         1   e 1.020                                  lx_ne0_inv
LUT4        ---     0.166              B to Z              AND2_t0
Route         1   e 1.020                                  out_sel_i
                  --------
                   11.039  (17.8% logic, 82.2% route), 9 logic levels.

Warning: 10.935 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets Clock]                 |     5.000 ns|    10.935 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
co1                                     |       1|     243|     29.38%
                                        |        |        |
rom_addr0_r_11                          |      27|     164|     19.83%
                                        |        |        |
rom_addr0_r                             |       2|     163|     19.71%
                                        |        |        |
rom_addr0_r_inv                         |       1|     162|     19.59%
                                        |        |        |
rom_addr0_r_n_5                         |       1|     162|     19.59%
                                        |        |        |
rom_addr0_r_9                           |      27|     137|     16.57%
                                        |        |        |
rom_addr0_r_10                          |      27|     137|     16.57%
                                        |        |        |
rom_addr0_r_1                           |       2|     136|     16.44%
                                        |        |        |
rom_addr0_r_2                           |       2|     136|     16.44%
                                        |        |        |
co0                                     |       1|     135|     16.32%
                                        |        |        |
co2                                     |       1|     135|     16.32%
                                        |        |        |
rom_addr0_r_1_inv                       |       1|     135|     16.32%
                                        |        |        |
rom_addr0_r_2_inv                       |       1|     135|     16.32%
                                        |        |        |
rom_addr0_r_n_3                         |       1|     135|     16.32%
                                        |        |        |
rom_addr0_r_n_4                         |       1|     135|     16.32%
                                        |        |        |
rom_addr0_r_7                           |      27|      83|     10.04%
                                        |        |        |
rom_addr0_r_8                           |      27|      83|     10.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 827  Score: 1709294

Constraints cover  1222 paths, 206 nets, and 514 connections (100.0% coverage)


Peak memory: 271323136 bytes, TRCE: 2326528 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
