// Seed: 442938317
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 void id_2,
    output wor id_3,
    id_33,
    input wand id_4,
    input supply0 id_5,
    output wand id_6,
    output tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    output tri id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output wire id_21,
    output wire id_22,
    output supply1 id_23,
    input tri id_24,
    input tri id_25,
    output supply0 id_26,
    input uwire id_27,
    input uwire id_28,
    output uwire id_29,
    output wor id_30,
    input wor id_31
);
  wire  id_34;
  uwire id_35 = id_19 == -1, id_36;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    output logic id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wor id_11
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_5,
      id_6,
      id_7,
      id_5,
      id_9,
      id_1,
      id_11,
      id_0,
      id_11,
      id_1,
      id_11,
      id_10,
      id_0,
      id_5,
      id_8,
      id_8,
      id_10,
      id_2,
      id_11,
      id_5,
      id_11,
      id_7,
      id_10,
      id_11,
      id_7,
      id_3,
      id_11,
      id_11,
      id_6
  );
  assign modCall_1.id_31 = 0;
  tri1 id_13 = 1;
  always if (1'b0) id_4 <= !id_1;
  supply0 id_14 = -1, id_15;
endmodule
