INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/not_GATE/not_GATE.srcs/sources_1/new/not_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity not_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/not_GATE/not_GATE.srcs/sim_1/new/st_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_not
