C51 COMPILER V9.59.0.0   SYSRUN                                                            03/22/2024 16:29:17 PAGE 1   
C51 COMPILER V9.59.0.0, COMPILATION OF MODULE SYSRUN
OBJECT MODULE PLACED IN D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\sysRun.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\bin\C51.exe ..\Apps\sysRun.c OMF2 INTVECTOR(0X2800) DEFINE(SC95F8x1xB) LARGE INCDIR(
                    -D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\FWLib\SC95F_Lib\inc;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Us
                    -er;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\IOT_DRIVER\XIAOMI;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\D
                    -rivers;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Drivers\TKDriver\C;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project
                    -\..\List\..\Apps;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Apps) BROWSE DEBUG OBJECTEXTEND OPTIMIZE(8,SIZE) CODE 
                    -NOCOND SYMBOLS LISTINCLUDE PRINT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\List\sysRun.lst) OBJECT(D:\tfxu\Projec
                    -t\AM901_0308\APP\Keil_C\Project\..\Output\sysRun.obj)
line level    source
   1          
   2          
   3          #include "globe.h"
   1      =1  #ifndef GLOBLE_H
   2      =1  #define GLOBLE_H
   3      =1  
   4      =1  #include "includeall.h"
   1      =2  
   2      =2  #ifndef INCLUDEALL_H
   3      =2  #define INCLUDEALL_H
   4      =2  
   5      =2  
   6      =2  
   7      =2  #include "..\Apps\ioConfig.h"
   1      =3  
   2      =3  #ifndef IO_CONFIG_H
   3      =3  #define IO_CONFIG_H
   4      =3  
   5      =3  #define AM901_8616B 1
   6      =3  
   7      =3  
   8      =3  
   9      =3  #if AM901_8616B
  10      =3  
  11      =3  #include "..\FWLib\SC95F_Lib\inc\sc95f_conf.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_CONF_H_
  12      =4  #define _sc95f_CONF_H_
  13      =4  
  14      =4  
  15      =4  #include "sc95f_gpio.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_GPIO_H_
  12      =5  #define _sc95f_GPIO_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  12      =6  #define _sc95f_H
  13      =6  
  14      =6  #ifdef SC95F8x1x
  17      =6  #ifdef SC95F7x1x
  20      =6  #ifdef SC95F8x2x 
  23      =6  #ifdef SC95F7x2x
  26      =6  #ifdef SC95FWxx
  29      =6  #ifdef SC95F8x3x
  32      =6  #ifdef SC95F7x3x
  35      =6  #ifdef SC95F8x6x
  38      =6  #ifdef SC95F7x6x
  41      =6  #ifdef SC95F8x1xB
  42      =6    #include "SC95F8x1xB_C.H"
   1      =7  
  11      =7  #ifndef _SC95F861xB_H_
  12      =7  #define _SC95F861xB_H_
  13      =7  
  14      =7  
  15      =7  
  16      =7  sfr   SP    = 0X81;  
  17      =7  sfr   DPL   = 0X82;  
  18      =7  sfr   DPH   = 0X83;  
  19      =7  sfr   DPL1  = 0X84;  
  20      =7  sfr   DPH1  = 0X85;  
  21      =7  sfr   DPS   = 0X86;  
  22      =7  sfr   PSW   = 0XD0;  
  23      =7  sfr   ACC   = 0XE0;  
  24      =7  sfr   EXA0  = 0XE9;  
  25      =7  sfr   EXA1  = 0XEA;  
  26      =7  sfr   EXA2  = 0XEB;  
  27      =7  sfr   EXA3  = 0XEC;  
  28      =7  sfr   EXBL  = 0XED;  
  29      =7  sfr   EXBH  = 0XEE;  
  30      =7  sfr   B     = 0XF0;  
  31      =7  
  32      =7  
  33      =7  sfr   EXADH = 0XF7;  
  34      =7  
  35      =7  
  36      =7  sfr   ROMBNK = 0XDF;  
  37      =7  
  38      =7  
  39      =7  sfr   PCON = 0X87;  
  40      =7  
  41      =7  
  42      =7  sfr   IE  = 0XA8;  
  43      =7  sfr   IE1 = 0XA9;  
  44      =7  sfr   IE2 = 0XAA;  
  45      =7  sfr   IP  = 0XB8;  
  46      =7  sfr   IP1 = 0XB9;  
  47      =7  sfr   IP2 = 0XBA;  
  48      =7  
  49      =7  
  50      =7  sfr   P0      = 0X80;  
  51      =7  sfr   P1      = 0X90;  
  52      =7  sfr       P1CON   = 0X91;  
  53      =7  sfr   P1PH        = 0X92;  
  54      =7  sfr   DDRCON  = 0X93;  
  55      =7  sfr   P1VO    = 0X94;  
  56      =7  sfr   IOHCON0 = 0X96;  
  57      =7  sfr   IOHCON1 = 0X97;  
  58      =7  sfr       P0CON   = 0X9A;  
  59      =7  sfr       P0PH    = 0X9B;  
  60      =7  sfr   P0VO    = 0X9C;  
  61      =7  sfr   P2      = 0XA0;  
  62      =7  sfr       P2CON   = 0XA1;  
  63      =7  sfr   P2PH        = 0XA2;  
  64      =7  sfr   P2VO    = 0XA3;  
  65      =7  sfr   P3      = 0XB0;  
  66      =7  sfr   P3CON   = 0XB1;  
  67      =7  sfr   P3PH    = 0XB2;  
  68      =7  sfr   P3VO    = 0XB3;  
  69      =7  sfr   P4      = 0XC0;  
  70      =7  sfr   P4CON   = 0XC1;  
  71      =7  sfr   P4PH    = 0XC2;  
  72      =7  sfr   P5      = 0XD8;  
  73      =7  sfr   P5CON   = 0XD9;  
  74      =7  sfr   P5PH    = 0XDA;  
  75      =7  
  76      =7  
  77      =7  sfr   CMPCFG  = 0XB6;  
  78      =7  sfr   CMPCON  = 0XB7;  
  79      =7  
  80      =7         
  81      =7  sfr   TCON   = 0X88;  
  82      =7  sfr   TMOD   = 0X89;  
  83      =7  sfr   TL0    = 0X8A;  
  84      =7  sfr   TL1    = 0X8B;  
  85      =7  sfr   TH0    = 0X8C;  
  86      =7  sfr   TH1    = 0X8D;  
  87      =7  sfr   TMCON  = 0X8E;  
  88      =7  sfr   TXCON  = 0XC8;  
  89      =7  sfr   TXMOD  = 0XC9;  
  90      =7  sfr   RCAPXL = 0XCA;  
  91      =7  sfr   RCAPXH = 0XCB;  
  92      =7  sfr   TLX    = 0XCC;  
  93      =7  sfr   THX    = 0XCD;  
  94      =7  sfr   TXINX  = 0XCE;  
  95      =7  
  96      =7  
  97      =7  sfr       ADCCFG0 = 0XAB;  
  98      =7  sfr       ADCCFG1 = 0XAC;  
  99      =7  sfr   ADCCON  = 0XAD;  
 100      =7  sfr   ADCVL   = 0XAE;  
 101      =7  sfr   ADCVH   = 0XAF;  
 102      =7  sfr   ADCCFG2 = 0XB5;  
 103      =7  
 104      =7  
 105      =7  sfr   PWMCFG  = 0XD1;  
 106      =7  sfr   PWMCON0 = 0XD2;  
 107      =7  sfr   PWMCON1 = 0XD3;  
 108      =7  sfr   PWMPDL  = 0XD4;  
 109      =7  sfr   PWMPDH  = 0XD5;  
 110      =7  sfr   PWMDFR  = 0XD6;  
 111      =7  sfr   PWMFLT  = 0XD7;  
 112      =7  
 113      =7  
 114      =7  sfr   WDTCON = 0XCF;  
 115      =7  
 116      =7  
 117      =7  sfr       BTMCON = 0XFB;  
 118      =7  
 119      =7  
 120      =7  sfr   INT0F = 0XB4;  
 121      =7  sfr   INT0R = 0XBB;  
 122      =7  sfr   INT1F = 0XBC;  
 123      =7  sfr   INT1R = 0XBD;  
 124      =7  sfr   INT2F = 0XBE;  
 125      =7  sfr   INT2R = 0XBF;  
 126      =7  
 127      =7  
 128      =7  sfr   IAPKEY = 0XF1;  
 129      =7  sfr   IAPADL = 0XF2;  
 130      =7  sfr   IAPADH = 0XF3;  
 131      =7  sfr   IAPADE = 0XF4;  
 132      =7  sfr   IAPDAT = 0XF5;  
 133      =7  sfr   IAPCTL = 0XF6;  
 134      =7  
 135      =7  
 136      =7  sfr   OTCON = 0X8F;  
 137      =7  sfr   SCON  = 0X98;  
 138      =7  sfr   SBUF  = 0X99;  
 139      =7  
 140      =7  
 141      =7  sfr   US0CON0 = 0X95;  
 142      =7  sfr   US0CON1 = 0X9D;  
 143      =7  sfr   US0CON2 = 0X9E;  
 144      =7  sfr   US0CON3 = 0X9F;  
 145      =7  sfr   US1CON0 = 0XA4;  
 146      =7  sfr   US1CON1 = 0XA5;  
 147      =7  sfr   US1CON2 = 0XA6;  
 148      =7  sfr   US1CON3 = 0XA7;  
 149      =7  sfr   USXCON0 = 0XC4;  
 150      =7  sfr   USXCON1 = 0XC5;  
 151      =7  sfr   USXCON2 = 0XC6;  
 152      =7  sfr   USXCON3 = 0XC7;  
 153      =7  sfr   USXINX  = 0XDC;  
 154      =7  
 155      =7  
 156      =7  
 157      =7  sfr   OPINX = 0XFE;  
 158      =7  sfr   OPREG = 0XFF;  
 159      =7  
 160      =7  
 161      =7  sfr   OPERCON = 0XEF;  
 162      =7  sfr   CRCINX  = 0XFC;  
 163      =7  sfr   CRCREG  = 0XFD;  
 164      =7  
 165      =7  
 166      =7  
 167      =7  
 168      =7  sbit  CY  = PSW^7;  
             -薪位，或者减法运算最高位有借位?
 169      =7  sbit  AC  = PSW^6;  
             -?
 170      =7  sbit  F0  = PSW^5;  
 171      =7  sbit  RS1 = PSW^4;  
 172      =7  sbit  RS0 = PSW^3;  
 173      =7  sbit  OV  = PSW^2;  
 174      =7  sbit  F1  = PSW^1;  
 175      =7  sbit  P   = PSW^0;  
 176      =7  
 177      =7  
 178      =7  sbit  TFX   = TXCON^7;  
 179      =7  sbit  EXFX  = TXCON^6;  
 180      =7  sbit  RCLKX = TXCON^5;  
 181      =7  sbit  TCLKX = TXCON^4;  
 182      =7  sbit  EXENX = TXCON^3;  
 183      =7  sbit  TRX   = TXCON^2;  
 184      =7  sbit  TX    = TXCON^1;  
 185      =7  sbit  CP    = TXCON^0;  
 186      =7  
 187      =7  
 188      =7  sbit  IPADC  = IP^6;  
             -热ㄊ?“高”
 189      =7  sbit  IPT2   = IP^5;  
             -嫌畔热ㄊ?“高”
 190      =7  sbit  IPUART = IP^4;  
             -先权是 “高”
 191      =7  sbit  IPT1   = IP^3;  
             -嫌畔热ㄊ?“高”
 192      =7  sbit  IPINT1 = IP^2;  
             -先权是 “高”
 193      =7  sbit  IPT0   = IP^1;  
             -嫌畔热ㄊ?“高”
 194      =7  sbit  IPINT0 = IP^0;  
             -高
 195      =7  
 196      =7  
 197      =7  sbit  EA    = IE^7;  
 198      =7  sbit  EADC  = IE^6;  
 199      =7  sbit  ET2   = IE^5;  
 200      =7  sbit  EUART = IE^4;  
 201      =7  sbit  ET1   = IE^3;  
 202      =7  sbit  EINT1 = IE^2;  
 203      =7  sbit  ET0   = IE^1;  
 204      =7  sbit  EINT0 = IE^0;  
 205      =7  
 206      =7  
 207      =7  sbit  TF1 = TCON^7;  
             -保硬件清?”。
 208      =7  sbit  TR1 = TCON^6;  
 209      =7  sbit  TF0 = TCON^5;  
             -保硬件清?”。
 210      =7  sbit  TR0 = TCON^4;  
 211      =7  
 212      =7  
 213      =7  sbit  SM0 = SCON^7;  
             -双工异步通信 11: 模式3，11位全双工异步通信
 214      =7  sbit  SM1 = SCON^6;  
 215      =7  sbit  SM2 = SCON^5;  
             -锨肭?  1：收到一个完整的数据帧时，只有当RB8=1时才会置位RI产生中断请求
 216      =7  sbit  REN = SCON^4;  
 217      =7  sbit  TB8 = SCON^3;  
 218      =7  sbit  RB8 = SCON^2;  
 219      =7  sbit  TI  = SCON^1;  
 220      =7  sbit  RI  = SCON^0;  
 221      =7  
 222      =7  
 223      =7  
 230      =7  sbit  P07 = P0^7;
 231      =7  sbit  P06 = P0^6;
 232      =7  sbit  P05 = P0^5;
 233      =7  sbit  P04 = P0^4;
 234      =7  sbit  P03 = P0^3;
 235      =7  sbit  P02 = P0^2;
 236      =7  sbit  P01 = P0^1;
 237      =7  sbit  P00 = P0^0;
 238      =7  
 239      =7  
 240      =7  
 247      =7  sbit  P17 = P1^7;
 248      =7  sbit  P16 = P1^6;
 249      =7  sbit  P15 = P1^5;
 250      =7  sbit  P14 = P1^4;
 251      =7  sbit  P13 = P1^3;
 252      =7  sbit  P12 = P1^2;
 253      =7  sbit  P11 = P1^1;
 254      =7  sbit  P10 = P1^0;
 255      =7  
 256      =7  
 263      =7  sbit  P27 = P2^7;
 264      =7  sbit  P26 = P2^6;
 265      =7  sbit  P25 = P2^5;
 266      =7  sbit  P24 = P2^4;
 267      =7  sbit  P23 = P2^3;
 268      =7  sbit  P22 = P2^2;
 269      =7  sbit  P21 = P2^1;
 270      =7  sbit  P20 = P2^0;
 271      =7  
 272      =7  
 279      =7  sbit  P37 = P3^7;
 280      =7  sbit  P36 = P3^6;
 281      =7  sbit  P35 = P3^5;
 282      =7  sbit  P34 = P3^4;
 283      =7  sbit  P33 = P3^3;
 284      =7  sbit  P32 = P3^2;
 285      =7  sbit  P31 = P3^1;
 286      =7  sbit  P30 = P3^0;
 287      =7  
 288      =7  
 295      =7  sbit  P47 = P4^7;
 296      =7  sbit  P46 = P4^6;
 297      =7  sbit  P45 = P4^5;
 298      =7  sbit  P44 = P4^4;
 299      =7  sbit  P43 = P4^3;
 300      =7  sbit  P42 = P4^2;
 301      =7  sbit  P41 = P4^1;
 302      =7  sbit  P40 = P4^0;
 303      =7  
 304      =7  
 311      =7  sbit  P55 = P5^5;
 312      =7  sbit  P54 = P5^4;
 313      =7  sbit  P53 = P5^3;
 314      =7  sbit  P52 = P5^2;
 315      =7  sbit  P51 = P5^1;
 316      =7  sbit  P50 = P5^0;
 317      =7  
 318      =7                              
             -        
 323      =7  #define  SC95F8616B_NIO_Init()   {P4CON|=0xC0,P5CON|=0x30;}                                               
             -  
 324      =7  #define  SC95F8615B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xF0;}           
             -  
 325      =7  #define  SC95F8613B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xFF;}           
             -  
 326      =7  #define  SC95F8612B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P2CON|=0XF0,P3CON|=0xF0,P4CON|=0xF0,P5CON|=0xFF;
             -} 
 327      =7  #endif
  43      =6  #endif
  44      =6  #ifdef SC95F7x1xB
  47      =6  #ifdef SC95R751
  50      =6  #ifdef SC95F7610B
  53      =6  #ifdef SC95F7619B
  56      =6  #ifdef SC95FS52x
  59      =6  #ifdef SC95R602
  62      =6  #ifdef SC95R605
  65      =6  #ifdef SC95F8x7x
  68      =6  #ifdef SC95F7x7x
  71      =6  #ifdef SC95R503
  74      =6  
  75      =6  #define enableInterrupts()    EA=1       
  76      =6  #define disableInterrupts()   EA=0       
  77      =6  
  78      =6  #define     __I     volatile const   
  79      =6  #define     __O     volatile         
  80      =6  #define     __IO    volatile         
  81      =6  
  82      =6  
  83      =6  typedef   signed char     int8_t;
  84      =6  typedef   signed short    int16_t;
  85      =6  typedef   signed long     int32_t;
  86      =6  
  87      =6  
  88      =6  typedef unsigned char     uint8_t;
  89      =6  typedef unsigned short    uint16_t;
  90      =6  typedef unsigned long     uint32_t;
  91      =6  
  92      =6  typedef int32_t  s32;
  93      =6  typedef int16_t  s16;
  94      =6  typedef int8_t   s8;
  95      =6  
  96      =6  typedef uint32_t  u32;
  97      =6  typedef uint16_t  u16;
  98      =6  typedef uint8_t   u8;
  99      =6  
 100      =6  
 101      =6  typedef enum {FALSE = 0, TRUE = !FALSE} bool;
 102      =6  
 103      =6  typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus;
 104      =6  
 105      =6  typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
 106      =6  
 107      =6  typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
 108      =6  
 109      =6  typedef enum 
 110      =6  {
 111      =6    Status_ERROR          = 0x00U,
 112      =6    Status_OK                     = 0x01U,
 113      =6    Status_BUSY           = 0x02U,
 114      =6    Status_TIMEOUT        = 0x03U
 115      =6  } StatusTypeDef;
 116      =6  
 117      =6  typedef enum {LOW = 0, HIGH = !LOW} PriorityStatus;
 118      =6  
 119      =6  #define SET_BIT(SFR,BIT)                                ((SFR) |= (BIT))
 120      =6  
 121      =6  #define CLEAR_BIT(SFR,BIT)                      ((SFR) &= ~(BIT))
 122      =6  
 123      =6  #define READ_BIT(SFR, BIT)      ((SFR) & (BIT))
 124      =6  
 125      =6  #define CLEAR_REG(SFR)          ((SFR) = (0x0))
 126      =6  
 127      =6  #define WRITE_REG(SFR, VAL)     ((SFR) = (VAL))
 128      =6  
 129      =6  #endif
  15      =5  
  16      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  17      =5                  || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || define
             -d (SC95R751)\
  18      =5                  || defined (SC95F7610B) || defined (SC95R602)  || defined (SC95R605)
  19      =5  typedef enum
  20      =5  {
  21      =5    GPIO0 = (uint8_t)0x00, 
  22      =5    GPIO1 = (uint8_t)0x01, 
  23      =5    GPIO2 = (uint8_t)0x02, 
  24      =5    GPIO3 = (uint8_t)0x03, 
  25      =5    GPIO4 = (uint8_t)0x04, 
  26      =5    GPIO5 = (uint8_t)0x05  
  27      =5  } GPIO_TypeDef;
  28      =5  #elif defined (SC95F7619B)
  46      =5  
  47      =5  typedef enum
  48      =5  {
  49      =5    GPIO_MODE_IN_HI = (uint8_t)0x00, 
  50      =5    GPIO_MODE_IN_PU = (uint8_t)0x01, 
  51      =5    GPIO_MODE_OUT_PP = (uint8_t)0x02 
  52      =5  } GPIO_Mode_TypeDef;
  53      =5  
  54      =5  typedef enum
  55      =5  {
  56      =5    GPIO_PIN_0 = ((uint8_t)0x01),    
  57      =5    GPIO_PIN_1 = ((uint8_t)0x02),    
  58      =5    GPIO_PIN_2 = ((uint8_t)0x04),    
  59      =5    GPIO_PIN_3 = ((uint8_t)0x08),    
  60      =5    GPIO_PIN_4 = ((uint8_t)0x10),    
  61      =5    GPIO_PIN_5 = ((uint8_t)0x20),    
  62      =5    GPIO_PIN_6 = ((uint8_t)0x40),    
  63      =5    GPIO_PIN_7 = ((uint8_t)0x80),    
  64      =5    GPIO_PIN_LNIB = ((uint8_t)0x0F), 
  65      =5    GPIO_PIN_HNIB = ((uint8_t)0xF0), 
  66      =5    GPIO_PIN_ALL = ((uint8_t)0xFF)   
  67      =5  } GPIO_Pin_TypeDef;
  68      =5  
  69      =5  typedef enum
  70      =5  {
  71      =5    IOH_Grade_0 = ((uint8_t)0x00), 
  72      =5    IOH_Grade_1 = ((uint8_t)0x01), 
  73      =5    IOH_Grade_2 = ((uint8_t)0x02), 
  74      =5    IOH_Grade_3 = ((uint8_t)0x03), 
  75      =5  } GPIO_IOH_Grade_TypeDef;
  76      =5  
  77      =5  void GPIO_IOH_Config(GPIO_TypeDef GPIOx, GPIO_Pin_TypeDef PortPins, GPIO_IOH_Grade_TypeDef GPIO_IOH_Grade)
             -;
  78      =5  
  79      =5  void GPIO_DeInit(void);
  80      =5  void GPIO_Init(GPIO_TypeDef GPIOx, uint8_t PortPins, GPIO_Mode_TypeDef GPIO_Mode);
  81      =5  void GPIO_Write(GPIO_TypeDef GPIOx, uint8_t PortVal);
  82      =5  void GPIO_WriteHigh(GPIO_TypeDef GPIOx, uint8_t PortPins);
  83      =5  void GPIO_WriteLow(GPIO_TypeDef GPIOx, uint8_t PortPins);
  84      =5  void GPIO_TogglePin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  85      =5  uint8_t GPIO_ReadPort(GPIO_TypeDef GPIOx);
  86      =5  uint8_t GPIO_ReadPin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  87      =5  
  88      =5  #endif
  89      =5  
  90      =5  
  16      =4  #include "sc95f_timer0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER0_H_
  12      =5  #define _sc95f_TIMER0_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM0_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM0_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM0_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM0_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM0_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM0_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM0_WORK_MODE0 = ((uint8_t)0x00), 
  31      =5    TIM0_WORK_MODE1 = ((uint8_t)0x01), 
  32      =5    TIM0_WORK_MODE2 = ((uint8_t)0x02), 
  33      =5    TIM0_WORK_MODE3 = ((uint8_t)0x03)  
  34      =5  } TIM0_WorkMode_TypeDef;
  35      =5  
  36      =5  
  37      =5  
  44      =5  #define TIM0_GetFlagStatus() (TF0)
  45      =5  
  46      =5  
  52      =5  #define TIM0_ClearFlag() (TF0 = 0)
  53      =5  
  54      =5  void TIM0_DeInit(void);
  55      =5  void TIM0_TimeBaseInit(TIM0_PresSel_TypeDef TIM0_PrescalerSelection,
  56      =5                         TIM0_CountMode_TypeDef TIM0_CountMode);
  57      =5  void TIM0_WorkMode0Config(uint16_t TIM0_SetCounter);
  58      =5  void TIM0_WorkMode1Config(uint16_t TIM0_SetCounter);
  59      =5  void TIM0_WorkMode2Config(uint8_t TIM0_SetCounter);
  60      =5  void TIM0_WorkMode3Config(uint8_t TIM0_SetCounter, uint8_t TIM1_SetCounter);
  61      =5  void TIM0_Mode0SetReloadCounter(uint16_t TIM0_SetCounter);
  62      =5  void TIM0_Mode1SetReloadCounter(uint16_t TIM0_SetCounter);
  63      =5  void TIM0_SetTL0Counter(uint8_t TIM0_SetCounter);
  64      =5  void TIM0_SetTH0Counter(uint8_t TIM0_SetCounter);
  65      =5  void TIM0_Cmd(FunctionalState NewState);
  66      =5  void TIM0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  67      =5  void TIM0_WorkModeConfig(TIM0_WorkMode_TypeDef TIM0_WorkMode, uint16_t TIM0_SetCounter1,
  68      =5                           uint16_t TIM0_SetCounter2);
  69      =5  
  70      =5  #endif
  71      =5  
  72      =5  
  17      =4  #include "sc95f_timer1.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER1_H_
  12      =5  #define _sc95f_TIMER1_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM1_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM1_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM1_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM1_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM1_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM1_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM1_WORK_MODE0 = ((uint8_t)0x00), 
  31      =5    TIM1_WORK_MODE1 = ((uint8_t)0x01), 
  32      =5    TIM1_WORK_MODE2 = ((uint8_t)0x02), 
  33      =5  } TIM1_WorkMode_TypeDef;
  34      =5  
  35      =5  
  36      =5  
  43      =5  #define TIM1_GetFlagStatus() (TF1)
  44      =5  
  45      =5  
  51      =5  #define TIM1_ClearFlag() (TF1 = 0)
  52      =5  
  53      =5  
  54      =5  void TIM1_DeInit(void);
  55      =5  void TIM1_TimeBaseInit(TIM1_PresSel_TypeDef TIM1_PrescalerSelection,
  56      =5                         TIM1_CountMode_TypeDef TIM1_CountMode);
  57      =5  void TIM1_WorkMode0Config(uint16_t TIM1_SetCounter);
  58      =5  void TIM1_WorkMode1Config(uint16_t TIM1_SetCounter);
  59      =5  void TIM1_WorkMode2Config(uint8_t TIM1_SetCounter);
  60      =5  void TIM1_Mode0SetReloadCounter(uint16_t TIM1_SetCounter);
  61      =5  void TIM1_Mode1SetReloadCounter(uint16_t TIM1_SetCounter);
  62      =5  void TIM1_Cmd(FunctionalState NewState);
  63      =5  void TIM1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  64      =5  void TIM1_WorkModeConfig(TIM1_WorkMode_TypeDef TIM1_WorkMode, uint16_t TIM1_SetCounter);
  65      =5  
  66      =5  #endif
  67      =5  
  68      =5  
  18      =4  #include "sc95f_timer2.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER2_H_
  12      =5  #define _sc95f_TIMER2_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM2_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM2_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM2_PresSel_TypeDef;
  21      =5  
  22      =5  typedef enum
  23      =5  {
  24      =5    TIM2_MODE_TIMER = ((uint8_t)0x01),  
  25      =5    TIM2_MODE_COUNTER = ((uint8_t)0x02) 
  26      =5  } TIM2_CountMode_TypeDef;
  27      =5  
  28      =5  typedef enum
  29      =5  {
  30      =5    TIM2_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  31      =5    TIM2_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  32      =5  } TIM2_CountDirection_TypeDef;
  33      =5  
  34      =5  typedef enum
  35      =5  {
  36      =5    TIM2_FLAG_TF2 = (uint8_t)0x80, 
  37      =5    TIM2_FLAG_EXF2 = (uint8_t)0x40 
  38      =5  } TIM2_Flag_TypeDef;
  39      =5  
  40      =5  typedef enum
  41      =5  {
  42      =5    TIM2_WORK_MODE0 = ((uint8_t)0x00), 
  43      =5    TIM2_WORK_MODE1 = ((uint8_t)0x01), 
  44      =5    TIM2_WORK_MODE3 = ((uint8_t)0x03), 
  45      =5  } TIM2_WorkMode_TypeDef;
  46      =5  
  47      =5  
  48      =5  
  49      =5  void TIM2_DeInit();
  50      =5  void TIM2_PrescalerSelection(TIM2_PresSel_TypeDef TIM2_PrescalerSelection);
  51      =5  void TIM2_TimeBaseInit(TIM2_PresSel_TypeDef TIM2_PrescalerSelection,
  52      =5                         TIM2_CountMode_TypeDef TIM2_CountMode,
  53      =5                         TIM2_CountDirection_TypeDef TIM2_CountDirection);
  54      =5  void TIM2_WorkMode0Config(uint16_t TIM2_SetCounter);
  55      =5  void TIM2_WorkMode1Config(uint16_t TIM2_SetCounter);
  56      =5  void TIM2_WorkMode3Config(uint16_t TIM2_SetCounter);
  57      =5  void TIM2_WorkModeConfig(TIM2_WorkMode_TypeDef TIM2_WorkMode, uint16_t TIM2_SetCounter);
  58      =5  void TIM2_SetEXEN2(FunctionalState NewState);
  59      =5  void TIM2_Cmd(FunctionalState NewState);
  60      =5  uint16_t TIM2_GetCapture(void);
  61      =5  void TIM2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  62      =5  FlagStatus TIM2_GetFlagStatus(TIM2_Flag_TypeDef TIM2_Flag);
  63      =5  void TIM2_ClearFlag(TIM2_Flag_TypeDef TIM2_Flag);
  64      =5  
  65      =5  #endif
  66      =5  
  67      =5  
  19      =4  #include "sc95f_timer3.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER3_H_
  12      =5  #define _sc95f_TIMER3_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM3_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM3_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM3_PresSel_TypeDef;
  21      =5  
  22      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =5  
  29      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  31      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =5  typedef enum
  33      =5  {
  34      =5    TIM3_MODE_TIMER = ((uint8_t)0x01),  
  35      =5    TIM3_MODE_COUNTER = ((uint8_t)0x02) 
  36      =5  } TIM3_CountMode_TypeDef;
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    TIM3_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =5    TIM3_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =5  } TIM3_CountDirection_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    TIM3_FLAG_TF3 = (uint8_t)0x80, 
  47      =5    TIM3_FLAG_EXF3 = (uint8_t)0x40 
  48      =5  } TIM3_Flag_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    TIM3_WORK_MODE0 = ((uint8_t)0x00), 
  53      =5    TIM3_WORK_MODE1 = ((uint8_t)0x01), 
  54      =5    TIM3_WORK_MODE3 = ((uint8_t)0x03), 
  55      =5  } TIM3_WorkMode_TypeDef;
  56      =5  #endif
  57      =5  
  58      =5  void TIM3_DeInit();
  59      =5  void TIM3_PrescalerSelection(TIM3_PresSel_TypeDef TIM3_PrescalerSelection);
  60      =5  void TIM3_WorkMode1Config(uint16_t TIM3_SetCounter);
  61      =5  void TIM3_Cmd(FunctionalState NewState);
  62      =5  void TIM3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =5  FlagStatus TIM3_GetFlagStatus(TIM3_Flag_TypeDef TIM3_Flag);
  64      =5  void TIM3_ClearFlag(TIM3_Flag_TypeDef TIM3_Flag);
  65      =5  
  66      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =5  void TIM3_TimeBaseInit(TIM3_CountMode_TypeDef TIM3_CountMode,
  70      =5                         TIM3_CountDirection_TypeDef TIM3_CountDirection);
  71      =5  void TIM3_WorkMode0Config(uint16_t TIM3_SetCounter);
  72      =5  void TIM3_WorkMode3Config(uint16_t TIM3_SetCounter);
  73      =5  void TIM3_WorkModeConfig(TIM3_WorkMode_TypeDef TIM3_WorkMode, uint16_t TIM3_SetCounter);
  74      =5  void TIM3_SetEXEN3(FunctionalState NewState);
  75      =5  #endif
  76      =5  
  77      =5  #endif
  78      =5  
  20      =4  #include "sc95f_timer4.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_TIMER4_H_
  12      =5  #define _sc95f_TIMER4_H_
  13      =5  
  14      =5  #include "sc95f.H"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    TIM4_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =5    TIM4_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =5  } TIM4_PresSel_TypeDef;
  21      =5  
  22      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =5  
  29      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB)  || defined (SC95R751) || defined (SC95F7610B) || define
             -d (SC95F7619B) || defined(SC95FS52x)\
  31      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =5  typedef enum
  33      =5  {
  34      =5    TIM4_MODE_TIMER = ((uint8_t)0x01),  
  35      =5    TIM4_MODE_COUNTER = ((uint8_t)0x02) 
  36      =5  } TIM4_CountMode_TypeDef;
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    TIM4_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =5    TIM4_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =5  } TIM4_CountDirection_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    TIM4_FLAG_TF4 = (uint8_t)0x80, 
  47      =5    TIM4_FLAG_EXF4 = (uint8_t)0x40 
  48      =5  } TIM4_Flag_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    TIM4_WORK_MODE0 = ((uint8_t)0x00), 
  53      =5    TIM4_WORK_MODE1 = ((uint8_t)0x01), 
  54      =5    TIM4_WORK_MODE3 = ((uint8_t)0x03), 
  55      =5  } TIM4_WorkMode_TypeDef;
  56      =5  #endif
  57      =5  
  58      =5  void TIM4_DeInit();
  59      =5  void TIM4_PrescalerSelection(TIM4_PresSel_TypeDef TIM4_PrescalerSelection);
  60      =5  void TIM4_WorkMode1Config(uint16_t TIM4_SetCounter);
  61      =5  void TIM4_Cmd(FunctionalState NewState);
  62      =5  void TIM4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =5  FlagStatus TIM4_GetFlagStatus(TIM4_Flag_TypeDef TIM4_Flag);
  64      =5  void TIM4_ClearFlag(TIM4_Flag_TypeDef TIM4_Flag);
  65      =5  
  66      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =5                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =5  void TIM4_TimeBaseInit(TIM4_CountMode_TypeDef TIM4_CountMode,
  70      =5                         TIM4_CountDirection_TypeDef TIM4_CountDirection);
  71      =5  void TIM4_WorkMode0Config(uint16_t TIM4_SetCounter);
  72      =5  void TIM4_WorkMode3Config(uint16_t TIM4_SetCounter);
  73      =5  void TIM4_WorkModeConfig(TIM4_WorkMode_TypeDef TIM4_WorkMode, uint16_t TIM4_SetCounter);
  74      =5  void TIM4_SetEXEN4(FunctionalState NewState);
  75      =5  #endif
  76      =5  
  77      =5  #endif
  21      =4  #include "sc95f_adc.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_ADC_H_
  12      =5  #define _sc95f_ADC_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #include "sc95f_option.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_OPTION_H_
  12      =6  #define _sc95f_OPTION_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    SYSCLK_PRESSEL_FOSC_D1 = (uint8_t)0x00, 
  20      =6    SYSCLK_PRESSEL_FOSC_D2 = (uint8_t)0x10, 
  21      =6    SYSCLK_PRESSEL_FOSC_D4 = (uint8_t)0x20, 
  22      =6    SYSCLK_PRESSEL_FOSC_D8 = (uint8_t)0x30  
  23      =6  } SYSCLK_PresSel_TypeDef;
  24      =6  
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    LVR_INVALID = (uint8_t)0x04, 
  29      =6    LVR_1_9V = (uint8_t)0x00,    
  30      =6    LVR_2_9V = (uint8_t)0x01,    
  31      =6    LVR_3_7V = (uint8_t)0x02,    
  32      =6    LVR_4_3V = (uint8_t)0x03     
  33      =6  } LVR_Config_TypeDef;
  34      =6  
  35      =6  
  36      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  45      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  46      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  47      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  48      =6  typedef enum
  49      =6  {
  50      =6    IAP_OPERATERANGE__LAST_0K_CODEREGION = (uint8_t)0x00, 
  51      =6    IAP_OPERATERANGE__LAST_1K_CODEREGION = (uint8_t)0x04, 
  52      =6    IAP_OPERATERANGE__LAST_2K_CODEREGION = (uint8_t)0x08, 
  53      =6    IAP_OPERATERANGE__ALL_CODEREGION = (uint8_t)0x0c      
  54      =6  } IAP_OperateRange_TypeDef;
  55      =6  #endif
  56      =6  
  57      =6  #if defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95R751)\
  58      =6                  || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (SC95R605) || defined(
             -SC95F8x7x) || defined(SC95F7x7x)\
  59      =6      || defined(SC95R503)
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    ADC_VREF_VDD = 0x00,    
  64      =6    ADC_VREF_2_048V = 0x40,       
  65      =6    ADC_VREF_1_024V = 0x80, 
  66      =6    ADC_VREF_2_4V = 0xC0          
  67      =6  } ADC_Vref_TypeDef;
  68      =6  #else
  77      =6  
  78      =6  void OPTION_WDT_Cmd(FunctionalState NewState);
  79      =6  void OPTION_XTIPLL_Cmd(FunctionalState NewState);
  80      =6  void OPTION_SYSCLK_Init(SYSCLK_PresSel_TypeDef SYSCLK_PresSel);
  81      =6  void OPTION_LVR_Init(LVR_Config_TypeDef LVR_Config);
  82      =6  void OPTION_ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
  83      =6  void OPTION_IAP_SetOperateRange(IAP_OperateRange_TypeDef IAP_OperateRange);
  84      =6  void OPTION_JTG_Cmd(FunctionalState NewState);
  85      =6  
  86      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) ||  defined(SC95F8x2x) || defined(SC95F7
             -x2x) || defined(SC95FS52x)\
  87      =6      || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
  90      =6  
  91      =6  #endif
  17      =5  
  18      =5  typedef enum
  19      =5  {
  20      =5    ADC_PRESSEL_3CLOCK = (uint8_t)0x10,  
  21      =5    ADC_PRESSEL_6CLOCK = (uint8_t)0x14,  
  22      =5    ADC_PRESSEL_16CLOCK = (uint8_t)0x18, 
  23      =5    ADC_PRESSEL_32CLOCK = (uint8_t)0x1c  
  24      =5  } ADC_PresSel_TypeDef;
  25      =5  
  26      =5  
  27      =5  typedef enum
  28      =5  {
  29      =5    ADC_Cycle_Null = 0x00 
  30      =5  } ADC_Cycle_TypeDef;
  31      =5  
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    ADC_SamplesNum_FourTimes = 0x04,                      
  36      =5    ADC_SamplesNum_SixTimes = 0x06,                               
  37      =5    ADC_SamplesNum_EightTimes = 0x08,                     
  38      =5    ADC_SamplesNum_TenTimes = 0x0A,                               
  39      =5  } ADC_SamplesNum_TypeDef;
  40      =5  
  41      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x) || defined (SC95F8x6x) || defined (SC95F7x6x)\
  42      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R602)  || defined (SC95R605)
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    ADC_CHANNEL_0 = (uint8_t)0x00,     
  47      =5    ADC_CHANNEL_1 = (uint8_t)0x01,     
  48      =5    ADC_CHANNEL_2 = (uint8_t)0x02,     
  49      =5    ADC_CHANNEL_3 = (uint8_t)0x03,     
  50      =5    ADC_CHANNEL_4 = (uint8_t)0x04,     
  51      =5    ADC_CHANNEL_5 = (uint8_t)0x05,     
  52      =5    ADC_CHANNEL_6 = (uint8_t)0x06,     
  53      =5    ADC_CHANNEL_7 = (uint8_t)0x07,     
  54      =5    ADC_CHANNEL_8 = (uint8_t)0x08,     
  55      =5    ADC_CHANNEL_9 = (uint8_t)0x09,     
  56      =5    ADC_CHANNEL_10 = (uint8_t)0x0A,    
  57      =5    ADC_CHANNEL_11 = (uint8_t)0x0B,    
  58      =5    ADC_CHANNEL_12 = (uint8_t)0x0C,    
  59      =5    ADC_CHANNEL_13 = (uint8_t)0x0D,    
  60      =5    ADC_CHANNEL_14 = (uint8_t)0x0E,    
  61      =5    ADC_CHANNEL_15 = (uint8_t)0x0F,    
  62      =5    ADC_CHANNEL_VDD_D4 = (uint8_t)0x1f 
  63      =5  } ADC_Channel_TypeDef;
  64      =5  
  65      =5  
  66      =5  typedef enum
  67      =5  {
  68      =5    ADC_EAIN_0 = (uint16_t)0x0001,  
  69      =5    ADC_EAIN_1 = (uint16_t)0x0002,  
  70      =5    ADC_EAIN_2 = (uint16_t)0x0004,  
  71      =5    ADC_EAIN_3 = (uint16_t)0x0008,  
  72      =5    ADC_EAIN_4 = (uint16_t)0x0010,  
  73      =5    ADC_EAIN_5 = (uint16_t)0x0020,  
  74      =5    ADC_EAIN_6 = (uint16_t)0x0040,  
  75      =5    ADC_EAIN_7 = (uint16_t)0x0080,  
  76      =5    ADC_EAIN_8 = (uint16_t)0x0100,  
  77      =5    ADC_EAIN_9 = (uint16_t)0x0200,  
  78      =5    ADC_EAIN_10 = (uint16_t)0x0400, 
  79      =5    ADC_EAIN_11 = (uint16_t)0x0800, 
  80      =5    ADC_EAIN_12 = (uint16_t)0x1000, 
  81      =5    ADC_EAIN_13 = (uint16_t)0x2000, 
  82      =5    ADC_EAIN_14 = (uint16_t)0x4000, 
  83      =5    ADC_EAIN_15 = (uint16_t)0x8000  
  84      =5  } ADC_EAIN_TypeDef;
  85      =5  #endif
  86      =5  
  87      =5  #if defined(SC95F8x7x) || defined(SC95F7x7x) || defined(SC95R503) 
 123      =5  
 124      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 156      =5  
 157      =5  #if defined(SC95R751)
 191      =5  
 192      =5  #if defined(SC95F7610B)
 228      =5  
 229      =5  
 230      =5  #if defined(SC95F7619B)
 265      =5  
 266      =5  
 272      =5  #define ADC_StartConversion() SET_BIT(ADCCON,0X40)
 273      =5  
 274      =5  
 282      =5  #define ADC_ITConfig(NewState,Priority)                                                                         \
 283      =5                                          do{                                                                                                                                     \
 284      =5                                                          EADC = (bit)NewState;                                                                   \
 285      =5                                                          IPADC = (bit)Priority;                                                                  \
 286      =5                                          }while(0)
 287      =5  
 288      =5  
 295      =5  #define ADC_GetFlagStatus() ((READ_BIT(ADCCON,0x20)) ? (SET):(RESET))
 296      =5  
 297      =5  
 303      =5  #define ADC_ClearFlag() CLEAR_BIT(ADCCON,0x20)
 304      =5  
 305      =5  void ADC_DeInit(void);
 306      =5  void ADC_Init(ADC_PresSel_TypeDef ADC_PrescalerSelection, ADC_Cycle_TypeDef ADC_Cycle);
 307      =5  void ADC_ChannelConfig(ADC_Channel_TypeDef ADC_Channel, FunctionalState NewState);
 308      =5  void ADC_EAINConfig(uint16_t ADC_EAIN_Select, FunctionalState NewState);
 309      =5  void ADC_Cmd(FunctionalState NewState);
 310      =5  uint16_t ADC_GetConversionValue(void);
 311      =5  void ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
 312      =5  uint16_t ADC_GetConversionAverageValue(ADC_SamplesNum_TypeDef ADC_SamplesNum);
 313      =5  
 314      =5  #endif
 315      =5  
 316      =5  
  22      =4  #include "sc95f_btm.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_BTM_H_
  11      =5  #define _sc95f_BTM_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    BTM_TIMEBASE_15_625MS = (uint8_t)0x00, 
  19      =5    BTM_TIMEBASE_31_25MS = (uint8_t)0x01,  
  20      =5    BTM_TIMEBASE_62_5MS = (uint8_t)0x02,   
  21      =5    BTM_TIMEBASE_125MS = (uint8_t)0x03,    
  22      =5    BTM_TIMEBASE_250MS = (uint8_t)0x04,    
  23      =5    BTM_TIMEBASE_500MS = (uint8_t)0x05,    
  24      =5    BTM_TIMEBASE_1S = (uint8_t)0x06,       
  25      =5    BTM_TIMEBASE_2S = (uint8_t)0x07,       
  26      =5    BTM_TIMEBASE_4S = (uint8_t)0x08,       
  27      =5    BTM_TIMEBASE_8S = (uint8_t)0x09,       
  28      =5    BTM_TIMEBASE_16S = (uint8_t)0x0a,      
  29      =5    BTM_TIMEBASE_32S = (uint8_t)0x0b       
  30      =5  } BTM_Timebase_TypeDef;
  31      =5  
  32      =5  
  33      =5  
  39      =5  #define BTM_DeInit() CLEAR_REG(BTMCON)
  40      =5  
  41      =5  
  48      =5  #define BTM_GetFlagStatus() ((READ_BIT(BTMCON,0x40)) ? (SET):(RESET))
  49      =5  
  50      =5  
  56      =5  #define BTM_ClearFlag() CLEAR_BIT(BTMCON,0x40)
  57      =5  
  58      =5  void BTM_Init(BTM_Timebase_TypeDef BTM_Timebase);
  59      =5  void BTM_Cmd(FunctionalState NewState);
  60      =5  void BTM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  61      =5  
  62      =5  #endif
  63      =5  
  64      =5  
  23      =4  #include "sc95f_pwm.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_PWM_H_
  12      =5  #define _sc95f_PWM_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x)
  77      =5  
  78      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 141      =5  
 142      =5  #if defined(SC95FWxx)
 249      =5  
 250      =5  #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC
             -95F8x1xB) || defined (SC95F7x1xB)\
 251      =5           || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 252      =5  
 253      =5  #if defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC95R503)
 265      =5  
 266      =5  typedef enum
 267      =5  {
 268      =5    PWM0_PRESSEL_FHRC_D1 = (uint8_t)0x00, 
 269      =5    PWM0_PRESSEL_FHRC_D2 = (uint8_t)0x10, 
 270      =5    PWM0_PRESSEL_FHRC_D4 = (uint8_t)0x20, 
 271      =5    PWM0_PRESSEL_FHRC_D8 = (uint8_t)0x30, 
 272      =5    PWM2_PRESSEL_FHRC_D1 = (uint8_t)0x02, 
 273      =5    PWM3_PRESSEL_FHRC_D1 = (uint8_t)0x03, 
 274      =5    PWM4_PRESSEL_FHRC_D1 = (uint8_t)0x04, 
 275      =5  } PWM_PresSel_TypeDef;
 276      =5  #endif
 277      =5  
 278      =5  
 279      =5  typedef enum
 280      =5  {
 281      =5    PWM00 = (uint8_t)0x00, 
 282      =5    PWM01 = (uint8_t)0x01, 
 283      =5    PWM02 = (uint8_t)0x02, 
 284      =5    PWM03 = (uint8_t)0x03, 
 285      =5    PWM04 = (uint8_t)0x04, 
 286      =5    PWM05 = (uint8_t)0x05, 
 287      =5    PWM06 = (uint8_t)0x06, 
 288      =5    PWM07 = (uint8_t)0x07, 
 289      =5    PWM20 = (uint8_t)0x20, 
 290      =5    PWM21 = (uint8_t)0x21, 
 291      =5    PWM30 = (uint8_t)0x32, 
 292      =5    PWM31 = (uint8_t)0x33, 
 293      =5    PWM40 = (uint8_t)0x44, 
 294      =5    PWM41 = (uint8_t)0x45, 
 295      =5  } PWM_OutputPin_TypeDef;
 296      =5  
 297      =5  
 298      =5  typedef enum
 299      =5  {
 300      =5    PWM00PWM01 = (uint8_t)0x00, 
 301      =5    PWM02PWM03 = (uint8_t)0x02, 
 302      =5    PWM04PWM05 = (uint8_t)0x04, 
 303      =5    PWM06PWM07 = (uint8_t)0x06  
 304      =5  } PWM_ComplementaryOutputPin_TypeDef;
 305      =5  
 306      =5  
 307      =5  typedef enum
 308      =5  {
 309      =5    PWM0_Edge_Aligned_Mode = (uint8_t)0x00,     
 310      =5    PWM0_Center_Alignment_Mode = (uint8_t)0x01, 
 311      =5  } PWM_Aligned_Mode_TypeDef;
 312      =5  
 313      =5  
 314      =5  typedef enum
 315      =5  {
 316      =5    PWM0_Latch_Mode = ((uint8_t)0x00),    
 317      =5    PWM0_Immediate_Mode = ((uint8_t)0x20) 
 318      =5  } PWM_FaultDetectionMode_TypeDef;
 319      =5  
 320      =5  
 321      =5  typedef enum
 322      =5  {
 323      =5    PWM0_FaultDetectionVoltage_Low = ((uint8_t)0x00), 
 324      =5    PWM0_FaultDetectionVoltage_high = ((uint8_t)0x10) 
 325      =5  } PWM_FaultDetectionVoltageSelect_TypeDef;
 326      =5  
 327      =5  
 328      =5  typedef enum
 329      =5  {
 330      =5    PWM0_WaveFilteringTime_0us = ((uint8_t)0x00), 
 331      =5    PWM0_WaveFilteringTime_1us = ((uint8_t)0x01), 
 332      =5    PWM0_WaveFilteringTime_4us = ((uint8_t)0x02), 
 333      =5    PWM0_WaveFilteringTime_16us = ((uint8_t)0x03) 
 334      =5  } PWM_FaultDetectionWaveFilteringTime_TypeDef;
 335      =5  
 336      =5  
 337      =5  typedef enum
 338      =5  {
 339      =5    PWM0_Type = (uint8_t)0x00, 
 340      =5    PWM2_Type = (uint8_t)0x02, 
 341      =5    PWM3_Type = (uint8_t)0x03, 
 342      =5    PWM4_Type = (uint8_t)0x04, 
 343      =5  } PWM_Type_TypeDef;
 344      =5  #endif
 345      =5  
 346      =5  #if defined (SC95R751)
 414      =5  
 415      =5  #if defined(SC95F7610B)
 466      =5  
 467      =5  #if defined(SC95F7619B)
 517      =5  
 518      =5  
 519      =5  typedef enum
 520      =5  {
 521      =5    PWM_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), 
 522      =5    PWM_OUTPUTSTATE_ENABLE = ((uint8_t)0x01)   
 523      =5  } PWM_OutputState_TypeDef;
 524      =5  
 525      =5  
 526      =5  typedef enum
 527      =5  {
 528      =5    PWM_POLARITY_NON_INVERT = ((uint8_t)0x00), 
 529      =5    PWM_POLARITY_INVERT = ((uint8_t)0x01)      
 530      =5  } PWM_Polarity_TypeDef;
 531      =5  
 532      =5  
 533      =5  typedef enum
 534      =5  {
 535      =5    PWM_DutyChange_Up = (uint8_t)0x01,            
 536      =5          PWM_DutyChange_Dowm = (uint8_t)0x00,    
 537      =5  } PWM_DutyChange_TypeDef;
 538      =5  
 539      =5  #if defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F
             -7x6x)\
 540      =5                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B)\
 541      =5                  || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 542      =5  
 543      =5  void PWM_CmdEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 544      =5  FlagStatus PWM_GetFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 545      =5  void PWM_ClearFlagEX(PWM_Type_TypeDef PWM_Type);
 546      =5  void PWM_IndependentModeConfigEX(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle,
 547      =5                                   PWM_OutputState_TypeDef PWM_OutputState);
 548      =5  void PWM_ComplementaryModeConfigEX(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 549      =5                                     uint16_t PWM_DutyCycle,
 550      =5                                     PWM_OutputState_TypeDef PWM_OutputState);
 551      =5  
 552      =5  void PWM_DeadTimeConfigEX(PWM_Type_TypeDef PWM_Type, uint8_t PWM_RisingDeadTime, uint8_t PWM_FallingDeadTi
             -me);
 553      =5  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 554      =5  FlagStatus PWM_GetFaultDetectionFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 555      =5  void PWM_ClearFaultDetectionFlagEX(PWM_Type_TypeDef PWM_Type);
 556      =5  void PWM_FaultDetectionConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 557      =5  void PWM_FaultDetectionModeConfigEX(PWM_Type_TypeDef PWM_Type,
 558      =5                                      PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 559      =5                                      PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 560      =5                                      PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilterin
             -gTime);
 561      =5  #endif
 562      =5  void PWM_ITConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState, PriorityStatus Priority);
 563      =5  #endif
 564      =5  
 565      =5  void PWM_DeInit(void);
 566      =5  void PWM_Init(PWM_PresSel_TypeDef PWM_PresSel, uint16_t PWM_Period);
 567      =5  void PWM_OutputStateConfig(uint8_t PWM_OutputPin, PWM_OutputState_TypeDef PWM_OutputState);
 568      =5  void PWM_PolarityConfig(uint8_t PWM_OutputPin, PWM_Polarity_TypeDef PWM_Polarity);
 569      =5  void PWM_IndependentModeConfig(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle);
 570      =5  void PWM_ComplementaryModeConfig(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 571      =5                                   uint16_t PWM_DutyCycle);
 572      =5  void PWM_DeadTimeConfig(uint8_t PWM_RisingDeadTime, uint8_t PWM_fallingDeadTime);
 573      =5  void PWM_Cmd(FunctionalState NewState);
 574      =5  void PWM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 575      =5  
 576      =5  void PWM_Aligned_Mode_Select(PWM_Aligned_Mode_TypeDef PWM_Aligned_Mode);
 577      =5  FlagStatus PWM_GetFlagStatus(void);
 578      =5  void PWM_ClearFlag(void);
 579      =5  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 580      =5  void PWM_ClearFaultDetectionFlag(void);
 581      =5  void PWM_FaultDetectionConfig(FunctionalState NewState);
 582      =5  void PWM_FaultDetectionModeConfig(PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 583      =5                                    PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 584      =5                                    PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilteringT
             -ime);
 585      =5  ErrorStatus PWM_IndependentMode_DutyChange(PWM_OutputPin_TypeDef PWM_OutputPin, PWM_DutyChange_TypeDef Cha
             -nge_Direction, uint16_t DutyIncremental);
 586      =5  ErrorStatus PWM_ComplementaryMode_DutyChange(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin
             -,PWM_DutyChange_TypeDef Change_Direction, uint16_t DutyIncremental);
 587      =5  
 588      =5  FlagStatus PWM_GetFaultDetectionFlagStatus(void);
 589      =5  #endif
 590      =5  #endif
 591      =5  
 592      =5  
  24      =4  #include "sc95f_int.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_INT_H_
  12      =5  #define _sc95f_INT_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  typedef enum
  18      =5  {
  19      =5    INT_TRIGGER_RISE_ONLY = (uint8_t)0x01, 
  20      =5    INT_TRIGGER_FALL_ONLY = (uint8_t)0x02, 
  21      =5    INT_TRIGGER_RISE_FALL = (uint8_t)0x03, 
  22      =5    INT_TRIGGER_DISABLE = (uint8_t)0x04    
  23      =5  } INT_TriggerMode_Typedef;
  24      =5  
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    INT0 = (uint8_t)0x00, 
  29      =5    INT1 = (uint8_t)0x01, 
  30      =5    INT2 = (uint8_t)0x02  
  31      =5  } INTx_Typedef;
  32      =5  
  33      =5  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  34      =5                  || defined (SC95F8x6x) || defined (SC95F7x6x) || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95F7619B)\
  35      =5                  || defined (SC95R602)  || defined (SC95R605)
  36      =5  
  37      =5  typedef enum
  38      =5  {
  39      =5    INT04 = (uint8_t)0x10, 
  40      =5    INT05 = (uint8_t)0x20, 
  41      =5    INT06 = (uint8_t)0x40, 
  42      =5    INT07 = (uint8_t)0x80  
  43      =5  } INT0x_Typedef;
  44      =5  
  45      =5  
  46      =5  typedef enum
  47      =5  {
  48      =5    INT10 = (uint8_t)0x01, 
  49      =5    INT11 = (uint8_t)0x02, 
  50      =5    INT12 = (uint8_t)0x04, 
  51      =5    INT13 = (uint8_t)0x08, 
  52      =5    INT14 = (uint8_t)0x10, 
  53      =5    INT15 = (uint8_t)0x20, 
  54      =5    INT16 = (uint8_t)0x40, 
  55      =5    INT17 = (uint8_t)0x80  
  56      =5  } INT1x_Typedef;
  57      =5  
  58      =5  
  59      =5  typedef enum
  60      =5  {
  61      =5    INT20 = (uint8_t)0x01, 
  62      =5    INT21 = (uint8_t)0x02, 
  63      =5    INT22 = (uint8_t)0x04, 
  64      =5    INT23 = (uint8_t)0x08  
  65      =5  } INT2x_Typedef;
  66      =5  #endif
  67      =5  
  68      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x) || defined (SC95F8x7x) || defined (SC95
             -F7x7x) || defined(SC95R503)
  97      =5  
  98      =5  #if defined (SC95R751)
 118      =5  
 119      =5  #if defined (SC95F7610B)
 145      =5  
 146      =5  
 147      =5  void INT_DeInit(INTx_Typedef INTx);
 148      =5  void INT0_SetTriggerMode(uint8_t INT0x, INT_TriggerMode_Typedef TriggerMode);
 149      =5  void INT1_SetTriggerMode(uint8_t INT1x, INT_TriggerMode_Typedef TriggerMode);
 150      =5  #if !defined (SC95R751)
 151      =5  void INT2_SetTriggerMode(uint8_t INT2x, INT_TriggerMode_Typedef TriggerMode);
 152      =5  #endif
 153      =5  void INT0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 154      =5  void INT1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 155      =5  #if !defined (SC95R751)
 156      =5  void INT2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 157      =5  #endif
 158      =5  
 159      =5  #endif
 160      =5  
 161      =5  
  25      =4  #include "sc95f_uart0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_UART0_H_
  11      =5  #define _sc95f_UART0_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  #if !defined (SC95R751)
  16      =5  
  17      =5  #define UART0_BaudRate_FsysDIV12 0X00 
  18      =5  #define UART0_BaudRate_FsysDIV4 0X01  
  19      =5  
  20      =5  typedef enum
  21      =5  {
  22      =5    UART0_CLOCK_TIMER1 = (uint8_t)0X00, 
  23      =5    UART0_CLOCK_TIMER2 = (uint8_t)0X30  
  24      =5  } UART0_Clock_Typedef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    UART0_Mode_8B = 0X00,  
  29      =5    UART0_Mode_10B = 0X40, 
  30      =5    UART0_Mode_11B = 0XC0  
  31      =5  } UART0_Mode_Typedef;
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    UART0_RX_ENABLE = 0x10, 
  36      =5    UART0_RX_DISABLE = 0x00 
  37      =5  } UART0_RX_Typedef;
  38      =5  
  39      =5  typedef enum
  40      =5  {
  41      =5    UART0_FLAG_RI = 0X01, 
  42      =5    UART0_FLAG_TI = 0X02  
  43      =5  } UART0_Flag_Typedef;
  44      =5  
  45      =5  typedef enum
  46      =5  {
  47      =5    UART0_STATE_READY = 0x00,   
  48      =5    UART0_STATE_BUSY = 0x01,    
  49      =5    UART0_STATE_ERROR = 0x02,   
  50      =5    UART0_STATE_TIMEOUT = 0x03  
  51      =5  } UART0_StatusTypeDef;
  52      =5  
  53      =5  typedef struct __UART0_HandleInfoDef
  54      =5  {
  55      =5    union
  56      =5    {
  57      =5      uint8_t* Size_u8;             
  58      =5      uint16_t* Size_u16;           
  59      =5    } pTxBuffPtr;                                                                         
  60      =5    uint8_t TxXferSize;             
  61      =5    uint8_t TxXferCount;            
  62      =5    union
  63      =5    {
  64      =5      uint8_t* Size_u8;              
  65      =5      uint16_t* Size_u16;           
  66      =5    } pRxBuffPtr;                                                                         
  67      =5    uint8_t RxXferSize;              
  68      =5    uint8_t RxXferCount;              
  69      =5    UART0_StatusTypeDef TxState;      
  70      =5    UART0_StatusTypeDef RxState;      
  71      =5  } UART0_HandleInfoDef;
  72      =5  
  73      =5  
  74      =5  
  82      =5  #define UART0_GetFlagStatus(UART0_Flag) ((UART0_Flag == UART0_FLAG_TI) ? (TI):(RI))
  83      =5  
  84      =5  
  91      =5  #define UART0_ClearFlag(UART0_Flag) CLEAR_BIT(SCON,UART0_Flag)
  92      =5  
  93      =5  void UART0_DeInit(void);
  94      =5  void UART0_Init(uint32_t Uart0Fsys, uint32_t BaudRate, UART0_Mode_Typedef Mode,
  95      =5                  UART0_Clock_Typedef ClockMode, UART0_RX_Typedef RxMode);
  96      =5  void UART0_SendData8(uint8_t Data);
  97      =5  uint8_t UART0_ReceiveData8(void);
  98      =5  void UART0_SendData9(uint16_t Data);
  99      =5  uint16_t UART0_ReceiveData9(void);
 100      =5  void UART0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 101      =5  
 102      =5  StatusTypeDef UART0_Transmit(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Time
             -out);
 103      =5  StatusTypeDef UART0_Transmit_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 104      =5  StatusTypeDef UART0_Transmit_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 105      =5  
 106      =5  StatusTypeDef UART0_Receive(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Timeo
             -ut);
 107      =5  StatusTypeDef UART0_Receive_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 108      =5  StatusTypeDef UART0_Receive_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 109      =5  
 110      =5  #endif
 111      =5  #endif
 112      =5  
  26      =4  #include "sc95f_usci0.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI0_H_
  12      =5  #define _sc95f_USCI0_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI0_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI0_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  20      =5          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)
  21      =5  typedef enum
  22      =5  {
  23      =5    USCI0_Mode_SC = (uint8_t)0x00,  
  24      =5    USCI0_Mode_SPI = (uint8_t)0x01, 
  25      =5    USCI0_Mode_TWI = (uint8_t)0x02, 
  26      =5    USCI0_Mode_UART = (uint8_t)0x03 
  27      =5  } USCI0_CommunicationMode_TypeDef;
  28      =5  #else
  36      =5  
  37      =5  typedef enum
  38      =5  {
  39      =5    USCI0_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  40      =5    USCI0_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  41      =5  } USCI0_SPI_FirstBit_TypeDef;
  42      =5  
  43      =5  typedef enum
  44      =5  {
  45      =5    USCI0_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  46      =5    USCI0_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  47      =5    USCI0_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  48      =5    USCI0_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  49      =5    USCI0_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  50      =5    USCI0_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  51      =5    USCI0_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  52      =5    USCI0_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  53      =5  } USCI0_SPI_BaudRatePrescaler_TypeDef;
  54      =5  
  55      =5  typedef enum
  56      =5  {
  57      =5    USCI0_SPI_MODE_MASTER = (uint8_t)0x20, 
  58      =5    USCI0_SPI_MODE_SLAVE = (uint8_t)0x00   
  59      =5  } USCI0_SPI_Mode_TypeDef;
  60      =5  
  61      =5  typedef enum
  62      =5  {
  63      =5    USCI0_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  64      =5    USCI0_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  65      =5  } USCI0_SPI_ClockPolarity_TypeDef;
  66      =5  
  67      =5  typedef enum
  68      =5  {
  69      =5    USCI0_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  70      =5    USCI0_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  71      =5  } USCI0_SPI_ClockPhase_TypeDef;
  72      =5  
  73      =5  typedef enum
  74      =5  {
  75      =5    USCI0_SPI_TXE_DISINT = (uint8_t)0x00, 
  76      =5    USCI0_SPI_TXE_ENINT = (uint8_t)0x01   
  77      =5  } USCI0_SPI_TXE_INT_TypeDef;
  78      =5  
  79      =5  typedef enum
  80      =5  {
  81      =5    USCI0_SPI_DATA8 = (uint8_t)0x00, 
  82      =5    USCI0_SPI_DATA16 = (uint8_t)0x02 
  83      =5  } USCI0_TransmissionMode_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI0_TWI_1024 = (uint8_t)0x00, 
  88      =5    USCI0_TWI_512 = (uint8_t)0x01,  
  89      =5    USCI0_TWI_256 = (uint8_t)0x02,  
  90      =5    USCI0_TWI_128 = (uint8_t)0x03,  
  91      =5    USCI0_TWI_64 = (uint8_t)0x04,   
  92      =5    USCI0_TWI_32 = (uint8_t)0x05,   
  93      =5    USCI0_TWI_16 = (uint8_t)0x06,   
  94      =5  } USCI0_TWI_MasterCommunicationRate_TypeDef;
  95      =5  
  96      =5  typedef enum
  97      =5  {
  98      =5    
  99      =5    USCI0_TWI_SlaveIdle = 0x00,           
 100      =5    USCI0_TWI_SlaveReceivedaAddress = 0x01,
 101      =5    USCI0_TWI_SlaveReceivedaData = 0x02,
 102      =5    USCI0_TWI_SlaveSendData = 0x03,
 103      =5    USCI0_TWI_SlaveReceivedaUACK = 0x04,
 104      =5    USCI0_TWI_SlaveDisableACK = 0x05,
 105      =5    USCI0_TWI_SlaveAddressError = 0x06,
 106      =5    
 107      =5    USCI0_TWI_MasterIdle = 0x00,          
 108      =5    USCI0_TWI_MasterSendAddress = 0x01,
 109      =5    USCI0_TWI_MasterSendData = 0x02,
 110      =5    USCI0_TWI_MasterReceivedaData = 0x03,
 111      =5    USCI0_TWI_MasterReceivedaUACK = 0x04,
 112      =5  } USCI0_TWIState_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI0_UART_Mode_8B = 0X00,  
 117      =5    USCI0_UART_Mode_10B = 0X40, 
 118      =5    USCI0_UART_Mode_11B = 0X80  
 119      =5  } USCI0_UART_Mode_TypeDef;
 120      =5  
 121      =5  typedef enum
 122      =5  {
 123      =5    USCI0_UART_RX_ENABLE = 0X10, 
 124      =5    USCI0_UART_RX_DISABLE = 0X00 
 125      =5  } USCI0_UART_RX_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI0_SPI_FLAG_SPIF = (uint8_t)0x80, 
 130      =5    USCI0_SPI_FLAG_WCOL = (uint8_t)0x40, 
 131      =5    USCI0_SPI_FLAG_TXE = (uint8_t)0x08,  
 132      =5    USCI0_TWI_FLAG_TWIF = (uint8_t)0x40, 
 133      =5    USCI0_TWI_FLAG_GCA = (uint8_t)0x10,  
 134      =5    USCI0_TWI_FLAG_MSTR = (uint8_t)0x20, 
 135      =5    USCI0_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 136      =5    USCI0_UART_FLAG_RI = (uint8_t)0x01, 
 137      =5    USCI0_UART_FLAG_TI = (uint8_t)0x02, 
 138      =5  } USCI0_Flag_TypeDef;
 139      =5  
 140      =5  typedef enum
 141      =5  {
 142      =5    USCI0_TWI_Write = 0x00, 
 143      =5    USCI0_TWI_Read = 0x01,  
 144      =5  } USCI0_TWI_RWType;
 145      =5  
 146      =5  typedef enum
 147      =5  {
 148      =5    USCI0_STATE_READY = 0x00,   
 149      =5    USCI0_STATE_BUSY = 0x01,    
 150      =5    USCI0_STATE_ERROR = 0x02,   
 151      =5    USCI0_STATE_TIMEOUT = 0x03,  
 152      =5    USCI0_STATE_WAIT = 0x04,   
 153      =5  } USCI0_StatusTypeDef;
 154      =5  
 155      =5  typedef struct __USCI0_HandleInfoDef
 156      =5  {
 157      =5    union
 158      =5    {
 159      =5      uint8_t* Size_u8;              
 160      =5      uint16_t* Size_u16;           
 161      =5    } pTxBuffPtr;
 162      =5    uint8_t TxXferSize;              
 163      =5    uint8_t TxXferCount;            
 164      =5    union
 165      =5    {
 166      =5      uint8_t* Size_u8;              
 167      =5      uint16_t* Size_u16;           
 168      =5    } pRxBuffPtr;
 169      =5    uint8_t RxXferSize;              
 170      =5    uint8_t RxXferCount;              
 171      =5    USCI0_StatusTypeDef TxState;      
 172      =5    USCI0_StatusTypeDef RxState;      
 173      =5  } USCI0_HandleInfoDef;
 174      =5  
 175      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 237      =5  
 238      =5  void USCI0_DeInit(void);
 239      =5  
 240      =5  
 241      =5  void USCI0_SPI_Init(USCI0_SPI_FirstBit_TypeDef FirstBit,
 242      =5                      USCI0_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI0_SPI_Mode_TypeDef Mode,
 243      =5                      USCI0_SPI_ClockPolarity_TypeDef ClockPolarity, USCI0_SPI_ClockPhase_TypeDef ClockPhase
             -,
 244      =5                      USCI0_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI0_TransmissionMode_TypeDef TransmissionMode
             -);
 245      =5  void USCI0_TransmissionMode(USCI0_TransmissionMode_TypeDef TransmissionMode);
 246      =5  void USCI0_SPI_Cmd(FunctionalState NewState);
 247      =5  void USCI0_SPI_SendData_8(uint8_t Data);
 248      =5  uint8_t USCI0_SPI_ReceiveData_8(void);
 249      =5  void USCI0_SPI_SendData_16(uint16_t Data);
 250      =5  uint16_t USCI0_SPI_ReceiveData_16(void);
 251      =5  
 252      =5  StatusTypeDef USCI0_SPI_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 253      =5  StatusTypeDef USCI0_SPI_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 254      =5  StatusTypeDef USCI0_SPI_TransmitReceive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 255      =5  
 256      =5  StatusTypeDef USCI0_SPI_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 257      =5  StatusTypeDef USCI0_SPI_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 258      =5  StatusTypeDef USCI0_SPI_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 259      =5  StatusTypeDef USCI0_SPI_TransmitReceive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 260      =5  
 261      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
 262      =5          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)\
 263      =5          || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
 264      =5  uint8_t USCI0_SPI_WriteFIFO(uint16_t* sbuf, uint8_t length);
 265      =5  void USCI0_SPIFIFO_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 266      =5  USCI0_StatusTypeDef USCI0_SPI_Receive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 267      =5  USCI0_StatusTypeDef USCI0_SPI_TransmitReceive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 268      =5  #endif
 269      =5  
 270      =5  
 271      =5  void USCI0_TWI_Slave_Init(uint8_t TWI_Address);
 272      =5  void USCI0_TWI_MasterCommunicationRate(USCI0_TWI_MasterCommunicationRate_TypeDef
 273      =5                                         TWI_MasterCommunicationRate);
 274      =5  void USCI0_TWI_Start(void);
 275      =5  void USCI0_TWI_MasterModeStop(void);
 276      =5  void USCI0_TWI_SendAddr(uint8_t Addr, USCI0_TWI_RWType RW);
 277      =5  void USCI0_TWI_SlaveClockExtension(FunctionalState NewState);
 278      =5  void USCI0_TWI_AcknowledgeConfig(FunctionalState NewState);
 279      =5  void USCI0_TWI_GeneralCallCmd(FunctionalState NewState);
 280      =5  FlagStatus USCI0_GetTWIStatus(USCI0_TWIState_TypeDef USCI0_TWIState);
 281      =5  void USCI0_TWI_Cmd(FunctionalState NewState);
 282      =5  void USCI0_TWI_SendData(uint8_t Data);
 283      =5  uint8_t USCI0_TWI_ReceiveData(void);
 284      =5  
 285      =5  StatusTypeDef USCI0_TWI_Master_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 286      =5  StatusTypeDef USCI0_TWI_Slave_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 287      =5  
 288      =5  StatusTypeDef USCI0_TWI_Master_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 289      =5  StatusTypeDef USCI0_TWI_Master_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 290      =5  
 291      =5  StatusTypeDef USCI0_TWI_Slave_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 292      =5  StatusTypeDef USCI0_TWI_Slave_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 293      =5  
 294      =5  StatusTypeDef USCI0_TWI_Master_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 295      =5  StatusTypeDef USCI0_TWI_Slave_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 296      =5  
 297      =5  StatusTypeDef USCI0_TWI_Master_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 298      =5  StatusTypeDef USCI0_TWI_Master_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 299      =5  
 300      =5  StatusTypeDef USCI0_TWI_Slave_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 301      =5  StatusTypeDef USCI0_TWI_Slave_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 302      =5  
 303      =5  
 304      =5  void USCI0_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI0_UART_Mode_TypeDef Mode,
 305      =5                       USCI0_UART_RX_TypeDef RxMode);
 306      =5  void USCI0_UART_SendData8(uint8_t Data);
 307      =5  uint8_t USCI0_UART_ReceiveData8(void);
 308      =5  void USCI0_UART_SendData9(uint16_t Data);
 309      =5  uint16_t USCI0_UART_ReceiveData9(void);
 310      =5  
 311      =5  StatusTypeDef USCI0_UART_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 312      =5  StatusTypeDef USCI0_UART_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 313      =5  StatusTypeDef USCI0_UART_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 314      =5  StatusTypeDef USCI0_UART_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 315      =5  StatusTypeDef USCI0_UART_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 316      =5  StatusTypeDef USCI0_UART_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 317      =5  
 318      =5  
 319      =5  void USCI0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 320      =5  FlagStatus USCI0_GetFlagStatus(USCI0_Flag_TypeDef USCI0_FLAG);
 321      =5  void USCI0_ClearFlag(USCI0_Flag_TypeDef USCI0_FLAG);
 322      =5  
 323      =5  
 324      =5  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 339      =5  
 340      =5  #endif
 341      =5  
 342      =5  
  27      =4  #include "sc95f_usci1.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI1_H_
  12      =5  #define _sc95f_USCI1_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  #define USCI1_UART_BaudRate_FsysDIV12 0X00 
  18      =5  #define USCI1_UART_BaudRate_FsysDIV4 0X01  
  19      =5  
  20      =5  typedef enum
  21      =5  {
  22      =5    USCI1_Mode_SPI = (uint8_t)0x01, 
  23      =5    USCI1_Mode_TWI = (uint8_t)0x02, 
  24      =5    USCI1_Mode_UART = (uint8_t)0x03 
  25      =5  } USCI1_CommunicationMode_TypeDef;
  26      =5  
  27      =5  typedef enum
  28      =5  {
  29      =5    USCI1_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  30      =5    USCI1_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  31      =5  } USCI1_SPI_FirstBit_TypeDef;
  32      =5  
  33      =5  typedef enum
  34      =5  {
  35      =5    USCI1_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  36      =5    USCI1_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  37      =5    USCI1_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  38      =5    USCI1_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  39      =5    USCI1_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  40      =5    USCI1_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  41      =5    USCI1_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  42      =5    USCI1_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  43      =5  } USCI1_SPI_BaudRatePrescaler_TypeDef;
  44      =5  
  45      =5  typedef enum
  46      =5  {
  47      =5    USCI1_SPI_MODE_MASTER = (uint8_t)0x20, 
  48      =5    USCI1_SPI_MODE_SLAVE = (uint8_t)0x00   
  49      =5  } USCI1_SPI_Mode_TypeDef;
  50      =5  
  51      =5  typedef enum
  52      =5  {
  53      =5    USCI1_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  54      =5    USCI1_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  55      =5  } USCI1_SPI_ClockPolarity_TypeDef;
  56      =5  
  57      =5  typedef enum
  58      =5  {
  59      =5    USCI1_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  60      =5    USCI1_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  61      =5  } USCI1_SPI_ClockPhase_TypeDef;
  62      =5  
  63      =5  typedef enum
  64      =5  {
  65      =5    USCI1_SPI_TXE_DISINT = (uint8_t)0x00, 
  66      =5    USCI1_SPI_TXE_ENINT = (uint8_t)0x01   
  67      =5  } USCI1_SPI_TXE_INT_TypeDef;
  68      =5  
  69      =5  typedef enum
  70      =5  {
  71      =5    USCI1_SPI_DATA8 = (uint8_t)0x00, 
  72      =5    USCI1_SPI_DATA16 = (uint8_t)0x02 
  73      =5  } USCI1_TransmissionMode_TypeDef;
  74      =5  
  75      =5  typedef enum
  76      =5  {
  77      =5    USCI1_TWI_1024 = (uint8_t)0x00, 
  78      =5    USCI1_TWI_512 = (uint8_t)0x01,  
  79      =5    USCI1_TWI_256 = (uint8_t)0x02,  
  80      =5    USCI1_TWI_128 = (uint8_t)0x03,  
  81      =5    USCI1_TWI_64 = (uint8_t)0x04,   
  82      =5    USCI1_TWI_32 = (uint8_t)0x05,   
  83      =5    USCI1_TWI_16 = (uint8_t)0x06,   
  84      =5  } USCI1_TWI_MasterCommunicationRate_TypeDef;
  85      =5  
  86      =5  typedef enum
  87      =5  {
  88      =5    
  89      =5    USCI1_TWI_SlaveIdle = 0x00,           
  90      =5    USCI1_TWI_SlaveReceivedaAddress = 0x01,
  91      =5    USCI1_TWI_SlaveReceivedaData = 0x02,
  92      =5    USCI1_TWI_SlaveSendData = 0x03,
  93      =5    USCI1_TWI_SlaveReceivedaUACK = 0x04,
  94      =5    USCI1_TWI_SlaveDisableACK = 0x05,
  95      =5    USCI1_TWI_SlaveAddressError = 0x06,
  96      =5    
  97      =5    USCI1_TWI_MasterIdle = 0x00,          
  98      =5    USCI1_TWI_MasterSendAddress = 0x01,
  99      =5    USCI1_TWI_MasterSendData = 0x02,
 100      =5    USCI1_TWI_MasterReceivedaData = 0x03,
 101      =5    USCI1_TWI_MasterReceivedaUACK = 0x04,
 102      =5  } USCI1_TWIState_TypeDef;
 103      =5  
 104      =5  typedef enum
 105      =5  {
 106      =5    USCI1_UART_Mode_8B = 0X00,  
 107      =5    USCI1_UART_Mode_10B = 0X40, 
 108      =5    USCI1_UART_Mode_11B = 0X80  
 109      =5  } USCI1_UART_Mode_TypeDef;
 110      =5  
 111      =5  typedef enum
 112      =5  {
 113      =5    USCI1_UART_RX_ENABLE = 0X10, 
 114      =5    USCI1_UART_RX_DISABLE = 0X00 
 115      =5  } USCI1_UART_RX_TypeDef;
 116      =5  
 117      =5  typedef enum
 118      =5  {
 119      =5    USCI1_SPI_FLAG_SPIF = (uint8_t)0x80, 
 120      =5    USCI1_SPI_FLAG_WCOL = (uint8_t)0x40, 
 121      =5    USCI1_SPI_FLAG_TXE = (uint8_t)0x08,  
 122      =5    USCI1_TWI_FLAG_TWIF = (uint8_t)0x40, 
 123      =5    USCI1_TWI_FLAG_GCA = (uint8_t)0x10,  
 124      =5    USCI1_TWI_FLAG_MSTR = (uint8_t)0x20, 
 125      =5    USCI1_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 126      =5    USCI1_UART_FLAG_RI = (uint8_t)0x01, 
 127      =5    USCI1_UART_FLAG_TI = (uint8_t)0x02, 
 128      =5  } USCI1_Flag_TypeDef;
 129      =5  
 130      =5  typedef enum
 131      =5  {
 132      =5    USCI1_TWI_Write = 0x00, 
 133      =5    USCI1_TWI_Read = 0x01,  
 134      =5  } USCI1_TWI_RWType;
 135      =5  
 136      =5  typedef enum
 137      =5  {
 138      =5    USCI1_STATE_READY = 0x00,   
 139      =5    USCI1_STATE_BUSY = 0x01,    
 140      =5    USCI1_STATE_ERROR = 0x02,   
 141      =5    USCI1_STATE_TIMEOUT = 0x03,  
 142      =5          USCI1_STATE_WAIT = 0x04,   
 143      =5  } USCI1_StatusTypeDef;
 144      =5  
 145      =5  typedef struct __USCI1_HandleInfoDef
 146      =5  {
 147      =5    union 
 148      =5    {
 149      =5      uint8_t* Size_u8;              
 150      =5      uint16_t* Size_u16;           
 151      =5    }pTxBuffPtr;
 152      =5    uint8_t TxXferSize;              
 153      =5          uint8_t TxXferCount;            
 154      =5    union 
 155      =5    {
 156      =5      uint8_t* Size_u8;              
 157      =5      uint16_t* Size_u16;           
 158      =5    }pRxBuffPtr;
 159      =5    uint8_t RxXferSize;              
 160      =5          uint8_t RxXferCount;              
 161      =5    USCI1_StatusTypeDef TxState;      
 162      =5    USCI1_StatusTypeDef RxState;      
 163      =5  } USCI1_HandleInfoDef;
 164      =5  
 165      =5  
 166      =5  void USCI1_DeInit(void);
 167      =5  
 168      =5  
 169      =5  void USCI1_SPI_Init(USCI1_SPI_FirstBit_TypeDef FirstBit,
 170      =5                      USCI1_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI1_SPI_Mode_TypeDef Mode,
 171      =5                      USCI1_SPI_ClockPolarity_TypeDef ClockPolarity, USCI1_SPI_ClockPhase_TypeDef ClockPhase
             -,
 172      =5                      USCI1_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI1_TransmissionMode_TypeDef TransmissionMode
             -);
 173      =5  void USCI1_TransmissionMode(USCI1_TransmissionMode_TypeDef TransmissionMode);
 174      =5  void USCI1_SPI_Cmd(FunctionalState NewState);
 175      =5  void USCI1_SPI_SendData_8(uint8_t Data);
 176      =5  uint8_t USCI1_SPI_ReceiveData_8(void);
 177      =5  void USCI1_SPI_SendData_16(uint16_t Data);
 178      =5  uint16_t USCI1_SPI_ReceiveData_16(void);
 179      =5  
 180      =5  StatusTypeDef USCI1_SPI_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t 
             -Timeout);
 181      =5  StatusTypeDef USCI1_SPI_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 182      =5  StatusTypeDef USCI1_SPI_TransmitReceive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 183      =5  
 184      =5  StatusTypeDef USCI1_SPI_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 185      =5  StatusTypeDef USCI1_SPI_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 186      =5  StatusTypeDef USCI1_SPI_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 187      =5  StatusTypeDef USCI1_SPI_TransmitReceive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 188      =5  
 189      =5  
 190      =5  void USCI1_TWI_Slave_Init(uint8_t TWI_Address);
 191      =5  void USCI1_TWI_MasterCommunicationRate(USCI1_TWI_MasterCommunicationRate_TypeDef
 192      =5                                         TWI_MasterCommunicationRate);
 193      =5  void USCI1_TWI_Start(void);
 194      =5  void USCI1_TWI_MasterModeStop(void);
 195      =5  void USCI1_TWI_SendAddr(uint8_t Addr, USCI1_TWI_RWType RW);
 196      =5  void USCI1_TWI_SlaveClockExtension(FunctionalState NewState);
 197      =5  void USCI1_TWI_AcknowledgeConfig(FunctionalState NewState);
 198      =5  void USCI1_TWI_GeneralCallCmd(FunctionalState NewState);
 199      =5  FlagStatus USCI1_GetTWIStatus(USCI1_TWIState_TypeDef USCI1_TWIState);
 200      =5  void USCI1_TWI_Cmd(FunctionalState NewState);
 201      =5  void USCI1_TWI_SendData(uint8_t Data);
 202      =5  uint8_t USCI1_TWI_ReceiveData(void);
 203      =5  
 204      =5  StatusTypeDef USCI1_TWI_Master_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 205      =5  StatusTypeDef USCI1_TWI_Slave_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 206      =5  
 207      =5  StatusTypeDef USCI1_TWI_Master_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 208      =5  StatusTypeDef USCI1_TWI_Master_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 209      =5  
 210      =5  StatusTypeDef USCI1_TWI_Slave_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 211      =5  StatusTypeDef USCI1_TWI_Slave_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 212      =5  
 213      =5  StatusTypeDef USCI1_TWI_Master_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 214      =5  StatusTypeDef USCI1_TWI_Slave_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 215      =5  
 216      =5  StatusTypeDef USCI1_TWI_Master_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 217      =5  StatusTypeDef USCI1_TWI_Master_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 218      =5  
 219      =5  StatusTypeDef USCI1_TWI_Slave_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size);
 220      =5  StatusTypeDef USCI1_TWI_Slave_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 221      =5  
 222      =5  
 223      =5  void USCI1_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI1_UART_Mode_TypeDef Mode,
 224      =5                       USCI1_UART_RX_TypeDef RxMode);
 225      =5  void USCI1_UART_SendData8(uint8_t Data);
 226      =5  uint8_t USCI1_UART_ReceiveData8(void);
 227      =5  void USCI1_UART_SendData9(uint16_t Data);
 228      =5  uint16_t USCI1_UART_ReceiveData9(void);
 229      =5  
 230      =5  StatusTypeDef USCI1_UART_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_
             -t Timeout);
 231      =5  StatusTypeDef USCI1_UART_Transmit_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 232      =5  StatusTypeDef USCI1_UART_Transmit_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 233      =5  StatusTypeDef USCI1_UART_Receive(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 234      =5  StatusTypeDef USCI1_UART_Receive_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 235      =5  StatusTypeDef USCI1_UART_Receive_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 236      =5  
 237      =5  
 238      =5  void USCI1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 239      =5  FlagStatus USCI1_GetFlagStatus(USCI1_Flag_TypeDef USCI1_FLAG);
 240      =5  void USCI1_ClearFlag(USCI1_Flag_TypeDef USCI1_FLAG);
 241      =5  
 242      =5  #endif
 243      =5  
 244      =5  
  28      =4  #include "sc95f_usci2.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI2_H_
  12      =5  #define _sc95f_USCI2_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI2_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI2_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI2_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI2_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI2_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI2_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI2_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI2_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI2_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI2_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI2_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI2_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI2_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI2_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI2_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI2_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI2_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI2_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI2_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI2_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI2_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI2_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI2_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI2_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI2_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI2_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI2_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI2_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI2_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI2_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI2_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI2_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI2_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI2_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI2_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI2_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI2_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI2_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI2_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI2_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI2_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI2_TWI_SlaveIdle = 0x00,
  88      =5    USCI2_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI2_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI2_TWI_SlaveSendData = 0x03,
  91      =5    USCI2_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI2_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI2_TWI_SlaveAddressError = 0x06,
  94      =5    USCI2_TWI_MasterIdle = 0x00,
  95      =5    USCI2_TWI_MasterSendAddress = 0x01,
  96      =5    USCI2_TWI_MasterSendData = 0x02,
  97      =5    USCI2_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI2_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI2_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI2_UART_Mode_8B = 0X00,  
 104      =5    USCI2_UART_Mode_10B = 0X40, 
 105      =5    USCI2_UART_Mode_11B = 0X80  
 106      =5  } USCI2_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI2_UART_RX_ENABLE = 0X10, 
 111      =5    USCI2_UART_RX_DISABLE = 0X00 
 112      =5  } USCI2_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI2_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI2_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI2_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI2_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI2_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI2_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI2_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI2_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI2_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI2_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI2_TWI_Write = 0x00, 
 130      =5    USCI2_TWI_Read = 0x01,  
 131      =5  } USCI2_TWI_RWType;
 132      =5  
 133      =5  typedef enum
 134      =5  {
 135      =5    USCI2_STATE_READY = 0x00,   
 136      =5    USCI2_STATE_BUSY = 0x01,    
 137      =5    USCI2_STATE_ERROR = 0x02,   
 138      =5    USCI2_STATE_TIMEOUT = 0x03,  
 139      =5          USCI2_STATE_WAIT = 0x04,   
 140      =5  } USCI2_StatusTypeDef;
 141      =5  
 142      =5  typedef struct __USCI2_HandleInfoDef
 143      =5  {
 144      =5    union
 145      =5    {
 146      =5      uint8_t* Size_u8;              
 147      =5      uint16_t* Size_u16;           
 148      =5    } pTxBuffPtr;
 149      =5    uint8_t TxXferSize;              
 150      =5    uint8_t TxXferCount;            
 151      =5    union
 152      =5    {
 153      =5      uint8_t* Size_u8;              
 154      =5      uint16_t* Size_u16;           
 155      =5    } pRxBuffPtr;
 156      =5    uint8_t RxXferSize;              
 157      =5    uint8_t RxXferCount;              
 158      =5    USCI2_StatusTypeDef TxState;      
 159      =5    USCI2_StatusTypeDef RxState;      
 160      =5  } USCI2_HandleInfoDef;
 161      =5  
 162      =5  void USCI2_DeInit(void);
 163      =5  
 164      =5  void USCI2_SPI_Init(USCI2_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI2_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI2_SPI_Mode_TypeDef Mode,
 166      =5                      USCI2_SPI_ClockPolarity_TypeDef ClockPolarity, USCI2_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI2_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI2_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI2_TransmissionMode(USCI2_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI2_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI2_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI2_SPI_ReceiveData_8(void);
 172      =5  void USCI2_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI2_SPI_ReceiveData_16(void);
 174      =5  
 175      =5  StatusTypeDef USCI2_SPI_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =5  StatusTypeDef USCI2_SPI_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =5  StatusTypeDef USCI2_SPI_TransmitReceive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =5  
 179      =5  StatusTypeDef USCI2_SPI_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 180      =5  StatusTypeDef USCI2_SPI_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI2_SPI_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 182      =5  StatusTypeDef USCI2_SPI_TransmitReceive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =5  
 184      =5  
 185      =5  void USCI2_TWI_Slave_Init(uint8_t TWI_Address);
 186      =5  void USCI2_TWI_MasterCommunicationRate(USCI2_TWI_MasterCommunicationRate_TypeDef
 187      =5                                         TWI_MasterCommunicationRate);
 188      =5  void USCI2_TWI_Start(void);
 189      =5  void USCI2_TWI_MasterModeStop(void);
 190      =5  void USCI2_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =5  void USCI2_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =5  void USCI2_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =5  FlagStatus USCI2_GetTWIStatus(USCI2_TWIState_TypeDef USCI2_TWIState);
 194      =5  void USCI2_TWI_Cmd(FunctionalState NewState);
 195      =5  void USCI2_TWI_SendAddr(uint8_t Addr, USCI2_TWI_RWType RW);
 196      =5  void USCI2_TWI_SendData(uint8_t Data);
 197      =5  uint8_t USCI2_TWI_ReceiveData(void);
 198      =5  
 199      =5  StatusTypeDef USCI2_TWI_Master_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =5  StatusTypeDef USCI2_TWI_Slave_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =5  
 202      =5  StatusTypeDef USCI2_TWI_Master_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =5  StatusTypeDef USCI2_TWI_Master_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 204      =5  
 205      =5  StatusTypeDef USCI2_TWI_Slave_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =5  StatusTypeDef USCI2_TWI_Slave_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 207      =5  
 208      =5  StatusTypeDef USCI2_TWI_Master_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =5  StatusTypeDef USCI2_TWI_Slave_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =5  
 211      =5  StatusTypeDef USCI2_TWI_Master_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =5  StatusTypeDef USCI2_TWI_Master_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 213      =5  
 214      =5  StatusTypeDef USCI2_TWI_Slave_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 215      =5  StatusTypeDef USCI2_TWI_Slave_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 216      =5  
 217      =5  
 218      =5  void USCI2_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI2_UART_Mode_TypeDef Mode,
 219      =5                       USCI2_UART_RX_TypeDef RxMode);
 220      =5  void USCI2_UART_SendData8(uint8_t Data);
 221      =5  uint8_t USCI2_UART_ReceiveData8(void);
 222      =5  void USCI2_UART_SendData9(uint16_t Data);
 223      =5  uint16_t USCI2_UART_ReceiveData9(void);
 224      =5  
 225      =5  StatusTypeDef USCI2_UART_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =5  StatusTypeDef USCI2_UART_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 227      =5  StatusTypeDef USCI2_UART_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 228      =5  StatusTypeDef USCI2_UART_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =5  StatusTypeDef USCI2_UART_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 230      =5  StatusTypeDef USCI2_UART_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 231      =5  
 232      =5  
 233      =5  void USCI2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =5  FlagStatus USCI2_GetFlagStatus(USCI2_Flag_TypeDef USCI2_FLAG);
 235      =5  void USCI2_ClearFlag(USCI2_Flag_TypeDef USCI2_FLAG);
 236      =5  
 237      =5  #endif
 238      =5  
 239      =5  
  29      =4  #include "sc95f_usci3.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI3_H_
  12      =5  #define _sc95f_USCI3_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI3_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI3_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI3_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI3_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI3_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI3_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI3_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI3_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI3_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI3_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI3_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI3_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI3_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI3_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI3_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI3_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI3_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI3_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI3_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI3_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI3_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI3_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI3_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI3_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI3_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI3_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI3_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI3_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI3_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI3_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI3_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI3_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI3_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI3_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI3_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI3_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI3_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI3_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI3_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI3_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI3_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI3_TWI_SlaveIdle = 0x00,
  88      =5    USCI3_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI3_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI3_TWI_SlaveSendData = 0x03,
  91      =5    USCI3_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI3_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI3_TWI_SlaveAddressError = 0x06,
  94      =5    USCI3_TWI_MasterIdle = 0x00,
  95      =5    USCI3_TWI_MasterSendAddress = 0x01,
  96      =5    USCI3_TWI_MasterSendData = 0x02,
  97      =5    USCI3_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI3_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI3_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI3_UART_Mode_8B = 0X00,  
 104      =5    USCI3_UART_Mode_10B = 0X40, 
 105      =5    USCI3_UART_Mode_11B = 0X80  
 106      =5  } USCI3_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI3_UART_RX_ENABLE = 0X10, 
 111      =5    USCI3_UART_RX_DISABLE = 0X00 
 112      =5  } USCI3_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI3_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI3_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI3_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI3_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI3_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI3_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI3_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI3_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI3_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI3_Flag_TypeDef;
 126      =5  
 127      =5  
 128      =5  typedef enum
 129      =5  {
 130      =5    USCI3_STATE_READY = 0x00,   
 131      =5    USCI3_STATE_BUSY = 0x01,    
 132      =5    USCI3_STATE_ERROR = 0x02,   
 133      =5    USCI3_STATE_TIMEOUT = 0x03,  
 134      =5    USCI3_STATE_WAIT = 0x04,   
 135      =5  } USCI3_StatusTypeDef;
 136      =5  
 137      =5  typedef struct __USCI3_HandleInfoDef
 138      =5  {
 139      =5    union
 140      =5    {
 141      =5      uint8_t* Size_u8;              
 142      =5      uint16_t* Size_u16;           
 143      =5    } pTxBuffPtr;
 144      =5    uint8_t TxXferSize;              
 145      =5    uint8_t TxXferCount;            
 146      =5    union
 147      =5    {
 148      =5      uint8_t* Size_u8;              
 149      =5      uint16_t* Size_u16;           
 150      =5    } pRxBuffPtr;
 151      =5    uint8_t RxXferSize;              
 152      =5    uint8_t RxXferCount;              
 153      =5    USCI3_StatusTypeDef TxState;      
 154      =5    USCI3_StatusTypeDef RxState;      
 155      =5  } USCI3_HandleInfoDef;
 156      =5  typedef enum
 157      =5  {
 158      =5    USCI3_TWI_Write = 0x00, 
 159      =5    USCI3_TWI_Read = 0x01,  
 160      =5  } USCI3_TWI_RWType;
 161      =5  
 162      =5  void USCI3_DeInit(void);
 163      =5  
 164      =5  void USCI3_SPI_Init(USCI3_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI3_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI3_SPI_Mode_TypeDef Mode,
 166      =5                      USCI3_SPI_ClockPolarity_TypeDef ClockPolarity, USCI3_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI3_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI3_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI3_TransmissionMode(USCI3_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI3_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI3_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI3_SPI_ReceiveData_8(void);
 172      =5  void USCI3_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI3_SPI_ReceiveData_16(void);
 174      =5  StatusTypeDef USCI3_SPI_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =5  StatusTypeDef USCI3_SPI_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =5  StatusTypeDef USCI3_SPI_TransmitReceive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =5  
 178      =5  StatusTypeDef USCI3_SPI_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 179      =5  StatusTypeDef USCI3_SPI_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 180      =5  StatusTypeDef USCI3_SPI_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI3_SPI_TransmitReceive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =5  
 183      =5  
 184      =5  void USCI3_TWI_Slave_Init(uint8_t TWI_Address);
 185      =5  void USCI3_TWI_MasterCommunicationRate(USCI3_TWI_MasterCommunicationRate_TypeDef
 186      =5                                         TWI_MasterCommunicationRate);
 187      =5  void USCI3_TWI_Start(void);
 188      =5  void USCI3_TWI_MasterModeStop(void);
 189      =5  void USCI3_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =5  void USCI3_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =5  void USCI3_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =5  FlagStatus USCI3_GetTWIStatus(USCI3_TWIState_TypeDef USCI3_TWIState);
 193      =5  void USCI3_TWI_Cmd(FunctionalState NewState);
 194      =5  void USCI3_TWI_SendData(uint8_t Data);
 195      =5  uint8_t USCI3_TWI_ReceiveData(void);
 196      =5  
 197      =5  StatusTypeDef USCI3_TWI_Master_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 198      =5  StatusTypeDef USCI3_TWI_Slave_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 199      =5  
 200      =5  StatusTypeDef USCI3_TWI_Master_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 201      =5  StatusTypeDef USCI3_TWI_Master_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 202      =5  
 203      =5  StatusTypeDef USCI3_TWI_Slave_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 204      =5  StatusTypeDef USCI3_TWI_Slave_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 205      =5  
 206      =5  StatusTypeDef USCI3_TWI_Master_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 207      =5  StatusTypeDef USCI3_TWI_Slave_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 208      =5  
 209      =5  StatusTypeDef USCI3_TWI_Master_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 210      =5  StatusTypeDef USCI3_TWI_Master_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 211      =5  
 212      =5  StatusTypeDef USCI3_TWI_Slave_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 213      =5  StatusTypeDef USCI3_TWI_Slave_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 214      =5  
 215      =5  
 216      =5  void USCI3_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI3_UART_Mode_TypeDef Mode,
 217      =5                       USCI3_UART_RX_TypeDef RxMode);
 218      =5  void USCI3_UART_SendData8(uint8_t Data);
 219      =5  uint8_t USCI3_UART_ReceiveData8(void);
 220      =5  void USCI3_UART_SendData9(uint16_t Data);
 221      =5  uint16_t USCI3_UART_ReceiveData9(void);
 222      =5  uint16_t USCI3_UART_ReceiveData9(void);
 223      =5  
 224      =5  StatusTypeDef USCI3_UART_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 225      =5  StatusTypeDef USCI3_UART_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 226      =5  StatusTypeDef USCI3_UART_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 227      =5  StatusTypeDef USCI3_UART_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 228      =5  StatusTypeDef USCI3_UART_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 229      =5  StatusTypeDef USCI3_UART_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 230      =5  
 231      =5  void USCI3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 232      =5  FlagStatus USCI3_GetFlagStatus(USCI3_Flag_TypeDef USCI3_FLAG);
 233      =5  void USCI3_ClearFlag(USCI3_Flag_TypeDef USCI3_FLAG);
 234      =5  void USCI3_TWI_SendAddr(uint8_t Addr, USCI3_TWI_RWType RW);
 235      =5  
 236      =5  #endif
 237      =5  
 238      =5  
  30      =4  #include "sc95f_usci4.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI4_H_
  12      =5  #define _sc95f_USCI4_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI4_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI4_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI4_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI4_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI4_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI4_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI4_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI4_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI4_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI4_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI4_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI4_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI4_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI4_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI4_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI4_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI4_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI4_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI4_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI4_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI4_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI4_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI4_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI4_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI4_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI4_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI4_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI4_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI4_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI4_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI4_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI4_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI4_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI4_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI4_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI4_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI4_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI4_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI4_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI4_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI4_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI4_TWI_SlaveIdle = 0x00,
  88      =5    USCI4_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI4_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI4_TWI_SlaveSendData = 0x03,
  91      =5    USCI4_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI4_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI4_TWI_SlaveAddressError = 0x06,
  94      =5    USCI4_TWI_MasterIdle = 0x00,
  95      =5    USCI4_TWI_MasterSendAddress = 0x01,
  96      =5    USCI4_TWI_MasterSendData = 0x02,
  97      =5    USCI4_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI4_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI4_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI4_UART_Mode_8B = 0X00,  
 104      =5    USCI4_UART_Mode_10B = 0X40, 
 105      =5    USCI4_UART_Mode_11B = 0X80  
 106      =5  } USCI4_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI4_UART_RX_ENABLE = 0X10, 
 111      =5    USCI4_UART_RX_DISABLE = 0X00 
 112      =5  } USCI4_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI4_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI4_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI4_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI4_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI4_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI4_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI4_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI4_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI4_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI4_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI4_STATE_READY = 0x00,   
 130      =5    USCI4_STATE_BUSY = 0x01,    
 131      =5    USCI4_STATE_ERROR = 0x02,   
 132      =5    USCI4_STATE_TIMEOUT = 0x03,  
 133      =5    USCI4_STATE_WAIT = 0x04,   
 134      =5  } USCI4_StatusTypeDef;
 135      =5  
 136      =5  typedef struct __USCI4_HandleInfoDef
 137      =5  {
 138      =5    union
 139      =5    {
 140      =5      uint8_t* Size_u8;              
 141      =5      uint16_t* Size_u16;           
 142      =5    } pTxBuffPtr;
 143      =5    uint8_t TxXferSize;              
 144      =5    uint8_t TxXferCount;            
 145      =5    union
 146      =5    {
 147      =5      uint8_t* Size_u8;              
 148      =5      uint16_t* Size_u16;           
 149      =5    } pRxBuffPtr;
 150      =5    uint8_t RxXferSize;              
 151      =5    uint8_t RxXferCount;              
 152      =5    USCI4_StatusTypeDef TxState;      
 153      =5    USCI4_StatusTypeDef RxState;      
 154      =5  } USCI4_HandleInfoDef;
 155      =5  
 156      =5  typedef enum
 157      =5  {
 158      =5    USCI4_TWI_Write = 0x00, 
 159      =5    USCI4_TWI_Read = 0x01,  
 160      =5  } USCI4_TWI_RWType;
 161      =5  
 162      =5  void USCI4_DeInit(void);
 163      =5  
 164      =5  void USCI4_SPI_Init(USCI4_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI4_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI4_SPI_Mode_TypeDef Mode,
 166      =5                      USCI4_SPI_ClockPolarity_TypeDef ClockPolarity, USCI4_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI4_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI4_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI4_TransmissionMode(USCI4_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI4_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI4_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI4_SPI_ReceiveData_8(void);
 172      =5  void USCI4_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI4_SPI_ReceiveData_16(void);
 174      =5  
 175      =5  StatusTypeDef USCI4_SPI_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =5  StatusTypeDef USCI4_SPI_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =5  StatusTypeDef USCI4_SPI_TransmitReceive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =5  
 179      =5  StatusTypeDef USCI4_SPI_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 180      =5  StatusTypeDef USCI4_SPI_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI4_SPI_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 182      =5  StatusTypeDef USCI4_SPI_TransmitReceive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =5  
 184      =5  
 185      =5  void USCI4_TWI_Slave_Init(uint8_t TWI_Address);
 186      =5  void USCI4_TWI_MasterCommunicationRate(USCI4_TWI_MasterCommunicationRate_TypeDef
 187      =5                                         TWI_MasterCommunicationRate);
 188      =5  void USCI4_TWI_Start(void);
 189      =5  void USCI4_TWI_MasterModeStop(void);
 190      =5  void USCI4_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =5  void USCI4_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =5  void USCI4_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =5  FlagStatus USCI4_GetTWIStatus(USCI4_TWIState_TypeDef USCI4_TWIState);
 194      =5  void USCI4_TWI_Cmd(FunctionalState NewState);
 195      =5  void USCI4_TWI_SendAddr(uint8_t Addr, USCI4_TWI_RWType RW);
 196      =5  void USCI4_TWI_SendData(uint8_t Data);
 197      =5  uint8_t USCI4_TWI_ReceiveData(void);
 198      =5  
 199      =5  StatusTypeDef USCI4_TWI_Master_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =5  StatusTypeDef USCI4_TWI_Slave_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =5  
 202      =5  StatusTypeDef USCI4_TWI_Master_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =5  StatusTypeDef USCI4_TWI_Master_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 204      =5  
 205      =5  StatusTypeDef USCI4_TWI_Slave_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =5  StatusTypeDef USCI4_TWI_Slave_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 207      =5  
 208      =5  StatusTypeDef USCI4_TWI_Master_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =5  StatusTypeDef USCI4_TWI_Slave_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =5  
 211      =5  StatusTypeDef USCI4_TWI_Master_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =5  StatusTypeDef USCI4_TWI_Master_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 213      =5  
 214      =5  StatusTypeDef USCI4_TWI_Slave_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 215      =5  StatusTypeDef USCI4_TWI_Slave_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 216      =5  
 217      =5  
 218      =5  void USCI4_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI4_UART_Mode_TypeDef Mode,
 219      =5                       USCI4_UART_RX_TypeDef RxMode);
 220      =5  void USCI4_UART_SendData8(uint8_t Data);
 221      =5  uint8_t USCI4_UART_ReceiveData8(void);
 222      =5  void USCI4_UART_SendData9(uint16_t Data);
 223      =5  uint16_t USCI4_UART_ReceiveData9(void);
 224      =5  uint16_t USCI4_UART_ReceiveData9(void);
 225      =5  
 226      =5  StatusTypeDef USCI4_UART_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 227      =5  StatusTypeDef USCI4_UART_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 228      =5  StatusTypeDef USCI4_UART_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 229      =5  StatusTypeDef USCI4_UART_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 230      =5  StatusTypeDef USCI4_UART_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 231      =5  StatusTypeDef USCI4_UART_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 232      =5  
 233      =5  
 234      =5  void USCI4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 235      =5  FlagStatus USCI4_GetFlagStatus(USCI4_Flag_TypeDef USCI4_FLAG);
 236      =5  void USCI4_ClearFlag(USCI4_Flag_TypeDef USCI4_FLAG);
 237      =5  
 238      =5  #endif
 239      =5  
 240      =5  
  31      =4  #include "sc95f_usci5.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_USCI5_H_
  12      =5  #define _sc95f_USCI5_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  #define USCI5_UART_BaudRate_FsysDIV12 0X00 
  17      =5  #define USCI5_UART_BaudRate_FsysDIV4 0X01  
  18      =5  
  19      =5  typedef enum
  20      =5  {
  21      =5    USCI5_Mode_SPI = (uint8_t)0x01, 
  22      =5    USCI5_Mode_TWI = (uint8_t)0x02, 
  23      =5    USCI5_Mode_UART = (uint8_t)0x03 
  24      =5  } USCI5_CommunicationMode_TypeDef;
  25      =5  
  26      =5  typedef enum
  27      =5  {
  28      =5    USCI5_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =5    USCI5_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =5  } USCI5_SPI_FirstBit_TypeDef;
  31      =5  
  32      =5  typedef enum
  33      =5  {
  34      =5    USCI5_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =5    USCI5_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =5    USCI5_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =5    USCI5_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =5    USCI5_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =5    USCI5_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =5    USCI5_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =5    USCI5_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =5  } USCI5_SPI_BaudRatePrescaler_TypeDef;
  43      =5  
  44      =5  typedef enum
  45      =5  {
  46      =5    USCI5_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =5    USCI5_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =5  } USCI5_SPI_Mode_TypeDef;
  49      =5  
  50      =5  typedef enum
  51      =5  {
  52      =5    USCI5_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =5    USCI5_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =5  } USCI5_SPI_ClockPolarity_TypeDef;
  55      =5  
  56      =5  typedef enum
  57      =5  {
  58      =5    USCI5_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =5    USCI5_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =5  } USCI5_SPI_ClockPhase_TypeDef;
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    USCI5_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =5    USCI5_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =5  } USCI5_SPI_TXE_INT_TypeDef;
  67      =5  
  68      =5  typedef enum
  69      =5  {
  70      =5    USCI5_SPI_DATA8 = (uint8_t)0x00, 
  71      =5    USCI5_SPI_DATA16 = (uint8_t)0x01 
  72      =5  } USCI5_TransmissionMode_TypeDef;
  73      =5  
  74      =5  typedef enum
  75      =5  {
  76      =5    USCI5_TWI_1024 = (uint8_t)0x00, 
  77      =5    USCI5_TWI_512 = (uint8_t)0x01,  
  78      =5    USCI5_TWI_256 = (uint8_t)0x02,  
  79      =5    USCI5_TWI_128 = (uint8_t)0x03,  
  80      =5    USCI5_TWI_64 = (uint8_t)0x04,   
  81      =5    USCI5_TWI_32 = (uint8_t)0x05,   
  82      =5    USCI5_TWI_16 = (uint8_t)0x06,   
  83      =5  } USCI5_TWI_MasterCommunicationRate_TypeDef;
  84      =5  
  85      =5  typedef enum
  86      =5  {
  87      =5    USCI5_TWI_SlaveIdle = 0x00,
  88      =5    USCI5_TWI_SlaveReceivedaAddress = 0x01,
  89      =5    USCI5_TWI_SlaveReceivedaData = 0x02,
  90      =5    USCI5_TWI_SlaveSendData = 0x03,
  91      =5    USCI5_TWI_SlaveReceivedaUACK = 0x04,
  92      =5    USCI5_TWI_SlaveDisableACK = 0x05,
  93      =5    USCI5_TWI_SlaveAddressError = 0x06,
  94      =5    USCI5_TWI_MasterIdle = 0x00,
  95      =5    USCI5_TWI_MasterSendAddress = 0x01,
  96      =5    USCI5_TWI_MasterSendData = 0x02,
  97      =5    USCI5_TWI_MasterReceivedaData = 0x03,
  98      =5    USCI5_TWI_MasterReceivedaUACK = 0x04,
  99      =5  } USCI5_TWIState_TypeDef;
 100      =5  
 101      =5  typedef enum
 102      =5  {
 103      =5    USCI5_UART_Mode_8B = 0X00,  
 104      =5    USCI5_UART_Mode_10B = 0X40, 
 105      =5    USCI5_UART_Mode_11B = 0X80  
 106      =5  } USCI5_UART_Mode_TypeDef;
 107      =5  
 108      =5  typedef enum
 109      =5  {
 110      =5    USCI5_UART_RX_ENABLE = 0X10, 
 111      =5    USCI5_UART_RX_DISABLE = 0X00 
 112      =5  } USCI5_UART_RX_TypeDef;
 113      =5  
 114      =5  typedef enum
 115      =5  {
 116      =5    USCI5_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =5    USCI5_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =5    USCI5_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =5    USCI5_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =5    USCI5_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =5    USCI5_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =5    USCI5_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =5    USCI5_UART_FLAG_RI = (uint8_t)0x01, 
 124      =5    USCI5_UART_FLAG_TI = (uint8_t)0x02, 
 125      =5  } USCI5_Flag_TypeDef;
 126      =5  
 127      =5  typedef enum
 128      =5  {
 129      =5    USCI5_TWI_Write = 0x00, 
 130      =5    USCI5_TWI_Read = 0x01,  
 131      =5  } USCI5_TWI_RWType;
 132      =5  
 133      =5  typedef enum
 134      =5  {
 135      =5    USCI5_STATE_READY = 0x00,   
 136      =5    USCI5_STATE_BUSY = 0x01,    
 137      =5    USCI5_STATE_ERROR = 0x02,   
 138      =5    USCI5_STATE_TIMEOUT = 0x03,  
 139      =5    USCI5_STATE_WAIT = 0x04,   
 140      =5  } USCI5_StatusTypeDef;
 141      =5  
 142      =5  typedef struct __USCI5_HandleInfoDef
 143      =5  {
 144      =5    union
 145      =5    {
 146      =5      uint8_t* Size_u8;              
 147      =5      uint16_t* Size_u16;           
 148      =5    } pTxBuffPtr;
 149      =5    uint8_t TxXferSize;              
 150      =5    uint8_t TxXferCount;            
 151      =5    union
 152      =5    {
 153      =5      uint8_t* Size_u8;              
 154      =5      uint16_t* Size_u16;           
 155      =5    } pRxBuffPtr;
 156      =5    uint8_t RxXferSize;              
 157      =5    uint8_t RxXferCount;              
 158      =5    USCI5_StatusTypeDef TxState;      
 159      =5    USCI5_StatusTypeDef RxState;      
 160      =5  } USCI5_HandleInfoDef;
 161      =5  
 162      =5  void USCI5_DeInit(void);
 163      =5  
 164      =5  void USCI5_SPI_Init(USCI5_SPI_FirstBit_TypeDef FirstBit,
 165      =5                      USCI5_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI5_SPI_Mode_TypeDef Mode,
 166      =5                      USCI5_SPI_ClockPolarity_TypeDef ClockPolarity, USCI5_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =5                      USCI5_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI5_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =5  void USCI5_TransmissionMode(USCI5_TransmissionMode_TypeDef TransmissionMode);
 169      =5  void USCI5_SPI_Cmd(FunctionalState NewState);
 170      =5  void USCI5_SPI_SendData_8(uint8_t Data);
 171      =5  uint8_t USCI5_SPI_ReceiveData_8(void);
 172      =5  void USCI5_SPI_SendData_16(uint16_t Data);
 173      =5  uint16_t USCI5_SPI_ReceiveData_16(void);
 174      =5  StatusTypeDef USCI5_SPI_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =5  StatusTypeDef USCI5_SPI_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =5  StatusTypeDef USCI5_SPI_TransmitReceive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =5  
 178      =5  StatusTypeDef USCI5_SPI_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 179      =5  StatusTypeDef USCI5_SPI_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 180      =5  StatusTypeDef USCI5_SPI_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 181      =5  StatusTypeDef USCI5_SPI_TransmitReceive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =5  
 183      =5  
 184      =5  void USCI5_TWI_Slave_Init(uint8_t TWI_Address);
 185      =5  void USCI5_TWI_MasterCommunicationRate(USCI5_TWI_MasterCommunicationRate_TypeDef
 186      =5                                         TWI_MasterCommunicationRate);
 187      =5  void USCI5_TWI_Start(void);
 188      =5  void USCI5_TWI_MasterModeStop(void);
 189      =5  void USCI5_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =5  void USCI5_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =5  void USCI5_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =5  FlagStatus USCI5_GetTWIStatus(USCI5_TWIState_TypeDef USCI5_TWIState);
 193      =5  void USCI5_TWI_Cmd(FunctionalState NewState);
 194      =5  void USCI5_TWI_SendAddr(uint8_t Addr, USCI5_TWI_RWType RW);
 195      =5  void USCI5_TWI_SendData(uint8_t Data);
 196      =5  uint8_t USCI5_TWI_ReceiveData(void);
 197      =5  
 198      =5  StatusTypeDef USCI5_TWI_Master_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 199      =5  StatusTypeDef USCI5_TWI_Slave_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 200      =5  
 201      =5  StatusTypeDef USCI5_TWI_Master_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 202      =5  StatusTypeDef USCI5_TWI_Master_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 203      =5  
 204      =5  StatusTypeDef USCI5_TWI_Slave_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 205      =5  StatusTypeDef USCI5_TWI_Slave_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 206      =5  
 207      =5  StatusTypeDef USCI5_TWI_Master_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 208      =5  StatusTypeDef USCI5_TWI_Slave_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 209      =5  
 210      =5  StatusTypeDef USCI5_TWI_Master_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 211      =5  StatusTypeDef USCI5_TWI_Master_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 212      =5  
 213      =5  StatusTypeDef USCI5_TWI_Slave_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 214      =5  StatusTypeDef USCI5_TWI_Slave_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 215      =5  
 216      =5  
 217      =5  void USCI5_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI5_UART_Mode_TypeDef Mode,
 218      =5                       USCI5_UART_RX_TypeDef RxMode);
 219      =5  void USCI5_UART_SendData8(uint8_t Data);
 220      =5  uint8_t USCI5_UART_ReceiveData8(void);
 221      =5  void USCI5_UART_SendData9(uint16_t Data);
 222      =5  uint16_t USCI5_UART_ReceiveData9(void);
 223      =5  uint16_t USCI5_UART_ReceiveData9(void);
 224      =5  
 225      =5  StatusTypeDef USCI5_UART_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =5  StatusTypeDef USCI5_UART_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 227      =5  StatusTypeDef USCI5_UART_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 228      =5  StatusTypeDef USCI5_UART_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =5  StatusTypeDef USCI5_UART_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 230      =5  StatusTypeDef USCI5_UART_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 231      =5  
 232      =5  
 233      =5  void USCI5_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =5  FlagStatus USCI5_GetFlagStatus(USCI5_Flag_TypeDef USCI5_FLAG);
 235      =5  void USCI5_ClearFlag(USCI5_Flag_TypeDef USCI5_FLAG);
 236      =5  
 237      =5  #endif
 238      =5  
 239      =5  
  32      =4  #include "sc95f_crc.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_CRC_H_
  12      =5  #define _sc95f_CRC_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  uint32_t CRC_All(void); 
  17      =5  uint32_t CRC_Frame(uint8_t *buff,
  18      =5                     uint8_t Length); 
  19      =5  
  20      =5  #endif
  21      =5  
  22      =5  
  33      =4  #include "sc95f_iap.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_IAP_H_
  12      =5  #define _sc95f_IAP_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #include "intrins.h"
   1      =6  
   8      =6  
   9      =6  #ifndef __INTRINS_H__
  10      =6  #define __INTRINS_H__
  11      =6  
  12      =6  #pragma SAVE
  13      =6  
  14      =6  #if defined (__CX2__)
  18      =6  
  19      =6  extern void          _nop_     (void);
  20      =6  extern bit           _testbit_ (bit);
  21      =6  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =6  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =6  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =6  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =6  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =6  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =6  extern unsigned char _chkfloat_(float);
  28      =6  #if defined (__CX2__)
  32      =6  #if !defined (__CX2__)
  33      =6  extern void          _push_    (unsigned char _sfr);
  34      =6  extern void          _pop_     (unsigned char _sfr);
  35      =6  #endif
  36      =6  
  37      =6  #pragma RESTORE
  38      =6  
  39      =6  #endif
  40      =6  
  16      =5  
  17      =5  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (
             -SC95F8x1xB) || defined (SC95F7x1xB)\
  18      =5          || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (
             -SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)\
  19      =5          || defined (SC95R503)
  20      =5  
  21      =5  typedef enum
  22      =5  {
  23      =5    IAP_MEMTYPE_ROM = (uint8_t)0x00, 
  24      =5    IAP_MEMTYPE_UID = (uint8_t)0x01, 
  25      =5    IAP_MEMTYPE_EEPROM = (uint8_t)0x02,   
  26      =5    IAP_MEMTYPE_LDROM = (uint8_t)0x03,    
  27      =5  } IAP_MemType_TypeDef;
  28      =5  #else
  36      =5  
  37      =5  
  38      =5  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  45      =5  typedef enum
  46      =5  {
  47      =5    IAP_BTLDType_APPROM = (uint8_t)0x00, 
  48      =5    IAP_BTLDType_LDROM = (uint8_t)0x01,  
  49      =5  } IAP_BTLDType_TypeDef;
  50      =5  #endif
  51      =5  
  52      =5  void IAP_DeInit(void);
  53      =5  ErrorStatus IAP_ProgramByte(uint32_t Address, uint8_t Data, IAP_MemType_TypeDef IAP_MemType,
  54      =5                              uint8_t WriteTimeLimit);
  55      =5  uint8_t IAP_ProgramByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef 
             -IAP_MemType,
  56      =5                               uint8_t WriteTimeLimit);
  57      =5  uint8_t IAP_ReadByte(uint32_t Address, IAP_MemType_TypeDef IAP_MemType);
  58      =5  uint8_t IAP_ReadByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef IAP
             -_MemType);
  59      =5  void IAP_SectorErase(IAP_MemType_TypeDef IAP_MemType, uint32_t IAP_SectorEraseAddress,
  60      =5                       uint8_t WriteTimeLimit);
  61      =5  void IAP_BootLoaderControl(IAP_BTLDType_TypeDef IAP_BTLDType);
  62      =5  
  63      =5  #endif
  64      =5  
  65      =5  
  34      =4  #include "sc95f_option.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_OPTION_H_
  35      =4  #include "sc95f_wdt.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_WDT_H_
  12      =5  #define _sc95f_WDT_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    WDT_OverflowTime_500MS = (uint8_t)0x00,   
  19      =5    WDT_OverflowTime_250MS = (uint8_t)0x01,   
  20      =5    WDT_OverflowTime_125MS = (uint8_t)0x02,   
  21      =5    WDT_OverflowTime_62_5MS = (uint8_t)0x03,  
  22      =5    WDT_OverflowTime_31_5MS = (uint8_t)0x04,  
  23      =5    WDT_OverflowTime_15_75MS = (uint8_t)0x05, 
  24      =5    WDT_OverflowTime_7_88MS = (uint8_t)0x06,  
  25      =5    WDT_OverflowTime_3_94MS = (uint8_t)0x07   
  26      =5  } WDT_OverflowTime_TypeDef;
  27      =5  
  28      =5  
  29      =5  
  35      =5  #define WDT_SetReload() SET_BIT(WDTCON,0x10)
  36      =5  
  37      =5  
  38      =5  void WDT_DeInit(void);
  39      =5  void WDT_Init(WDT_OverflowTime_TypeDef OverflowTime);
  40      =5  void WDT_Cmd(FunctionalState NewState);
  41      =5  
  42      =5  #endif
  43      =5  
  44      =5  
  36      =4  #include "sc95f_pwr.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_PWR_H_
  12      =5  #define _sc95f_PWR_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  #include <intrins.h>
   1      =6  
   8      =6  
   9      =6  #ifndef __INTRINS_H__
  40      =6  
  16      =5  
  17      =5  void PWR_DeInit(void);
  18      =5  void PWR_EnterSTOPMode(void);
  19      =5  void PWR_EnterIDLEMode(void);
  20      =5  void PWR_SoftwareReset(void);
  21      =5  
  22      =5  #endif
  23      =5  
  24      =5  
  37      =4  #include "sc95f_ddic.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  #ifndef _sc95f_DDIC_H_
  11      =5  #define _sc95f_DDIC_H_
  12      =5  
  13      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  14      =5  
  15      =5  
  16      =5  typedef enum
  17      =5  {
  18      =5    DDIC_PIN_X0 = ((uint8_t)0x01), 
  19      =5    DDIC_PIN_X1 = ((uint8_t)0x02), 
  20      =5    DDIC_PIN_X2 = ((uint8_t)0x04), 
  21      =5    DDIC_PIN_X3 = ((uint8_t)0x08), 
  22      =5    DDIC_PIN_X4 = ((uint8_t)0x10), 
  23      =5    DDIC_PIN_X5 = ((uint8_t)0x20), 
  24      =5    DDIC_PIN_X6 = ((uint8_t)0x40), 
  25      =5    DDIC_PIN_X7 = ((uint8_t)0x80), 
  26      =5  } DDIC_Pin_TypeDef;
  27      =5  
  28      =5  
  29      =5  typedef enum
  30      =5  {
  31      =5    DDIC_DUTYCYCLE_D8 = (uint8_t)0x00, 
  32      =5    DDIC_DUTYCYCLE_D6 = (uint8_t)0x10, 
  33      =5    DDIC_DUTYCYCLE_D5 = (uint8_t)0x20, 
  34      =5    DDIC_DUTYCYCLE_D4 = (uint8_t)0x30  
  35      =5  } DDIC_DutyCycle_TypeDef;
  36      =5  
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5    DDIC_ResSel_100K = (uint8_t)0X00, 
  41      =5    DDIC_ResSel_200K = (uint8_t)0X04, 
  42      =5    DDIC_ResSel_400K = (uint8_t)0X08, 
  43      =5    DDIC_ResSel_800K = (uint8_t)0X0C  
  44      =5  } DDIC_ResSel_Typedef;
  45      =5  
  46      =5  
  47      =5  typedef enum
  48      =5  {
  49      =5    DDIC_BIAS_D3 = 0X01, 
  50      =5    DDIC_BIAS_D4 = 0X00  
  51      =5  } DDIC_BiasVoltage_Typedef;
  52      =5  
  53      =5  
  54      =5  typedef enum
  55      =5  {
  56      =5    SEG0_27COM4_7 = (uint8_t)0x00, 
  57      =5    SEG4_27COM0_3 = (uint8_t)0x01  
  58      =5  } DDIC_OutputPin_TypeDef;
  59      =5  
  60      =5  
  61      =5  typedef enum
  62      =5  {
  63      =5    DMOD_LCD = (uint8_t)0x00, 
  64      =5    DMOD_LED = (uint8_t)0x01  
  65      =5  } DDIC_DMOD_TypeDef;
  66      =5  
  67      =5  #if defined (SC95R751)
 112      =5  typedef enum
 113      =5  {
 114      =5    DDIC_SEG0 = (uint8_t)0,   
 115      =5    DDIC_SEG1 = (uint8_t)1,   
 116      =5    DDIC_SEG2 = (uint8_t)2,   
 117      =5    DDIC_SEG3 = (uint8_t)3,   
 118      =5    DDIC_SEG4 = (uint8_t)4,   
 119      =5    DDIC_SEG5 = (uint8_t)5,   
 120      =5    DDIC_SEG6 = (uint8_t)6,   
 121      =5    DDIC_SEG7 = (uint8_t)7,   
 122      =5    DDIC_SEG8 = (uint8_t)8,   
 123      =5    DDIC_SEG9 = (uint8_t)9,   
 124      =5    DDIC_SEG10 = (uint8_t)10, 
 125      =5    DDIC_SEG11 = (uint8_t)11, 
 126      =5    DDIC_SEG12 = (uint8_t)12, 
 127      =5    DDIC_SEG13 = (uint8_t)13, 
 128      =5    DDIC_SEG14 = (uint8_t)14, 
 129      =5    DDIC_SEG15 = (uint8_t)15, 
 130      =5    DDIC_SEG16 = (uint8_t)16, 
 131      =5    DDIC_SEG17 = (uint8_t)17, 
 132      =5    DDIC_SEG18 = (uint8_t)18, 
 133      =5    DDIC_SEG19 = (uint8_t)19, 
 134      =5    DDIC_SEG20 = (uint8_t)20, 
 135      =5    DDIC_SEG21 = (uint8_t)21, 
 136      =5    DDIC_SEG22 = (uint8_t)22, 
 137      =5    DDIC_SEG23 = (uint8_t)23, 
 138      =5    DDIC_SEG24 = (uint8_t)24, 
 139      =5    DDIC_SEG25 = (uint8_t)25, 
 140      =5    DDIC_SEG26 = (uint8_t)26, 
 141      =5    DDIC_SEG27 = (uint8_t)27, 
 142      =5  } DDIC_Control_SEG_TypeDef;
 143      =5  #endif
 144      =5  
 145      =5  
 146      =5  typedef enum
 147      =5  {
 148      =5    DDIC_COM0 = (uint8_t)0x01, 
 149      =5    DDIC_COM1 = (uint8_t)0x02, 
 150      =5    DDIC_COM2 = (uint8_t)0x04, 
 151      =5    DDIC_COM3 = (uint8_t)0x08, 
 152      =5    DDIC_COM4 = (uint8_t)0x10, 
 153      =5    DDIC_COM5 = (uint8_t)0x20, 
 154      =5    DDIC_COM6 = (uint8_t)0x40, 
 155      =5    DDIC_COM7 = (uint8_t)0x80  
 156      =5  } DDIC_Control_COM_TypeDef;
 157      =5  
 158      =5  
 159      =5  typedef enum
 160      =5  {
 161      =5    DDIC_Control_ON = (uint8_t)0x01, 
 162      =5    DDIC_Control_OFF = (uint8_t)0x00 
 163      =5  } DDIC_Control_Status;
 164      =5  
 165      =5  void DDIC_DeInit(void);
 166      =5  void DDIC_Init(DDIC_DutyCycle_TypeDef DDIC_DutyCylce, uint8_t P0OutputPin, uint8_t P1OutputPin,
 167      =5                 uint8_t P2OutputPin, uint8_t P3OutputPin);
 168      =5  void DDIC_LEDConfig(void);
 169      =5  void DDIC_LCDConfig(uint8_t LCDVoltage, DDIC_ResSel_Typedef DDIC_ResSel,
 170      =5                      DDIC_BiasVoltage_Typedef DDIC_BiasVoltage);
 171      =5  void DDIC_Cmd(FunctionalState NewState);
 172      =5  void DDIC_OutputPinOfDutycycleD4(DDIC_OutputPin_TypeDef DDIC_OutputPin);
 173      =5  void DDIC_DMOD_Selcet(DDIC_DMOD_TypeDef DDIC_DMOD);
 174      =5  void DDIC_Control(DDIC_Control_SEG_TypeDef DDIC_Seg, uint8_t DDIC_Com,
 175      =5                    DDIC_Control_Status DDIC_Contr);
 176      =5  
 177      =5  #endif
 178      =5  
 179      =5  
  38      =4  #include "sc95f_acmp.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_ACMP_H_
  12      =5  #define _sc95f_ACMP_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  
  17      =5  typedef enum
  18      =5  {
  19      =5    ACMP_VREF_EXTERNAL = (uint8_t)0X00, 
  20      =5    ACMP_VREF_1D16VDD = (uint8_t)0X01,  
  21      =5    ACMP_VREF_2D16VDD = (uint8_t)0X02,  
  22      =5    ACMP_VREF_3D16VDD = (uint8_t)0X03,  
  23      =5    ACMP_VREF_4D16VDD = (uint8_t)0X04,  
  24      =5    ACMP_VREF_5D16VDD = (uint8_t)0X05,  
  25      =5    ACMP_VREF_6D16VDD = (uint8_t)0X06,  
  26      =5    ACMP_VREF_7D16VDD = (uint8_t)0X07,  
  27      =5    ACMP_VREF_8D16VDD = (uint8_t)0X08,  
  28      =5    ACMP_VREF_9D16VDD = (uint8_t)0X09,  
  29      =5    ACMP_VREF_10D16VDD = (uint8_t)0X0A, 
  30      =5    ACMP_VREF_11D16VDD = (uint8_t)0X0B, 
  31      =5    ACMP_VREF_12D16VDD = (uint8_t)0X0C, 
  32      =5    ACMP_VREF_13D16VDD = (uint8_t)0X0D, 
  33      =5    ACMP_VREF_14D16VDD = (uint8_t)0X0E, 
  34      =5    ACMP_VREF_15D16VDD = (uint8_t)0X0F  
  35      =5  } ACMP_Vref_Typedef;
  36      =5  
  37      =5  
  38      =5  typedef enum
  39      =5  {
  40      =5          #if !defined(SC95R751)
  41      =5    ACMP_CHANNEL_0 = (uint8_t)0x00, 
  42      =5          #endif
  43      =5    ACMP_CHANNEL_1 = (uint8_t)0x01, 
  44      =5    ACMP_CHANNEL_2 = (uint8_t)0x02, 
  45      =5    ACMP_CHANNEL_3 = (uint8_t)0x03, 
  46      =5          #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)|| defined (SC9
             -5F8x1xB) || defined (SC95F7x1xB)\
  47      =5                   || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined
             - (SC95R605)
  48      =5          ACMP_CHANNEL_P = (uint8_t)0x10, 
  49      =5          #endif
  50      =5  } ACMP_Channel_TypeDef;
  51      =5  
  52      =5  
  53      =5  typedef enum
  54      =5  {
  55      =5    ACMP_TRIGGER_NO = (uint8_t)0x00,        
  56      =5    ACMP_TRIGGER_RISE_ONLY = (uint8_t)0x04, 
  57      =5    ACMP_TRIGGER_FALL_ONLY = (uint8_t)0x08, 
  58      =5    ACMP_TRIGGER_RISE_FALL = (uint8_t)0x0C  
  59      =5  } ACMP_TriggerMode_Typedef;
  60      =5  
  61      =5  
  62      =5  typedef enum
  63      =5  {
  64      =5    ACMP_FLAG_CMPIF = (uint8_t)0x40, 
  65      =5    ACMP_FLAG_CMPSTA = (uint8_t)0x20 
  66      =5  } ACMP_Flag_TypeDef;
  67      =5  
  68      =5  void ACMP_DeInit(void);
  69      =5  void ACMP_Init(ACMP_Vref_Typedef ACMP_Vref, ACMP_Channel_TypeDef ACMP_Channel);
  70      =5  void ACMP_SetTriggerMode(ACMP_TriggerMode_Typedef ACMP_TriggerMode);
  71      =5  void ACMP_Cmd(FunctionalState NewState);
  72      =5  void ACMP_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  73      =5  FlagStatus ACMP_GetFlagStatus(ACMP_Flag_TypeDef ACMP_Flag);
  74      =5  void ACMP_ClearFlag(void);
  75      =5  
  76      =5  #endif
  77      =5  
  78      =5  
  39      =4  #include "sc95f_mdu.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_MDU_H_
  12      =5  #define _sc95f_MDU_H_
  13      =5  
  14      =5  #include "sc95f.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_H
  15      =5  
  16      =5  typedef struct
  17      =5  {
  18      =5    uint8_t MDU_EXA3Reg; 
  19      =5    uint8_t MDU_EXA2Reg; 
  20      =5    uint8_t MDU_EXA1Reg; 
  21      =5    uint8_t MDU_EXA0Reg; 
  22      =5  } MDU_EXAxReg_Typedef;
  23      =5  
  24      =5  typedef union
  25      =5  {
  26      =5    MDU_EXAxReg_Typedef MDU_EXAxReg;
  27      =5    uint32_t MDU_Temp;
  28      =5  } MDU_Temp_Union;
  29      =5  
  30      =5  void MDU_DeInit(void);
  31      =5  void MDU_MultiplicationConfig(uint16_t Multiplicand, uint16_t Multiplier);
  32      =5  void MDU_DivisionConfig(uint32_t Dividend, uint16_t Divisor);
  33      =5  void MDU_StartOperation(void);
  34      =5  uint32_t MDU_GetProduct(void);
  35      =5  uint32_t MDU_GetQuotient(void);
  36      =5  uint16_t MDU_GetRemainder(void);
  37      =5  
  38      =5  #endif
  39      =5  
  40      =5  
  40      =4  
  41      =4  #endif
  12      =3  #include "sc95f_iap.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  #ifndef _sc95f_IAP_H_
  64      =4  
  65      =4  
  13      =3  #include "IAP_Option_EW.h"
   1      =4  
   2      =4  
   3      =4  
   4      =4  
   5      =4  
   6      =4  
   7      =4  
   8      =4  
   9      =4  
  10      =4  
  11      =4  
  12      =4  #ifndef _IAP_OPTION_EW_H_
  13      =4  #define _IAP_OPTION_EW_H_
  14      =4  
  15      =4  
  16      =4  
  25      =4  void IAP_CodeProgramByteOption(unsigned long Add,unsigned char Data);
  26      =4  
  27      =4  
  35      =4  void IAP_CodeSectorEraseOption(unsigned long Add);
  36      =4  
  37      =4  
  46      =4  void IAP_EEPROMProgramByteOption(unsigned int Add,unsigned char Data);
  47      =4  
  48      =4  
  56      =4  void IAP_EEPROMSectorEraseOption(unsigned int Add);
  57      =4  
  58      =4  #endif
  14      =3  
  15      =3  #define Chanel_IO1 P33
  16      =3  #define Chanel_IO2 P35
  17      =3  
  18      =3  #define led1_io       P37
  19      =3  #define led2_io       P34
  20      =3  #define led3_io       P32
  21      =3  #define led4_io       P31
  22      =3  
  23      =3  #define Redled_io     P10
  24      =3  #define Blueled_io    P12
  25      =3  
  26      =3  #define JinShuiFa_io  P42
  27      =3  #define Pump_io       P40
  28      =3  
  29      =3  #define FeiShuiFa_IO  P41
  30      =3  #define KongShuiFa_IO P43
  31      =3  #define HuiLiuFa_io   P53
  32      =3  
  33      =3  #define InputKey_io  P05   
  34      =3  #define DLy_8616B() _nop_();\
  35      =3                                          _nop_();\
  36      =3                                          _nop_();\
  37      =3                                          _nop_();\
  38      =3                                          _nop_();\
  39      =3                                          _nop_();\
  40      =3                                          _nop_();\
  41      =3                                          _nop_();\
  42      =3                                          _nop_();\
  43      =3                                          _nop_()
  44      =3  #endif
  45      =3  
  46      =3  #endif
   8      =2  #include "..\Apps\globe.h"
   8      =2  
   8      =2  #ifndef INCLUDEALL_H
   8      =2  #define INCLUDEALL_H
   8      =2  
   8      =2  
   8      =2  
   8      =2  #include "..\Apps\ioConfig.h"
   8      =2  #include "..\Apps\globe.h"
   9      =2  #include "..\Apps\config.h"
   1      =3  #ifndef CONGIG_H
   2      =3  #define CONGIG_H
   3      =3  
   4      =3  #include  "..\Apps\globe.h"
   4      =2  #ifndef CONGIG_H
   4      =2  #define CONGIG_H
   4      =2  
   4      =2  #include  "..\Apps\globe.h"
   5      =2  
   6      =2  
   7      =2  
   8      =2  
   9      =2  
  10      =2  
  11      =2  
  12      =2  
  13      =2  
  14      =2  #define  TEMP_SET_VALUE   (50+TemprertureTab[6].CompensationValue)
  15      =2  
  16      =2  typedef enum
  17      =2  {
  18      =2      evReceivecmp = 0,
  19      =2      evReceiveBMS,
  20      =2      evReceiveDisplay,
  21      =2      evReceiveZhuoDu,
  22      =2      evSysRest = 10,
  23      =2      evNoKeyProcess,
  24      =2      evKeyPower,
  25      =2      evCleanMode,
  26      =2      evVoiceSwitch,
  27      =2      evKeyLackWater,
  28      =2      evAuto,
  29      =2      evAuto3,
  30      =2      evAuto4,
  31      =2                  ev3MS,
  32      =2      ev5MS,
  33      =2      ev20MS,
  34      =2      ev50MS ,
  35      =2      ev100MS,
  36      =2      ev1S,
  37      =2  }Evnt_t;
  38      =2  
  39      =2  
  40      =2  
  41      =2  
  42      =2  
  43      =2  
  44      =2  #define  CINGIG_SYSLOCK 0
  45      =2  
  46      =2  #define COOLTEMPMin  TemprertureTab[0].CompensationValue
  47      =2  #define COOLTEMPMax  TemprertureTab[1].CompensationValue
  48      =2  
  49      =2  #define HEATEMPMin  TemprertureTab[2].CompensationValue
  50      =2  #define HEATEMPMax  TemprertureTab[3].CompensationValue
  51      =2  
  52      =2  #define KEY_CHOU_TI_DealyTime     32
  53      =2  #define KEY_CHOU_TI_DealyTime_2   300
  54      =2  
  55      =2  #define  KeyRestFlag                                                                                                      gbFlagData[0].Bit.b0
  56      =2  #define  KeySelecetFlag                                 gbFlagData[0].Bit.b1 
  57      =2  #define  NoKeyPressFalg                                 gbFlagData[0].Bit.b2
  58      =2  #define  KeySwitchFlag1                                 gbFlagData[0].Bit.b3 
  59      =2  #define  KeySwitchFlag                                                          gbFlagData[0].Bit.b4
  60      =2  #define  TouchKeyMixFlag                            gbFlagData[0].Bit.b5  
  61      =2  #define  EvRecvFlag                                     gbFlagData[0].Bit.b6 
  62      =2  #define  SysRunFlag                                             gbFlagData[0].Bit.b7
  63      =2  
  64      =2  #define  ALLTempSenseErrowFlag                                                            gbFlagData[1].Bit.b0  
  65      =2  #define  OzoneRunFlag                                                   gbFlagData[1].Bit.b1 
  66      =2  #define  ChouTiOutputHoldFlag                   gbFlagData[1].Bit.b2 
  67      =2  #define  ChouTiFlag                                                                                                     gbFlagData[1].Bit.b3 
  68      =2  #define  HeatFlag                                                                                                               gbFlagData[1].Bit.b4 
  69      =2  #define  CoolFlag                                                                                                                               gbFlagData[1].Bit.b5 
  70      =2  #define  RecveFlag                              gbFlagData[1].Bit.b6 
  71      =2  #define  OzoneFlag                              gbFlagData[1].Bit.b7 
  72      =2  
  73      =2  
  74      =2  #define  HisBuzzerFlag                            gbFlagData[2].Bit.b0 
  75      =2  #define  BuzzerFlag                                                                                                                             gbFlagData[2].Bit.b1
  76      =2  #define  MakeWaterFlag                              gbFlagData[2].Bit.b2 
  77      =2  #define  JinShuiFaFlag                                                                                                          gbFlagData[2].Bit.b3 
  78      =2  #define  FeiShuiFaFalg                                                          gbFlagData[2].Bit.b4
  79      =2  #define  KongShuiFaFlag                                                                                                         gbFlagData[2].Bit.b5 
  80      =2  #define  FirstPownOnFlag                                                                                                        gbFlagData[2].Bit.b6
  81      =2  
  82      =2  
  83      =2   
  84      =2  #define  LED1_R                                         gbFlagData[3].Bit.b0 
  85      =2  #define  LED2_R           gbFlagData[3].Bit.b1 
  86      =2  #define  LED3_R                                         gbFlagData[3].Bit.b2 
  87      =2  #define  LED4_R           gbFlagData[3].Bit.b3 
  88      =2  #define  LED1_L                                         gbFlagData[3].Bit.b4 
  89      =2  #define  LED2_L           gbFlagData[3].Bit.b5 
  90      =2  #define  LED3_L                                         gbFlagData[3].Bit.b6 
  91      =2  #define  LED4_L                                         gbFlagData[3].Bit.b7
  92      =2  
  93      =2  #define  SysOffDelayFlag                                                                gbFlagData[4].Bit.b0 
  94      =2  #define  ParameterRecoverFlag                                           gbFlagData[4].Bit.b1 
  95      =2  #define  AbnormalPowerFlag                                                      gbFlagData[4].Bit.b2 
  96      =2  #define  AiKaiOzneTestFlag                                                      gbFlagData[4].Bit.b3
  97      =2  #define  RedLedtFlag                                                                            gbFlagData[4].Bit.b4
  98      =2  #define  BlueLedFlag                    gbFlagData[4].Bit.b5 
  99      =2  #define  PunpFlag                                                                                               gbFlagData[4].Bit.b6 
 100      =2  
 101      =2  
 102      =2  #define  Buzzer1Flag                            gbFlagData[5].Bit.b0 
 103      =2  #define  Buzzer2Flag                            gbFlagData[5].Bit.b1 
 104      =2  #define  Buzzer3Flag                            gbFlagData[5].Bit.b2 
 105      =2  #define  Buzzer4Flag                            gbFlagData[5].Bit.b3 
 106      =2  #define  Buzzer5Flag                            gbFlagData[5].Bit.b4 
 107      =2  #define  Buzzer6Flag                            gbFlagData[5].Bit.b5 
 108      =2  #define  BuzzerPowerOnFlag                      gbFlagData[5].Bit.b6 
 109      =2  #define  BuzzerPowerOffFlag                     gbFlagData[5].Bit.b7 
 110      =2  
 111      =2  
 112      =2  
 113      =2  #define  Temp1SenseErrowFlag                                                                    gbFlagData[6].Bit.b0 
 114      =2  #define  Temp2SenseErrowFlag                                                                            gbFlagData[6].Bit.b1 
 115      =2  #define  DoorErrowFlag                          gbFlagData[6].Bit.b2 
 116      =2  #define  sysLock                                        gbFlagData[6].Bit.b3 
 117      =2  #define  CoolErrowFlag                                  gbFlagData[6].Bit.b4  
 118      =2  #define  OzneErrowFlag                          gbFlagData[6].Bit.b5 
 119      =2  #define  LedErrowFlag                           gbFlagData[6].Bit.b6 
 120      =2  #define  ManelErrowFlag                         gbFlagData[6].Bit.b7 
 121      =2  
 122      =2  
 123      =2  
 124      =2  
 125      =2  #define  HuoErIO_Flag                           gbFlagData[7].Bit.b0 
 126      =2  #define  Pause_Flag                               gbFlagData[7].Bit.b1 
 127      =2  #define  AKFactoryTestFlag                      gbFlagData[7].Bit.b2 
 128      =2  #define  AKFinishTestFlag                       gbFlagData[7].Bit.b3 
 129      =2  #define  VoiceSetFlag                                   gbFlagData[7].Bit.b4
 130      =2  #define  LMDConfigFlag                          gbFlagData[7].Bit.b7 
 131      =2  
 132      =2  
 133      =2  #define  PanelLostFlag                          gbFlagData[8].Bit.b0
 134      =2  #define  RDFactoryModeFlag                      gbFlagData[8].Bit.b1 
 135      =2  #define  RDFactoryUartFlag                      gbFlagData[8].Bit.b2 
 136      =2  #define  CANTestFlag                            gbFlagData[8].Bit.b3 
 137      =2  #define  LinMingDuFlag                          gbFlagData[8].Bit.b4 
 138      =2  #define  CoolFlag_FromEEprom                                                                            gbFlagData[8].Bit.b5 
 139      =2  #define  HisVCU_VIBPwrOff                       gbFlagData[8].Bit.b5 
 140      =2  
 141      =2  #define  Ev100MSFlag                            gbFlagData[9].Bit.b0 
 142      =2  #define  Ev20MSFlag                             gbFlagData[9].Bit.b1 
 143      =2  #define  Ev50MSFlag                             gbFlagData[9].Bit.b2 
 144      =2  #define  Ev1SFlag                               gbFlagData[9].Bit.b3 
 145      =2  #define  Ev5MSFlag                              gbFlagData[9].Bit.b4
 146      =2  #define  Ev3MSFlag                              gbFlagData[9].Bit.b5
 147      =2  
 148      =2  
 149      =2  #define  LED1_DisplayFlag                           gSendData[0].Bit.b0 
 150      =2  #define  LED2_DisplayFlag                           gSendData[0].Bit.b1 
 151      =2  #define  LED9_DisplayFlag                           gSendData[0].Bit.b2 
 152      =2  #define  LED10_DisplayFlag                          gSendData[0].Bit.b3 
 153      =2  #define  LED11_DisplayFlag                          gSendData[0].Bit.b4 
 154      =2  #define  LED12_DisplayFlag                          gSendData[0].Bit.b5 
 155      =2  #define  LED13_DisplayFlag                          gSendData[0].Bit.b6 
 156      =2  #define  LED14_DisplayFlag                          gSendData[0].Bit.b7 
 157      =2  
 158      =2  #define  LED15_DisplayFlag                               gSendData[1].Bit.b0 
 159      =2  #define  LED16_DisplayFlag                               gSendData[1].Bit.b1 
 160      =2  #define  SysRun_DisplayFlag                              gSendData[1].Bit.b2 
 161      =2  #define  ErrowCodeFlag                             gSendData[1].Bit.b3
 162      =2  #define  HeatSuReDisplayFlag                       gSendData[1].Bit.b4
 163      =2  #define  CoolSuDongDisplayFlag                     gSendData[1].Bit.b5
 164      =2  
 165      =2  #define  CANRLostFlag                                                    gSendData[1].Bit.b6
 166      =2  #define  DisplayPanelLostFlag                      gSendData[1].Bit.b7
 167      =2  #define  HEX_DISPLAY ErrowCodeFlag 
 168      =2  #define  ChouTiMotorTime                                                                                                         8
 169      =2  
 170      =2  #define LED_ON  0
 171      =2  #define LED_OFF 1
 172      =2  
 173      =2  
 174      =2  #if 1 
 175      =2    #define OpenYaSuoJi OpenYaSuoJi_1()                   
 176      =2  #else
 191      =2                                          
 192      =2  #define CloseYaSuoJi OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTA,13,0),PINS_DRV_WritePin(PTC,6,0)
 193      =2  
 194      =2  
 195      =2                                  
 196      =2  
 197      =2  #define OpenYaSuoJi_T2  OpenYaSuoJiFlag =1; OpenHeatFlag =0; PINS_DRV_WritePin(PTC,6,1),PINS_DRV_WritePin(
             -PTA,13,0)
 198      =2  #define CloseYaSuoJi_T2 OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTC,6,0)
 199      =2  
 200      =2  #define OpenHeat     OpenHeatFlag =1;  OpenYaSuoJiFlag =0;       
 201      =2  #define OpenAuxHeat     OpenAuxHeatFlag =1;  OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTB,0,1)
 202      =2  #define CloseHeat       OpenHeatFlag =0;    PINS_DRV_WritePin(PTA,0,0)
 203      =2  #define CloseAuxHeat    OpenAuxHeatFlag =0;    PINS_DRV_WritePin(PTB,0,0)
 204      =2  #define GetActiveSignal_YAJ               ((PINS_DRV_ReadPins(PTC)&0X80U))  
 205      =2  #define TestPointTringer_1                      (PINS_DRV_ReadPins(PTA)&0X80U)
 206      =2  #define TestPointTringer_2                      (PINS_DRV_ReadPins(PTC)&0X0200U)
 207      =2  #define  ChouTiMotor_set     PINS_DRV_WritePin(PTA,1,1)
 208      =2  #define  ChouTiMotor_clr     PINS_DRV_WritePin(PTA,1,0)
 209      =2  #define  OpenOzne_IO         PINS_DRV_WritePin(PTB,1,1)
 210      =2  #define  CloseOzne_IO        PINS_DRV_WritePin(PTB,1,0)
 211      =2  #define  EEPROM_REDY                     gHeatCoolTemp.Bit.EEpromRun =1;
 212      =2  
 213      =2  #define SRC_Config                          0x80
 214      =2  #define Display_config                      0x40
 215      =2  
 216      =2  #define ADMAX 1010
 217      =2  #define ADMIN 18
 218      =2  
 219      =2  
 220      =2  #define Led_Orange_(x)  ;
 221      =2  #define Led_Blue_(x)    ;
 222      =2  
 223      =2  #define Led_RED4_(x)    ;
 224      =2  #define Led_RED5_(x)    ;
 225      =2  #define Led_RED6_(x)    ;
 226      =2  #define Led_RED7_(x)    ;
 227      =2  
 228      =2  
 229      =2  #endif
   9      =3  
   9      =3  #ifndef INCLUDEALL_H
   9      =3  #define INCLUDEALL_H
   9      =3  
   9      =3  
   9      =3  
   9      =3  #include "..\Apps\ioConfig.h"
   9      =3  #include "..\Apps\globe.h"
   9      =3  #include "..\Apps\config.h"
  10      =3  
  11      =3  #include "..\Apps\bsp_Led.h"
   1      =4  
   7      =4  
   8      =4  #ifndef BSP_LED_H
   9      =4  #define BSP_LED_H
  10      =4  
  11      =4  #include "..\Apps\globe.h"
  11      =2  
  11      =2  
  11      =2  #ifndef BSP_LED_H
  11      =2  #define BSP_LED_H
  11      =2  
  11      =2  #include "..\Apps\globe.h"
  12      =2  #include "..\Apps\config.h"
   1      =3  #ifndef CONGIG_H
  13      =2  
  14      =2  #ifdef  __cplusplus
  17      =2  
  18      =2  void LED_sCan(void);    
  19      =2  void LED_Process(void);
  20      =2  void LED_ForceOutput(u8 v);
  21      =2  void FactoryErrowDisplay(u8 v);
  22      =2  #ifdef  __cplusplus
  25      =2  
  26      =2  #endif  
  27      =2  
  11      =3  
  11      =3  #ifndef INCLUDEALL_H
  11      =3  #define INCLUDEALL_H
  11      =3  
  11      =3  
  11      =3  
  11      =3  #include "..\Apps\ioConfig.h"
  11      =3  #include "..\Apps\globe.h"
  11      =3  #include "..\Apps\config.h"
  11      =3  
  11      =3  #include "..\Apps\bsp_Led.h"
  12      =3  #include "..\Apps\buzzer.h"
   1      =4  
   7      =4  
   8      =4  #ifndef BUZZER_H
   9      =4  #define BUZZER_H
  10      =4  
  11      =4  #include "globe.h"
  11      =2  
  11      =2  
  11      =2  #ifndef BUZZER_H
  11      =2  #define BUZZER_H
  11      =2  
  11      =2  #include "globe.h"
  12      =2  
  13      =2  void BuzzerProcess(void);
  14      =2  
  15      =2  
  16      =2  #ifdef  __cplusplus
  19      =2  
  20      =2  
  21      =2  
  22      =2  #ifdef  __cplusplus
  25      =2  
  26      =2  #endif  
  27      =2  
  12      =3  
  12      =3  #ifndef INCLUDEALL_H
  12      =3  #define INCLUDEALL_H
  12      =3  
  12      =3  
  12      =3  
  12      =3  #include "..\Apps\ioConfig.h"
  12      =3  #include "..\Apps\globe.h"
  12      =3  #include "..\Apps\config.h"
  12      =3  
  12      =3  #include "..\Apps\bsp_Led.h"
  12      =3  #include "..\Apps\buzzer.h"
  13      =3  #include "..\Apps\bsp_eeprom.h"
   1      =4  
   2      =4  
  24      =4  
  25      =4  
  44      =4  
  45      =4  #ifndef BSP_EEPROM_H
  46      =4  #define BSP_EEPROM_H
  47      =4  
  48      =4  
  49      =4  #include "includeall.h"   
  17      =3      
  49      =4  
  49      =4  
  49      =4  
  49      =4  
  49      =4  
  49      =4  #ifndef BSP_EEPROM_H
  49      =4  #define BSP_EEPROM_H
  49      =4  
  49      =4  
  49      =4  #include "includeall.h"   
  50      =4  
  51      =4  void EEpromInit(void );
  52      =4  
  53      =4  
  54      =4  #endif 
  55      =4  
  56      =4  
  57      =4  
   1      =2  #ifndef CONGIG_H
   4          #include "clib.h"
   1      =1  #ifndef CLIB_H
   2      =1  #define CLIB_H
   3      =1  
   4      =1  #include "globe.h"
   1      =2  #ifndef GLOBLE_H
   5      =1  
   6      =1  
   7      =1  unsigned char   PopEvent(void);
   8      =1  void    PushEvent(unsigned char  event);
   9      =1  void    EventCollect(void) ;
  10      =1  void    ClibInit(void);
  11      =1  
  12      =1  
  13      =1  #endif
   5          #include "sysRun.h"
   1      =1  #ifndef sysRun_H
   2      =1  #define sysRun_H
   3      =1  
   4      =1  
   5      =1  
   6      =1  
   7      =1  void sysRuning(void);
   8      =1  void sysRest(void);
   9      =1  void DevicePowerOnInit(void);
  10      =1  #define  BSP_UART_TxData     ;
  11      =1  
  12      =1  #endif
   6          
   7          
   8          
   9          
  10          
  11          
  12          #include "..\Apps\bsp_Led.h"
   1      =1  
   7      =1  
   8      =1  #ifndef BSP_LED_H
  27      =1  
  13          #include "..\Apps\ioConfig.h"
   1      =1  
   2      =1  #ifndef IO_CONFIG_H
  14          #include "string.h"
   1      =1  
   9      =1  
  10      =1  #ifndef __STRING_H__
  11      =1  #define __STRING_H__
  12      =1  
  13      =1  #ifndef _SIZE_T
  14      =1   #define _SIZE_T
  15      =1   typedef unsigned int size_t;
  16      =1  #endif
  17      =1  
  18      =1  #ifndef NULL
  19      =1   #define NULL ((void *)0)
  20      =1  #endif
  21      =1  
  22      =1  #pragma SAVE
  23      =1  #pragma REGPARMS
  24      =1  extern char  *strcat  (char *s1, const char *s2);
  25      =1  extern char  *strncat (char *s1, const char *s2, size_t n);
  26      =1  
  27      =1  extern char   strcmp  (const char *s1, const char *s2);
  28      =1  extern char   strncmp (const char *s1, const char *s2, size_t n);
  29      =1  
  30      =1  extern char  *strcpy  (char *s1, const char *s2);
  31      =1  extern char  *strncpy (char *s1, const char *s2, size_t n);
  32      =1  
  33      =1  extern size_t strlen  (const char *);
  34      =1  
  35      =1  extern char  *strchr  (const char *s, char c);
  36      =1  extern int    strpos  (const char *s, char c);
  37      =1  extern char  *strrchr (const char *s, char c);
  38      =1  extern int    strrpos (const char *s, char c);
  39      =1  
  40      =1  extern size_t strspn  (const char *s, const char *set);
  41      =1  extern size_t strcspn (const char *s, const char *set);
  42      =1  extern char  *strpbrk (const char *s, const char *set);
  43      =1  extern char  *strrpbrk(const char *s, const char *set);
  44      =1  extern char  *strstr  (const char *s, const char *sub);
  45      =1  extern char  *strtok  (char *str, const char *set);
  46      =1  
  47      =1  extern char   memcmp  (const void *s1, const void *s2, size_t n);
  48      =1  extern void  *memcpy  (void *s1, const void *s2, size_t n);
  49      =1  extern void  *memchr  (const void *s, char val, size_t n);
  50      =1  extern void  *memccpy (void *s1, const void *s2, char val, size_t n);
  51      =1  extern void  *memmove (void *s1, const void *s2, size_t n);
  52      =1  extern void  *memset  (void *s, char val, size_t n);
  53      =1  #pragma RESTORE
  54      =1  
  55      =1  #endif
  15          
  16          #define CLOSE_ALL_LED()  gbFlagData[3].all=0;BlueLedFlag =0;RedLedtFlag =0
  17          #define OPEN_ALL_LED()   gbFlagData[3].all=0xff;BlueLedFlag =1;RedLedtFlag =1
  18          
  19          
  25          void CMP_Init(void)
  26          {
  27   1              CMPCON = 0x86;   
  28   1              CMPCFG = 0x18;
  29   1          IE1 |= 0x20;
  30   1      }
  31          
  32          
  33          void sysRest(void)
  34          {
  35   1               memset(gbFlagData,0,5);
  36   1               memset(&gstFilte,0,sizeof(gstFilte));
  37   1               gstAM901.stFilter = &gstFilte;
  38   1      }
  39          
  40          typedef enum
  41          {
  42                  ROFilter,
  43                  MixFilter
  44          }emFilter;
  45          
  46          
  47          
  48          
  49          
  55          void FilterlifeTime(emFilter type)
  56          {
  57   1              if( type  == ROFilter)
  58   1              {
  59   2                      
  60   2                      gstFilte.RO_FlowRateCnt++;
  61   2              }
  62   1              else
  63   1              {
  64   2                      gstFilte.Mix_FlowRate++;
  65   2              }
  66   1      
  67   1      }
  68          
  69          
  70          
  76          void FilterSysRunTime(void)
  77          {
  78   1              u16 temp;
  79   1              if(gstFilte.type == ROFilter)   
  80   1              {
  81   2              
  82   2                      if(gstFilte.RO_DayCnt <0x01E13380 )     
  83   2                              gstFilte.RO_DayCnt++;
  84   2                              
  85   2                      
  86   2                      
  87   2                      temp =  gstFilte.RO_DayCnt/0x00015180;
  88   2                              
  89   2                      gstAM901.Run.Bit.DayResidualPercent = 100*( (1080-temp)/1080);
  90   2              }
  91   1              else
  92   1              {
  93   2                      
  94   2                      
  95   2                      if(gstFilte.Mix_DayCnt <0x01E13380 )
  96   2                              gstFilte.Mix_DayCnt++;
  97   2                              
  98   2                      
  99   2                      
 100   2                      temp =  gstFilte.Mix_DayCnt/0x00015180;
 101   2                              
 102   2                      gstAM901.Run.Bit.DayResidualPercent = 100*( (365-temp)/365);
 103   2              }
 104   1      
             -
 105   1      
 106   1              
 107   1              if(gstFilte.type == ROFilter && PunpFlag)       
 108   1              {
 109   2                      if(gstFilte.RO_FlowRateCnt < 246388ul)
 110   2                              gstFilte.RO_FlowRateCnt++;
 111   2      
 112   2                              
 113   2                              
 114   2                      
 115   2                      
 116   2                      temp =  gstFilte.RO_FlowRateCnt*0.04384;
 117   2                      
 118   2                      if(temp >10800ul )
 119   2                              temp = 10800ul;
 120   2      
 121   2                      gstAM901.Run.Bit.DayResidualPercent = 100*( (10800-temp)/10800);
 122   2              }
 123   1              else if(gstFilte.type == MixFilter && PunpFlag)
 124   1              {
 125   2                      if(gstFilte.Mix_FlowRate < 82117ul)
 126   2                              gstFilte.Mix_FlowRate++;
 127   2                              
 128   2                      if(temp >3600ul )
 129   2                              temp = 3600ul;
 130   2      
 131   2                              
 132   2                      
 133   2                      
 134   2                      temp =  gstFilte.Mix_FlowRate*0.04384;
 135   2                              
 136   2                      gstAM901.Run.Bit.DayResidualPercent = 100*( (3600-temp)/3600);
 137   2              }
 138   1      }
 139          
 140          
 146          volatile  u8 sDPOCnt =0;nt =0;
 147          void DevicePowerOnInit(void)
 148          {
 149   1              
 150   1              Blueled_io = 1;
 151   1              Redled_io = 1;
 152   1              Chanel_IO1 = 1;
 153   1              Chanel_IO2 = 1;
 154   1              led1_io = 0;
 155   1              led2_io = 0;
 156   1              led3_io = 0;
 157   1              led4_io = 0;
 158   1              
 159   1              
 160   1              PWM_IndependentModeConfig(PWM02,2000);
 161   1              while(1)
 162   1              {
 163   2                      if(Ev100MSFlag)
 164   2                      {
 165   3                              WDTCON |=0x10;
 166   3                              sDPOCnt++;
 167   3                              Ev100MSFlag =0;
 168   3                              
 169   3                                
 170   3                          if(sDPOCnt>= 30)
 171   3                              {
 172   4                                      break;
 173   4                              }
 174   3                              else if(sDPOCnt>= 2)
 175   3                              {
 176   4                                      PWM_IndependentModeConfig(PWM02,0);
 177   4                              }                               
 178   3                      }
 179   2              }
 180   1              Chanel_IO1 = 0;
 181   1              Chanel_IO2 = 0;
 182   1              led1_io = 0;
 183   1              led2_io = 0;
 184   1              led3_io = 0;
 185   1              led4_io = 0;
 186   1              Blueled_io = 0;
 187   1              Redled_io = 0;
 188   1      }
 189          
 190          
 196          void FirstPowerOnProcess(void)
 197          {
 198   1                      static u16 sTimeCnt = 0;
 199   1                      if(!FirstPownOnFlag)
 200   1                      {
 201   2                                      return;
 202   2                      }       
 203   1                      sTimeCnt++;
 204   1                      JinShuiFa_io = 1;
 205   1                      Pump_io = 1;
 206   1                      FeiShuiFa_IO = 1;
 207   1                      KongShuiFa_IO = 1;
 208   1                      
 209   1                      if(sTimeCnt > _15Min_Per1S)
 210   1                      {
 211   2                                      JinShuiFa_io = 0;
 212   2                                      Pump_io = 0;
 213   2                                      FeiShuiFa_IO = 0;
 214   2                                      KongShuiFa_IO = 0;
 215   2                                      FirstPownOnFlag =  1;
 216   2                      }
 217   1                                      
 218   1                      
 219   1      }
 220          
 226          
 227          
 228          void MakeWaterProcess(void)
 229          {               
 230   1                      static u8 sMWaterStep = 5;
 231   1                      static u16 sMWaterStepCnt = 0;
 232   1              
 233   1                      if(FirstPownOnFlag)
 234   1                      {
 235   2                                      return;
 236   2                      }       
 237   1                      
 238   1                      if(KeySwitchFlag && !MakeWaterFlag)
 239   1                      {
 240   2                              sMWaterStep =   0;
 241   2                              MakeWaterFlag = 1;      
 242   2                              HuiLiuFa_io = 0;
 243   2                      }
 244   1      
 245   1                      
 246   1              
 247   1                      
 248   1                      switch(sMWaterStep)
 249   1                      {
 250   2                                      case 0:
 251   2                                              JinShuiFa_io =1;
 252   2                                              sMWaterStep =1;
 253   2                                              LED4_L =1;
 254   2                                              PunpFlag = 1;
 255   2                                              
 256   2                                      break;
 257   2                                      
 258   2                                      case 1:
 259   2                                              sMWaterStepCnt++;
 260   2                                              if(sMWaterStepCnt > _500MS_Per50MS)
 261   2                                              {
 262   3                                                      sMWaterStepCnt = 0;
 263   3                                                      Pump_io = 1;
 264   3                                                      sMWaterStep++;
 265   3                                              }                       
 266   2                                      break;
 267   2                                      
 268   2                                      case 2:
 269   2                                              if(!KeySwitchFlag)
 270   2                                              {
 271   3                                                              sMWaterStep++;
 272   3                                                              LED4_L =0;
 273   3                                              }
 274   2                                      break;
 275   2                                      
 276   2                                      case 3:
 277   2                                              JinShuiFa_io = 0;
 278   2                                              sMWaterStepCnt = 0;
 279   2                                              sMWaterStep++;
 280   2                                              MakeWaterFlag = 0;
 281   2                                      break;
 282   2                                      
 283   2                                      case 4:
 284   2                                              sMWaterStepCnt++;
 285   2                                              if(sMWaterStepCnt > _500MS_Per50MS)
 286   2                                              {
 287   3                                                      sMWaterStepCnt = 0;
 288   3                                                      Pump_io = 0;
 289   3                                                      PunpFlag = 0;
 290   3                                                      sMWaterStep++;                                                  
 291   3                                              }
 292   2                                      break;
 293   2                                      
 294   2                                      case 5:
 295   2                                                
 296   2                                                sMWaterStepCnt++;
 297   2                                                      if(sMWaterStepCnt >_5Min_Per50MS)
 298   2                                                      {
 299   3                                                                      sMWaterStepCnt = 0;
 300   3                                                                      sMWaterStep++;          
 301   3                                                                      
 302   3                                                      }
 303   2                                      break;
 304   2                                                      
 305   2                                      case 6:
 306   2                                                      if(sMWaterStepCnt >_1Min_Per50MS)
 307   2                                                      {
 308   3                                                                      sMWaterStepCnt = 0;
 309   3                                                                      sMWaterStep = 5;                
 310   3                                                                      HuiLiuFa_io = 0;
 311   3                                                                      Pump_io = 0;
 312   3                                                      }
 313   2                                                      else
 314   2                                                      {
 315   3                                                                      HuiLiuFa_io = 1;
 316   3                                                                      Pump_io = 1;
 317   3                                                      }
 318   2                                                      if(KeySwitchFlag )
 319   2                                                              HuiLiuFa_io = 0;
 320   2                                      break;
 321   2                                                      
 322   2                                      default:
 323   2                                      break;
 324   2                                      
 325   2                                      
 326   2                              }
 327   1      }
 328          
 329          
 330          void JinShuiWorkProcess(void)
 331          {
 332   1                      
 333   1      }
 334          
 335          
 341          void sysRuning(void)
 342          {       
 343   1      
 344   1              EventCollect();
 345   1          switch(PopEvent())
 346   1          {    
 347   2      
 348   2                      case ev3MS:
 349   2                               LED_sCan();
 350   2                      break; 
 351   2                                      
 352   2              case ev5MS:       
 353   2                                              BuzzerProcess();
 354   2                               
 355   2              break;  
 356   2          
 357   2              case ev20MS:
 358   2              {
 359   3                                                      
 360   3              }                               
 361   2              break;
 362   2                                      
 363   2              case ev50MS:
 364   2              {
 365   3                                                      KeySelect();
*** WARNING C206 IN LINE 365 OF ..\Apps\sysRun.c: 'KeySelect': missing function-prototype
 366   3                                                      KeyRest();
*** WARNING C206 IN LINE 366 OF ..\Apps\sysRun.c: 'KeyRest': missing function-prototype
 367   3                                                      KeyGaoYaSwitch();
*** WARNING C206 IN LINE 367 OF ..\Apps\sysRun.c: 'KeyGaoYaSwitch': missing function-prototype
 368   3                                                      MakeWaterProcess();                                             
 369   3              }
 370   2              break;
 371   2                                      
 372   2              case ev100MS:
 373   2              {
 374   3                                                      LED_Process();  
 375   3                  
 376   3              }
 377   2              break;
 378   2                                      
 379   2              case ev1S:
 380   2              {
 381   3                                                      FilterSysRunTime();
 382   3                                                      FirstPowerOnProcess();
 383   3              }
 384   2              break;
 385   2         
 386   2              default:
 387   2              break;
 388   2          }
 389   1      }
ASSEMBLY LISTING OF GENERATED OBJECT CODE
             ; FUNCTION CMP_Init (BEGIN)
                                           ; SOURCE LINE # 25
                                           ; SOURCE LINE # 26
                                           ; SOURCE LINE # 27
0000 75B786            MOV     CMPCON,#086H
                                           ; SOURCE LINE # 28
0003 75B618            MOV     CMPCFG,#018H
                                           ; SOURCE LINE # 29
0006 43A920            ORL     IE1,#020H
                                           ; SOURCE LINE # 30
0009 22                RET     
             ; FUNCTION CMP_Init (END)
             ; FUNCTION sysRest (BEGIN)
                                           ; SOURCE LINE # 33
                                           ; SOURCE LINE # 34
                                           ; SOURCE LINE # 35
0000 7E00              MOV     R6,#00H
0002 7F05              MOV     R7,#05H
0004 7D00              MOV     R5,#00H
0006 7B01              MOV     R3,#01H
0008 7A00        E     MOV     R2,#HIGH gbFlagData
000A 7900        E     MOV     R1,#LOW gbFlagData
000C 120000      E     LCALL   ?C?MEMSET
                                           ; SOURCE LINE # 36
000F 7E00              MOV     R6,#00H
0011 7F14              MOV     R7,#014H
0013 7D00              MOV     R5,#00H
0015 7B01              MOV     R3,#01H
0017 7A00        E     MOV     R2,#HIGH gstFilte
0019 7900        E     MOV     R1,#LOW gstFilte
001B 120000      E     LCALL   ?C?MEMSET
                                           ; SOURCE LINE # 37
001E 7B01              MOV     R3,#01H
0020 7A00        E     MOV     R2,#HIGH gstFilte
0022 7900        E     MOV     R1,#LOW gstFilte
0024 900000      E     MOV     DPTR,#gstAM901+03H
0027 020000      E     LJMP    ?C?PSTXDATA
             ; FUNCTION sysRest (END)
             ; FUNCTION _FilterlifeTime (BEGIN)
                                           ; SOURCE LINE # 55
;---- Variable 'type' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 56
                                           ; SOURCE LINE # 57
0000 EF                MOV     A,R7
0001 7018              JNZ     ?C0003
                                           ; SOURCE LINE # 58
                                           ; SOURCE LINE # 60
0003 900000      E     MOV     DPTR,#gstFilte+010H
0006 120000      E     LCALL   ?C?LLDXDATA
0009 EF                MOV     A,R7
000A 2401              ADD     A,#01H
000C FF                MOV     R7,A
000D E4                CLR     A
000E 3E                ADDC    A,R6
000F FE                MOV     R6,A
0010 E4                CLR     A
0011 3D                ADDC    A,R5
0012 FD                MOV     R5,A
0013 E4                CLR     A
0014 3C                ADDC    A,R4
0015 FC                MOV     R4,A
0016 900000      E     MOV     DPTR,#gstFilte+010H
                                           ; SOURCE LINE # 61
0019 8016              SJMP    ?C0060
001B         ?C0003:
                                           ; SOURCE LINE # 63
                                           ; SOURCE LINE # 64
001B 900000      E     MOV     DPTR,#gstFilte+0CH
001E 120000      E     LCALL   ?C?LLDXDATA
0021 EF                MOV     A,R7
0022 2401              ADD     A,#01H
0024 FF                MOV     R7,A
0025 E4                CLR     A
0026 3E                ADDC    A,R6
0027 FE                MOV     R6,A
0028 E4                CLR     A
0029 3D                ADDC    A,R5
002A FD                MOV     R5,A
002B E4                CLR     A
002C 3C                ADDC    A,R4
002D FC                MOV     R4,A
002E 900000      E     MOV     DPTR,#gstFilte+0CH
0031         ?C0060:
0031 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 65
                                           ; SOURCE LINE # 67
0034         ?C0005:
0034 22                RET     
             ; FUNCTION _FilterlifeTime (END)
             ; FUNCTION FilterSysRunTime (BEGIN)
                                           ; SOURCE LINE # 76
                                           ; SOURCE LINE # 77
                                           ; SOURCE LINE # 79
0000 900000      E     MOV     DPTR,#gstFilte+02H
0003 E0                MOVX    A,@DPTR
0004 7002              JNZ     ?C0057
0006 A3                INC     DPTR
0007 E0                MOVX    A,@DPTR
0008         ?C0057:
0008 7055              JNZ     ?C0006
                                           ; SOURCE LINE # 80
                                           ; SOURCE LINE # 82
000A 7F80              MOV     R7,#080H
000C 7E33              MOV     R6,#033H
000E 7DE1              MOV     R5,#0E1H
0010 7C01              MOV     R4,#01H
0012 900000      E     MOV     DPTR,#gstFilte+08H
0015 120000      E     LCALL   ?C?LLDXDATA0
0018 C3                CLR     C
0019 120000      E     LCALL   ?C?ULCMP
001C 5019              JNC     ?C0007
                                           ; SOURCE LINE # 83
001E 900000      E     MOV     DPTR,#gstFilte+08H
0021 120000      E     LCALL   ?C?LLDXDATA
0024 EF                MOV     A,R7
0025 2401              ADD     A,#01H
0027 FF                MOV     R7,A
0028 E4                CLR     A
0029 3E                ADDC    A,R6
002A FE                MOV     R6,A
002B E4                CLR     A
002C 3D                ADDC    A,R5
002D FD                MOV     R5,A
002E E4                CLR     A
002F 3C                ADDC    A,R4
0030 FC                MOV     R4,A
0031 900000      E     MOV     DPTR,#gstFilte+08H
0034 120000      E     LCALL   ?C?LSTXDATA
0037         ?C0007:
                                           ; SOURCE LINE # 87
0037 7B80              MOV     R3,#080H
0039 7A51              MOV     R2,#051H
003B 7901              MOV     R1,#01H
003D 7800              MOV     R0,#00H
003F 900000      E     MOV     DPTR,#gstFilte+08H
0042 120000      E     LCALL   ?C?LLDXDATA
0045 120000      E     LCALL   ?C?ULDIV
0048 900000      R     MOV     DPTR,#temp
004B EE                MOV     A,R6
004C F0                MOVX    @DPTR,A
004D A3                INC     DPTR
004E EF                MOV     A,R7
004F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 89
0050 C3                CLR     C
0051 7438              MOV     A,#038H
0053 9F                SUBB    A,R7
0054 FF                MOV     R7,A
0055 7404              MOV     A,#04H
0057 9E                SUBB    A,R6
0058 FE                MOV     R6,A
0059 7C04              MOV     R4,#04H
005B 7D38              MOV     R5,#038H
                                           ; SOURCE LINE # 90
005D 8053              SJMP    ?C0061
005F         ?C0006:
                                           ; SOURCE LINE # 92
                                           ; SOURCE LINE # 95
005F 7F80              MOV     R7,#080H
0061 7E33              MOV     R6,#033H
0063 7DE1              MOV     R5,#0E1H
0065 7C01              MOV     R4,#01H
0067 900000      E     MOV     DPTR,#gstFilte+04H
006A 120000      E     LCALL   ?C?LLDXDATA0
006D C3                CLR     C
006E 120000      E     LCALL   ?C?ULCMP
0071 5019              JNC     ?C0009
                                           ; SOURCE LINE # 96
0073 900000      E     MOV     DPTR,#gstFilte+04H
0076 120000      E     LCALL   ?C?LLDXDATA
0079 EF                MOV     A,R7
007A 2401              ADD     A,#01H
007C FF                MOV     R7,A
007D E4                CLR     A
007E 3E                ADDC    A,R6
007F FE                MOV     R6,A
0080 E4                CLR     A
0081 3D                ADDC    A,R5
0082 FD                MOV     R5,A
0083 E4                CLR     A
0084 3C                ADDC    A,R4
0085 FC                MOV     R4,A
0086 900000      E     MOV     DPTR,#gstFilte+04H
0089 120000      E     LCALL   ?C?LSTXDATA
008C         ?C0009:
                                           ; SOURCE LINE # 100
008C 7B80              MOV     R3,#080H
008E 7A51              MOV     R2,#051H
0090 7901              MOV     R1,#01H
0092 7800              MOV     R0,#00H
0094 900000      E     MOV     DPTR,#gstFilte+04H
0097 120000      E     LCALL   ?C?LLDXDATA
009A 120000      E     LCALL   ?C?ULDIV
009D 900000      R     MOV     DPTR,#temp
00A0 EE                MOV     A,R6
00A1 F0                MOVX    @DPTR,A
00A2 A3                INC     DPTR
00A3 EF                MOV     A,R7
00A4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 102
00A5 C3                CLR     C
00A6 746D              MOV     A,#06DH
00A8 9F                SUBB    A,R7
00A9 FF                MOV     R7,A
00AA 7401              MOV     A,#01H
00AC 9E                SUBB    A,R6
00AD FE                MOV     R6,A
00AE 7C01              MOV     R4,#01H
00B0 7D6D              MOV     R5,#06DH
00B2         ?C0061:
00B2 120000      E     LCALL   ?C?UIDIV
00B5 EF                MOV     A,R7
00B6 75F064            MOV     B,#064H
00B9 A4                MUL     AB
00BA 547F              ANL     A,#07FH
00BC FF                MOV     R7,A
00BD 900000      E     MOV     DPTR,#gstAM901+01H
00C0 E0                MOVX    A,@DPTR
00C1 5480              ANL     A,#080H
00C3 4F                ORL     A,R7
00C4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 103
00C5         ?C0008:
                                           ; SOURCE LINE # 107
00C5 900000      E     MOV     DPTR,#gstFilte+02H
00C8 E0                MOVX    A,@DPTR
00C9 7002              JNZ     ?C0058
00CB A3                INC     DPTR
00CC E0                MOVX    A,@DPTR
00CD         ?C0058:
00CD 6003              JZ      $ + 5H
00CF 020000      R     LJMP    ?C0010
00D2 900000      E     MOV     DPTR,#gbFlagData+04H
00D5 E0                MOVX    A,@DPTR
00D6 20E603            JB      ACC.6,$ + 6H
00D9 020000      R     LJMP    ?C0010
                                           ; SOURCE LINE # 108
                                           ; SOURCE LINE # 109
00DC 7F74              MOV     R7,#074H
00DE 7EC2              MOV     R6,#0C2H
00E0 7D03              MOV     R5,#03H
00E2 7C00              MOV     R4,#00H
00E4 900000      E     MOV     DPTR,#gstFilte+010H
00E7 120000      E     LCALL   ?C?LLDXDATA0
00EA C3                CLR     C
00EB 120000      E     LCALL   ?C?ULCMP
00EE 5019              JNC     ?C0011
                                           ; SOURCE LINE # 110
00F0 900000      E     MOV     DPTR,#gstFilte+010H
00F3 120000      E     LCALL   ?C?LLDXDATA
00F6 EF                MOV     A,R7
00F7 2401              ADD     A,#01H
00F9 FF                MOV     R7,A
00FA E4                CLR     A
00FB 3E                ADDC    A,R6
00FC FE                MOV     R6,A
00FD E4                CLR     A
00FE 3D                ADDC    A,R5
00FF FD                MOV     R5,A
0100 E4                CLR     A
0101 3C                ADDC    A,R4
0102 FC                MOV     R4,A
0103 900000      E     MOV     DPTR,#gstFilte+010H
0106 120000      E     LCALL   ?C?LSTXDATA
0109         ?C0011:
                                           ; SOURCE LINE # 116
0109 900000      E     MOV     DPTR,#gstFilte+010H
010C 120000      E     LCALL   ?C?LLDXDATA
010F E4                CLR     A
0110 120000      E     LCALL   ?C?FCASTL
0113 7B92              MOV     R3,#092H
0115 7A91              MOV     R2,#091H
0117 7933              MOV     R1,#033H
0119 783D              MOV     R0,#03DH
011B 120000      E     LCALL   ?C?FPMUL
011E 120000      E     LCALL   ?C?CASTF
0121 900000      R     MOV     DPTR,#temp
0124 EE                MOV     A,R6
0125 F0                MOVX    @DPTR,A
0126 A3                INC     DPTR
0127 EF                MOV     A,R7
0128 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 118
0129 E4                CLR     A
012A FC                MOV     R4,A
012B FD                MOV     R5,A
012C 7B30              MOV     R3,#030H
012E 7A2A              MOV     R2,#02AH
0130 F9                MOV     R1,A
0131 F8                MOV     R0,A
0132 C3                CLR     C
0133 120000      E     LCALL   ?C?ULCMP
0136 500A              JNC     ?C0012
                                           ; SOURCE LINE # 119
0138 900000      R     MOV     DPTR,#temp
013B 742A              MOV     A,#02AH
013D F0                MOVX    @DPTR,A
013E A3                INC     DPTR
013F 7430              MOV     A,#030H
0141 F0                MOVX    @DPTR,A
0142         ?C0012:
                                           ; SOURCE LINE # 121
0142 900000      R     MOV     DPTR,#temp
0145 E0                MOVX    A,@DPTR
0146 FE                MOV     R6,A
0147 A3                INC     DPTR
0148 E0                MOVX    A,@DPTR
0149 FF                MOV     R7,A
014A C3                CLR     C
014B 7430              MOV     A,#030H
014D 9F                SUBB    A,R7
014E FF                MOV     R7,A
014F 742A              MOV     A,#02AH
0151 9E                SUBB    A,R6
0152 FE                MOV     R6,A
0153 7C2A              MOV     R4,#02AH
0155 7D30              MOV     R5,#030H
                                           ; SOURCE LINE # 122
0157 020000      R     LJMP    ?C0062
015A         ?C0010:
                                           ; SOURCE LINE # 123
015A 900000      E     MOV     DPTR,#gstFilte+02H
015D E0                MOVX    A,@DPTR
015E 7004              JNZ     ?C0059
0160 A3                INC     DPTR
0161 E0                MOVX    A,@DPTR
0162 6401              XRL     A,#01H
0164         ?C0059:
0164 6003              JZ      $ + 5H
0166 020000      R     LJMP    ?C0017
0169 900000      E     MOV     DPTR,#gbFlagData+04H
016C E0                MOVX    A,@DPTR
016D 20E603            JB      ACC.6,$ + 6H
0170 020000      R     LJMP    ?C0017
                                           ; SOURCE LINE # 124
                                           ; SOURCE LINE # 125
0173 7FC5              MOV     R7,#0C5H
0175 7E40              MOV     R6,#040H
0177 7D01              MOV     R5,#01H
0179 7C00              MOV     R4,#00H
017B 900000      E     MOV     DPTR,#gstFilte+0CH
017E 120000      E     LCALL   ?C?LLDXDATA0
0181 C3                CLR     C
0182 120000      E     LCALL   ?C?ULCMP
0185 5019              JNC     ?C0015
                                           ; SOURCE LINE # 126
0187 900000      E     MOV     DPTR,#gstFilte+0CH
018A 120000      E     LCALL   ?C?LLDXDATA
018D EF                MOV     A,R7
018E 2401              ADD     A,#01H
0190 FF                MOV     R7,A
0191 E4                CLR     A
0192 3E                ADDC    A,R6
0193 FE                MOV     R6,A
0194 E4                CLR     A
0195 3D                ADDC    A,R5
0196 FD                MOV     R5,A
0197 E4                CLR     A
0198 3C                ADDC    A,R4
0199 FC                MOV     R4,A
019A 900000      E     MOV     DPTR,#gstFilte+0CH
019D 120000      E     LCALL   ?C?LSTXDATA
01A0         ?C0015:
                                           ; SOURCE LINE # 128
01A0 900000      R     MOV     DPTR,#temp
01A3 E0                MOVX    A,@DPTR
01A4 FE                MOV     R6,A
01A5 A3                INC     DPTR
01A6 E0                MOVX    A,@DPTR
01A7 FF                MOV     R7,A
01A8 E4                CLR     A
01A9 FC                MOV     R4,A
01AA FD                MOV     R5,A
01AB 7B10              MOV     R3,#010H
01AD 7A0E              MOV     R2,#0EH
01AF F9                MOV     R1,A
01B0 F8                MOV     R0,A
01B1 C3                CLR     C
01B2 120000      E     LCALL   ?C?ULCMP
01B5 500A              JNC     ?C0016
                                           ; SOURCE LINE # 129
01B7 900000      R     MOV     DPTR,#temp
01BA 740E              MOV     A,#0EH
01BC F0                MOVX    @DPTR,A
01BD A3                INC     DPTR
01BE 7410              MOV     A,#010H
01C0 F0                MOVX    @DPTR,A
01C1         ?C0016:
                                           ; SOURCE LINE # 134
01C1 900000      E     MOV     DPTR,#gstFilte+0CH
01C4 120000      E     LCALL   ?C?LLDXDATA
01C7 E4                CLR     A
01C8 120000      E     LCALL   ?C?FCASTL
01CB 7B92              MOV     R3,#092H
01CD 7A91              MOV     R2,#091H
01CF 7933              MOV     R1,#033H
01D1 783D              MOV     R0,#03DH
01D3 120000      E     LCALL   ?C?FPMUL
01D6 120000      E     LCALL   ?C?CASTF
01D9 900000      R     MOV     DPTR,#temp
01DC EE                MOV     A,R6
01DD F0                MOVX    @DPTR,A
01DE A3                INC     DPTR
01DF EF                MOV     A,R7
01E0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 136
01E1 C3                CLR     C
01E2 7410              MOV     A,#010H
01E4 9F                SUBB    A,R7
01E5 FF                MOV     R7,A
01E6 740E              MOV     A,#0EH
01E8 9E                SUBB    A,R6
01E9 FE                MOV     R6,A
01EA 7C0E              MOV     R4,#0EH
01EC 7D10              MOV     R5,#010H
01EE         ?C0062:
01EE 120000      E     LCALL   ?C?UIDIV
01F1 EF                MOV     A,R7
01F2 75F064            MOV     B,#064H
01F5 A4                MUL     AB
01F6 547F              ANL     A,#07FH
01F8 FF                MOV     R7,A
01F9 900000      E     MOV     DPTR,#gstAM901+01H
01FC E0                MOVX    A,@DPTR
01FD 5480              ANL     A,#080H
01FF 4F                ORL     A,R7
0200 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 137
                                           ; SOURCE LINE # 138
0201         ?C0017:
0201 22                RET     
             ; FUNCTION FilterSysRunTime (END)
             ; FUNCTION DevicePowerOnInit (BEGIN)
                                           ; SOURCE LINE # 147
                                           ; SOURCE LINE # 148
                                           ; SOURCE LINE # 150
0000 D292              SETB    P12
                                           ; SOURCE LINE # 151
0002 D290              SETB    P10
                                           ; SOURCE LINE # 152
0004 D2B3              SETB    P33
                                           ; SOURCE LINE # 153
0006 D2B5              SETB    P35
                                           ; SOURCE LINE # 154
0008 C2B7              CLR     P37
                                           ; SOURCE LINE # 155
000A C2B4              CLR     P34
                                           ; SOURCE LINE # 156
000C C2B2              CLR     P32
                                           ; SOURCE LINE # 157
000E C2B1              CLR     P31
                                           ; SOURCE LINE # 160
0010 7DD0              MOV     R5,#0D0H
0012 7C07              MOV     R4,#07H
0014 8031              SJMP    ?C0063
0016         ?C0018:
                                           ; SOURCE LINE # 161
                                           ; SOURCE LINE # 162
                                           ; SOURCE LINE # 163
0016 900000      E     MOV     DPTR,#gbFlagData+09H
0019 E0                MOVX    A,@DPTR
001A 30E0F9            JNB     ACC.0,?C0018
                                           ; SOURCE LINE # 164
                                           ; SOURCE LINE # 165
001D 43CF10            ORL     WDTCON,#010H
                                           ; SOURCE LINE # 166
0020 900000      R     MOV     DPTR,#sDPOCnt
0023 E0                MOVX    A,@DPTR
0024 04                INC     A
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 167
0026 900000      E     MOV     DPTR,#gbFlagData+09H
0029 E0                MOVX    A,@DPTR
002A 54FE              ANL     A,#0FEH
002C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
002D 900000      R     MOV     DPTR,#sDPOCnt
0030 E0                MOVX    A,@DPTR
0031 C3                CLR     C
0032 941E              SUBB    A,#01EH
0034 7480              MOV     A,#080H
0036 9480              SUBB    A,#080H
0038 5014              JNC     ?C0019
                                           ; SOURCE LINE # 171
                                           ; SOURCE LINE # 172
                                           ; SOURCE LINE # 173
                                           ; SOURCE LINE # 174
003A E0                MOVX    A,@DPTR
003B C3                CLR     C
003C 9402              SUBB    A,#02H
003E 7480              MOV     A,#080H
0040 9480              SUBB    A,#080H
0042 40D2              JC      ?C0018
                                           ; SOURCE LINE # 175
                                           ; SOURCE LINE # 176
0044 E4                CLR     A
0045 FD                MOV     R5,A
0046 FC                MOV     R4,A
0047         ?C0063:
0047 7F02              MOV     R7,#02H
0049 120000      E     LCALL   _PWM_IndependentModeConfig
                                           ; SOURCE LINE # 177
                                           ; SOURCE LINE # 178
                                           ; SOURCE LINE # 179
004C 80C8              SJMP    ?C0018
004E         ?C0019:
                                           ; SOURCE LINE # 180
004E C2B3              CLR     P33
                                           ; SOURCE LINE # 181
0050 C2B5              CLR     P35
                                           ; SOURCE LINE # 182
0052 C2B7              CLR     P37
                                           ; SOURCE LINE # 183
0054 C2B4              CLR     P34
                                           ; SOURCE LINE # 184
0056 C2B2              CLR     P32
                                           ; SOURCE LINE # 185
0058 C2B1              CLR     P31
                                           ; SOURCE LINE # 186
005A C292              CLR     P12
                                           ; SOURCE LINE # 187
005C C290              CLR     P10
                                           ; SOURCE LINE # 188
005E 22                RET     
             ; FUNCTION DevicePowerOnInit (END)
             ; FUNCTION FirstPowerOnProcess (BEGIN)
                                           ; SOURCE LINE # 196
                                           ; SOURCE LINE # 197
                                           ; SOURCE LINE # 199
0000 900000      E     MOV     DPTR,#gbFlagData+02H
0003 E0                MOVX    A,@DPTR
0004 30E630            JNB     ACC.6,?C0026
                                           ; SOURCE LINE # 200
                                           ; SOURCE LINE # 202
                                           ; SOURCE LINE # 203
0007 900000      R     MOV     DPTR,#sTimeCnt
000A E4                CLR     A
000B 75F001            MOV     B,#01H
000E 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 204
0011 D2C2              SETB    P42
                                           ; SOURCE LINE # 205
0013 D2C0              SETB    P40
                                           ; SOURCE LINE # 206
0015 D2C1              SETB    P41
                                           ; SOURCE LINE # 207
0017 D2C3              SETB    P43
                                           ; SOURCE LINE # 209
0019 D3                SETB    C
001A 900000      R     MOV     DPTR,#sTimeCnt+01H
001D E0                MOVX    A,@DPTR
001E 9484              SUBB    A,#084H
0020 900000      R     MOV     DPTR,#sTimeCnt
0023 E0                MOVX    A,@DPTR
0024 9403              SUBB    A,#03H
0026 400F              JC      ?C0026
                                           ; SOURCE LINE # 210
                                           ; SOURCE LINE # 211
0028 C2C2              CLR     P42
                                           ; SOURCE LINE # 212
002A C2C0              CLR     P40
                                           ; SOURCE LINE # 213
002C C2C1              CLR     P41
                                           ; SOURCE LINE # 214
002E C2C3              CLR     P43
                                           ; SOURCE LINE # 215
0030 900000      E     MOV     DPTR,#gbFlagData+02H
0033 E0                MOVX    A,@DPTR
0034 4440              ORL     A,#040H
0036 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 216
                                           ; SOURCE LINE # 219
0037         ?C0026:
0037 22                RET     
             ; FUNCTION FirstPowerOnProcess (END)
             ; FUNCTION MakeWaterProcess (BEGIN)
                                           ; SOURCE LINE # 228
                                           ; SOURCE LINE # 229
                                           ; SOURCE LINE # 233
0000 900000      E     MOV     DPTR,#gbFlagData+02H
0003 E0                MOVX    A,@DPTR
0004 30E603            JNB     ACC.6,$ + 6H
0007 020000      R     LJMP    ?C0029
                                           ; SOURCE LINE # 234
                                           ; SOURCE LINE # 236
                                           ; SOURCE LINE # 238
000A 900000      E     MOV     DPTR,#gbFlagData
000D E0                MOVX    A,@DPTR
000E 30E415            JNB     ACC.4,?C0030
0011 900000      E     MOV     DPTR,#gbFlagData+02H
0014 E0                MOVX    A,@DPTR
0015 20E20E            JB      ACC.2,?C0030
                                           ; SOURCE LINE # 239
                                           ; SOURCE LINE # 240
0018 E4                CLR     A
0019 900000      R     MOV     DPTR,#sMWaterStep
001C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 241
001D 900000      E     MOV     DPTR,#gbFlagData+02H
0020 E0                MOVX    A,@DPTR
0021 4404              ORL     A,#04H
0023 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 242
0024 C2DB              CLR     P53
                                           ; SOURCE LINE # 243
0026         ?C0030:
                                           ; SOURCE LINE # 248
0026 900000      R     MOV     DPTR,#sMWaterStep
0029 E0                MOVX    A,@DPTR
002A 120000      E     LCALL   ?C?CCASE
002D 0000        R     DW      ?C0032
002F 00                DB      00H
0030 0000        R     DW      ?C0033
0032 01                DB      01H
0033 0000        R     DW      ?C0035
0035 02                DB      02H
0036 0000        R     DW      ?C0037
0038 03                DB      03H
0039 0000        R     DW      ?C0038
003B 04                DB      04H
003C 0000        R     DW      ?C0040
003E 05                DB      05H
003F 0000        R     DW      ?C0042
0041 06                DB      06H
0042 0000              DW      00H
0044 0000        R     DW      ?C0029
                                           ; SOURCE LINE # 249
                                           ; SOURCE LINE # 250
0046         ?C0032:
                                           ; SOURCE LINE # 251
0046 D2C2              SETB    P42
                                           ; SOURCE LINE # 252
0048 900000      R     MOV     DPTR,#sMWaterStep
004B 7401              MOV     A,#01H
004D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 253
004E 900000      E     MOV     DPTR,#gbFlagData+03H
0051 E0                MOVX    A,@DPTR
0052 4480              ORL     A,#080H
0054 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 254
0055 A3                INC     DPTR
0056 E0                MOVX    A,@DPTR
0057 4440              ORL     A,#040H
0059 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 256
005A 22                RET     
                                           ; SOURCE LINE # 258
005B         ?C0033:
                                           ; SOURCE LINE # 259
005B 900000      R     MOV     DPTR,#sMWaterStepCnt
005E E4                CLR     A
005F 75F001            MOV     B,#01H
0062 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 260
0065 D3                SETB    C
0066 900000      R     MOV     DPTR,#sMWaterStepCnt+01H
0069 E0                MOVX    A,@DPTR
006A 9409              SUBB    A,#09H
006C 900000      R     MOV     DPTR,#sMWaterStepCnt
006F E0                MOVX    A,@DPTR
0070 9400              SUBB    A,#00H
0072 5003              JNC     $ + 5H
0074 020000      R     LJMP    ?C0029
                                           ; SOURCE LINE # 261
                                           ; SOURCE LINE # 262
0077 E4                CLR     A
0078 F0                MOVX    @DPTR,A
0079 A3                INC     DPTR
007A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 263
007B D2C0              SETB    P40
                                           ; SOURCE LINE # 264
                                           ; SOURCE LINE # 265
                                           ; SOURCE LINE # 266
007D 8074              SJMP    ?C0065
                                           ; SOURCE LINE # 268
007F         ?C0035:
                                           ; SOURCE LINE # 269
007F 900000      E     MOV     DPTR,#gbFlagData
0082 E0                MOVX    A,@DPTR
0083 30E403            JNB     ACC.4,$ + 6H
0086 020000      R     LJMP    ?C0029
                                           ; SOURCE LINE # 270
                                           ; SOURCE LINE # 271
0089 900000      R     MOV     DPTR,#sMWaterStep
008C E0                MOVX    A,@DPTR
008D 04                INC     A
008E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 272
008F 900000      E     MOV     DPTR,#gbFlagData+03H
0092 E0                MOVX    A,@DPTR
0093 547F              ANL     A,#07FH
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 273
                                           ; SOURCE LINE # 274
0096 22                RET     
                                           ; SOURCE LINE # 276
0097         ?C0037:
                                           ; SOURCE LINE # 277
0097 C2C2              CLR     P42
                                           ; SOURCE LINE # 278
0099 E4                CLR     A
009A 900000      R     MOV     DPTR,#sMWaterStepCnt
009D F0                MOVX    @DPTR,A
009E A3                INC     DPTR
009F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 279
00A0 900000      R     MOV     DPTR,#sMWaterStep
00A3 E0                MOVX    A,@DPTR
00A4 04                INC     A
00A5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 280
00A6 900000      E     MOV     DPTR,#gbFlagData+02H
00A9 E0                MOVX    A,@DPTR
00AA 54FB              ANL     A,#0FBH
00AC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 281
00AD 22                RET     
                                           ; SOURCE LINE # 283
00AE         ?C0038:
                                           ; SOURCE LINE # 284
00AE 900000      R     MOV     DPTR,#sMWaterStepCnt
00B1 E4                CLR     A
00B2 75F001            MOV     B,#01H
00B5 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 285
00B8 D3                SETB    C
00B9 900000      R     MOV     DPTR,#sMWaterStepCnt+01H
00BC E0                MOVX    A,@DPTR
00BD 9409              SUBB    A,#09H
00BF 900000      R     MOV     DPTR,#sMWaterStepCnt
00C2 E0                MOVX    A,@DPTR
00C3 9400              SUBB    A,#00H
00C5 405F              JC      ?C0029
                                           ; SOURCE LINE # 286
                                           ; SOURCE LINE # 287
00C7 E4                CLR     A
00C8 F0                MOVX    @DPTR,A
00C9 A3                INC     DPTR
00CA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 288
00CB C2C0              CLR     P40
                                           ; SOURCE LINE # 289
00CD 900000      E     MOV     DPTR,#gbFlagData+04H
00D0 E0                MOVX    A,@DPTR
00D1 54BF              ANL     A,#0BFH
00D3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 290
00D4         ?C0064:
                                           ; SOURCE LINE # 291
                                           ; SOURCE LINE # 292
00D4 801D              SJMP    ?C0065
                                           ; SOURCE LINE # 294
00D6         ?C0040:
                                           ; SOURCE LINE # 296
00D6 900000      R     MOV     DPTR,#sMWaterStepCnt
00D9 E4                CLR     A
00DA 75F001            MOV     B,#01H
00DD 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 297
00E0 D3                SETB    C
00E1 900000      R     MOV     DPTR,#sMWaterStepCnt+01H
00E4 E0                MOVX    A,@DPTR
00E5 9470              SUBB    A,#070H
00E7 900000      R     MOV     DPTR,#sMWaterStepCnt
00EA E0                MOVX    A,@DPTR
00EB 9417              SUBB    A,#017H
00ED 4037              JC      ?C0029
                                           ; SOURCE LINE # 298
                                           ; SOURCE LINE # 299
00EF E4                CLR     A
00F0 F0                MOVX    @DPTR,A
00F1 A3                INC     DPTR
00F2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 300
00F3         ?C0065:
00F3 900000      R     MOV     DPTR,#sMWaterStep
00F6 E0                MOVX    A,@DPTR
00F7 04                INC     A
00F8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 302
                                           ; SOURCE LINE # 303
00F9 22                RET     
                                           ; SOURCE LINE # 305
00FA         ?C0042:
                                           ; SOURCE LINE # 306
00FA D3                SETB    C
00FB 900000      R     MOV     DPTR,#sMWaterStepCnt+01H
00FE E0                MOVX    A,@DPTR
00FF 94B0              SUBB    A,#0B0H
0101 900000      R     MOV     DPTR,#sMWaterStepCnt
0104 E0                MOVX    A,@DPTR
0105 9404              SUBB    A,#04H
0107 4010              JC      ?C0043
                                           ; SOURCE LINE # 307
                                           ; SOURCE LINE # 308
0109 E4                CLR     A
010A F0                MOVX    @DPTR,A
010B A3                INC     DPTR
010C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 309
010D 900000      R     MOV     DPTR,#sMWaterStep
0110 7405              MOV     A,#05H
0112 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 310
0113 C2DB              CLR     P53
                                           ; SOURCE LINE # 311
0115 C2C0              CLR     P40
                                           ; SOURCE LINE # 312
0117 8004              SJMP    ?C0044
0119         ?C0043:
                                           ; SOURCE LINE # 314
                                           ; SOURCE LINE # 315
0119 D2DB              SETB    P53
                                           ; SOURCE LINE # 316
011B D2C0              SETB    P40
                                           ; SOURCE LINE # 317
011D         ?C0044:
                                           ; SOURCE LINE # 318
011D 900000      E     MOV     DPTR,#gbFlagData
0120 E0                MOVX    A,@DPTR
0121 30E402            JNB     ACC.4,?C0029
                                           ; SOURCE LINE # 319
0124 C2DB              CLR     P53
                                           ; SOURCE LINE # 320
                                           ; SOURCE LINE # 322
                                           ; SOURCE LINE # 323
                                           ; SOURCE LINE # 326
                                           ; SOURCE LINE # 327
0126         ?C0029:
0126 22                RET     
             ; FUNCTION MakeWaterProcess (END)
             ; FUNCTION JinShuiWorkProcess (BEGIN)
                                           ; SOURCE LINE # 330
                                           ; SOURCE LINE # 331
                                           ; SOURCE LINE # 333
0000 22                RET     
             ; FUNCTION JinShuiWorkProcess (END)
             ; FUNCTION sysRuning (BEGIN)
                                           ; SOURCE LINE # 341
                                           ; SOURCE LINE # 342
                                           ; SOURCE LINE # 344
0000 120000      E     LCALL   EventCollect
                                           ; SOURCE LINE # 345
0003 120000      E     LCALL   PopEvent
0006 EF                MOV     A,R7
0007 24EC              ADD     A,#0ECH
0009 6011              JZ      ?C0050
000B 24FE              ADD     A,#0FEH
000D 6010              JZ      ?C0052
000F 14                DEC     A
0010 6019              JZ      ?C0053
0012 14                DEC     A
0013 6019              JZ      ?C0054
0015 2405              ADD     A,#05H
0017 701B              JNZ     ?C0056
                                           ; SOURCE LINE # 346
                                           ; SOURCE LINE # 348
0019         ?C0049:
                                           ; SOURCE LINE # 349
0019 020000      E     LJMP    LED_sCan
                                           ; SOURCE LINE # 350
                                           ; SOURCE LINE # 352
001C         ?C0050:
                                           ; SOURCE LINE # 353
001C 020000      E     LJMP    BuzzerProcess
                                           ; SOURCE LINE # 355
                                           ; SOURCE LINE # 357
                                           ; SOURCE LINE # 358
                                           ; SOURCE LINE # 360
                                           ; SOURCE LINE # 361
                                           ; SOURCE LINE # 363
001F         ?C0052:
                                           ; SOURCE LINE # 364
                                           ; SOURCE LINE # 365
001F 120000      E     LCALL   KeySelect
                                           ; SOURCE LINE # 366
0022 120000      E     LCALL   KeyRest
                                           ; SOURCE LINE # 367
0025 120000      E     LCALL   KeyGaoYaSwitch
                                           ; SOURCE LINE # 368
0028 020000      R     LJMP    MakeWaterProcess
                                           ; SOURCE LINE # 369
                                           ; SOURCE LINE # 370
                                           ; SOURCE LINE # 372
002B         ?C0053:
                                           ; SOURCE LINE # 373
                                           ; SOURCE LINE # 374
002B 020000      E     LJMP    LED_Process
                                           ; SOURCE LINE # 376
                                           ; SOURCE LINE # 377
                                           ; SOURCE LINE # 379
002E         ?C0054:
                                           ; SOURCE LINE # 380
                                           ; SOURCE LINE # 381
002E 120000      R     LCALL   FilterSysRunTime
                                           ; SOURCE LINE # 382
0031 120000      R     LCALL   FirstPowerOnProcess
                                           ; SOURCE LINE # 383
                                           ; SOURCE LINE # 384
                                           ; SOURCE LINE # 386
                                           ; SOURCE LINE # 387
                                           ; SOURCE LINE # 388
                                           ; SOURCE LINE # 389
0034         ?C0056:
0034 22                RET     
             ; FUNCTION sysRuning (END)
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
sDPOCnt. . . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0005H  1
ACMP_VREF_EXTERNAL . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_32CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TRX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
OPREG. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
evReceiveDisplay . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_LNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
STDisplayCode. . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  dis1 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  dis2 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  dis3 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  CurMode. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Flag_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_16CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
sysRest. . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
SEG4_27COM0_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
USCI5_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_ENABLE. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Immediate_Mode. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D2 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_OK. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EUART. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
TMCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
USCI3_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
PWM2_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
STFactory. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  step . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  sFactoryTime . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  FactoryCnt . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  step1. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
ACMP_VREF_10D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_BiasVoltage_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_ResSel_100K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM3_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D4 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FlagStatus . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RESET. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
P5 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ST_Beep. . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
ACMP_VREF_11D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SEG0_27COM4_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_200K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputState_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_high. . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
RCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
ACMP_VREF_12D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
BSP_USART0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
evReceiveZhuoDu. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evReceiveBMS . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_13D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_400K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
BSP_USART1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_14D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D4. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_FALL_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_INVERT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D8 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_10. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
BSP_USART2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_15D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D5. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_16us. . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_Timebase_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_11. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXENX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
BSP_USART3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D6. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_EEPROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_12. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ROFilter . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evKeyLackWater . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_800K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Aligned_Mode_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_13. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ERROR. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_COM7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D8. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_14. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_4 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG8. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_15. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_5 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXMOD. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
TXCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
IE . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
KeySelect. . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
ST_MakeWater . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  FaultCnt . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ErrorCodeDisplayData . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  ErrorToNomalCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  ErrorCodeData. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  YSJErrowCnt. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  LowLevelTimeCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  HighLevelTimeCnt . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  ErrowCnt . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0007H  2
ev100MS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_0 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG9. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_6 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
ACMP_CHANNEL_1 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Type_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_EightTimes. . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_FLAG_EXF2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_7 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OPINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
EXA1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
ACMP_CHANNEL_2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_62_5MS. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
EXA2 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
size_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
LightByte. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
AD_ChunShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_FLAG_EXF3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_OUT_PP . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA3 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
USCI5_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
Status_TIMEOUT . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CP . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
USXCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
USCI2_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_FLAG_EXF4 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
ACMP_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
PWM_ComplementaryOutputPin_TypeDef . .  TYPEDEF  -----  U_CHAR   -----  1
SYSCLK_PresSel_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
USCI4_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
IAP_MemType_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_Low . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OperateRange_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
evKeyPower . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_NO. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_OFF . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
OPERCON. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
P0PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
IP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
MixFilter. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LED_Process. . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
ACMP_TriggerMode_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Cycle_Null . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
AD_JieShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INTx_Typedef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
P2PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
USCI5_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT0 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SUCCESS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
P3PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
USCI5_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_VDD . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__ALL_CODEREGION . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TXINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
P4PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
IAP_BTLDType_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI5_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
INT2 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P5PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
_FilterlifeTime. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  type . . . . . . . . . . . . . . . .  * REG *  DATA   U_CHAR   0007H  1
USCI5_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
FunctionalState. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IPT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
USCI5_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
AD_YuanShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_HI. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
HIGH . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_UID. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
USCI5_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_DISABLE. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
USCI5_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM0_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ITStatus . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
P0VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
USCI4_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
DDIC_DutyCycle_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P2VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
EXBH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
USCI5_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_500MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENABLE . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BitStatus. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
P3VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
evNoKeyProcess . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputPin_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
evAuto3. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_32S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_250MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
evAuto4. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_125MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
EXBL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
ADMax. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM3_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00PWM01 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_16S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_BUSY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
BSP_ADChangeEnum . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_PWM_IndependentModeConfig . . . . . .  EXTERN   CODE   PROC     -----  -----
PWM4_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_CHANNEL_P . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_ROM. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_Typedef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev3MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_FALL . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_8B. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P00. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
ST_AM901 . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  6
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  stFilter . . . . . . . . . . . . . .  MEMBER   -----  PTR      0003H  3
DDIC_DMOD_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM02PWM03 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P10. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P01. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
SBUF . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
ev5MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_COM_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_SEG_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_Cycle_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P20. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
P11. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P02. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
CMPCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
AD_LouShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_ALL . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P30. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
P21. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P12. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P03. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
MainCircuit_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P40. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P31. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
P22. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A2H  1
P13. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P04. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
USCI4_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04PWM05 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_0. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_PU. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P50. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
P41. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P32. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
P23. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A3H  1
P14. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
P05. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
IAPDAT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
PopEvent . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
byte . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
USCI5_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_1. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P51. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
P42. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
P33. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
P24. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A4H  1
P15. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P06. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
IPINT0 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_SEG10 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_31_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P52. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
P43. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P34. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
P25. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A5H  1
P16. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P07. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
IPINT1 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
DDIC_SEG20 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG11 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P53. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
P44. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P35. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
P26. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A6H  1
P17. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
CRCREG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
DDIC_SEG21 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG12 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM06PWM07 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P54. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
P45. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
P36. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
P27. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A7H  1
DevicePowerOnInit. . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
DDIC_SEG22 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG13 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_BTLDType_APPROM. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI4_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_5. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_FourTimes . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P55. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
P46. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
P37. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
DDIC_SEG23 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG14 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_62_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI5_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_DISABLE. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_6. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P47. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
DDIC_SEG24 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG15 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI3_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_1_024V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXFX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
DDRCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
emFilter . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LED_sCan . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
DDIC_SEG25 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG16 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_VDD_D4 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_8. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evSysRest. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG26 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG17 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_3_94MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_9. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
StatusTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
FirstPowerOnProcess. . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  sTimeCnt . . . . . . . . . . . . . .  STATIC   XDATA  U_INT    0000H  2
ACMP_TRIGGER_FALL_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG27 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG18 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_31_25MS . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPCTL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
IE1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
DDIC_SEG19 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_LDROM. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D1 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IE2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
USCI0_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D2 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TRUE . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
USCI1_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Dowm. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
CMPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
gbFlagData . . . . . . . . . . . . . .  EXTERN   XDATA  ARRAY    -----  10
sysTick_t. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  14
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  tickCnt. . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  tickCnt1 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  tickCnt2 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  tickCnt3 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  tickCnt4 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  tickCnt5 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  parameter. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  pTickCBFunc. . . . . . . . . . . . .  MEMBER   -----  PTR      0008H  3
  pTickEvent . . . . . . . . . . . . .  MEMBER   -----  PTR      000BH  3
USCI2_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_2_048V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D4 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_Status. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_SC. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_TenTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_7_88MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Polarity_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVR_Config_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPKEY . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
BTMCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
DDIC_PIN_X0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_FLAG_TF2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWMCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
gstFilte . . . . . . . . . . . . . . .  EXTERN   XDATA  STRUCT   -----  20
DDIC_PIN_X1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D8 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
DDIC_PIN_X2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_FLAG_TF3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RCAPXH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
JinShuiWorkProcess . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
ACMP_FLAG_CMPSTA . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
CRCINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
evCleanMode. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_OutputPin_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X4. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_FLAG_TF4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
ADCCFG0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
KeyRest. . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
BSP_UART_MAX . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X5. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT0x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
ADCCFG1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
IP2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
ROMBNK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
evVoiceSwitch. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_Temp_Union . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  MDU_EXAxReg. . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
  MDU_Temp . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
DDIC_PIN_X6. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT1x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_3CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
ADCCFG2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
RCAPXL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
DDIC_PIN_X7. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
INT2x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT10. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionVoltageSelect_TypeDef TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TIM1_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
ACMP_Vref_Typedef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
INT20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT11. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_IOH_Grade_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
USCI4_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
INT21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT12. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_6CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
EventCollect . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
USCI5_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_DISABLE . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT22. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT13. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
USCI4_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER1 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT23. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT14. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_SixTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
WDTCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
WDT_OverflowTime_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER2 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT15. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
INT06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_0us . . . . . .  E_CONST  -----  U_CHAR   -----  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
PWMDFR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWMPDH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
ACMP_TRIGGER_RISE_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_500MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT16. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_1us . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_1D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT17. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Vref_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_0K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM0_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
STHeatCoolTemp . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
ACMP_VREF_2D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_250MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_NON_INVERT. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_1K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM1_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
ACMP_Channel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_3D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_125MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_4us . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM01. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_2K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM2_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
PWMPDL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
CMP_Init . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
ACMP_VREF_4D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_ENABLE . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
PWM20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM02. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_0 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
IPUART . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
sysRuning. . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
STAD_Collect . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  16
  YuanShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0000H  4
  ChunShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0004H  4
  LouShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0008H  4
  JieShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    000CH  4
ACMP_VREF_5D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_Center_Alignment_Mode . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM30. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM03. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_1 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
s32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
ACMP_VREF_6D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_ON. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LCD . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_10B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM40. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM31. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_2 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
STLingMin. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  KeyNum . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
ACMP_VREF_7D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_11B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM41. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_3 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ADC_VREF_2_4V. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ST_PushPop . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  WriteEventCount. . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ReadEventCount . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
ACMP_VREF_8D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LED . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI5_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_4 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ACMP_VREF_9D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Latch_Mode. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_5 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
PWMFLT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
USCI5_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_TypeDef . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ADC_EAIN_6 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
PWM_DutyChange_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_7 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ev20MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_8 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
LVR_INVALID. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BSP_UART_Port_t. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev1S . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_9 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO0. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
USCI2_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO1. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
P0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009AH  1
nt . . . . . . . . . . . . . . . . . .  PUBLIC   XDATA  INT      0006H  2
ev50MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO2. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IPADC. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
INT0F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
P1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
USCI4_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TriggerMode_Typedef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO3. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
P2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI5_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionWaveFilteringTime_Ty  TYPEDEF  -----  U_CHAR   -----  1
GPIO4. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT2F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
P3CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
USCI5_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_RI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO5. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
P4CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
evReceivecmp . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_10 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P5CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
USCI4_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_TI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_11 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCVH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
STSetTempCompensation. . . . . . . . .  TYPEDEF  -----  STRUCT   -----  5
  PowerOnTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  RecoverTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0002H  1
  mode . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
IAP_BTLDType_LDROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_12 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
STSetVaue. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  DisplayMode. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  CompensationValue. . . . . . . . . .  MEMBER   -----  CHAR     0001H  1
USCI5_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_13 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BuzzerProcess. . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
USCI4_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_14 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US0CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
MakeWaterProcess . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  sMWaterStep. . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0002H  1
  sMWaterStepCnt . . . . . . . . . . .  STATIC   XDATA  U_INT    0003H  2
USCI5_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_15 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
US0CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
ADCVL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
EXADH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
BSP_BrshMotor. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SET. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FALSE. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
US0CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
DDIC_BIAS_D3 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
US0CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
DDIC_BIAS_D4 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Up. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
INT0R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
ACMP_FLAG_CMPIF. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
WDT_OverflowTime_15_75MS . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PriorityStatus . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT2R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
BSP_WaterPump. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_Filter. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  20
  buf. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  2
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  Mix_DayCnt . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0004H  4
  RO_DayCnt. . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0008H  4
  Mix_FlowRate . . . . . . . . . . . .  MEMBER   -----  U_LONG   000CH  4
  RO_FlowRateCnt . . . . . . . . . . .  MEMBER   -----  U_LONG   0010H  4
USCI3_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
USCI4_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_4_3V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LOW. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TFX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
IOHCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
Evnt_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Clock_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOHCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
FilterSysRunTime . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  temp . . . . . . . . . . . . . . . .  AUTO     XDATA  U_INT    0000H  2
USCI5_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
Status_ERROR . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
THX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
KeyGaoYaSwitch . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
BSP_WaterAbsorption. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_EXAxReg_Typedef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  MDU_EXA3Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  MDU_EXA2Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  MDU_EXA1Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  MDU_EXA0Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
LVR_3_7V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_1_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
USCI3_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI1_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_1S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_2_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DISABLE. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
evAuto . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI2_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_2S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_15_625MS. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI3_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TLX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
gstAM901 . . . . . . . . . . . . . . .  EXTERN   XDATA  STRUCT   -----  6
USCI5_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI4_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_FALL. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_4S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__USCI5_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
USCI4_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_HNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Channel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
DDIC_ResSel_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__UART0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
PWM0_Edge_Aligned_Mode . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_8S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1119    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =      8       2
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE.  3 WARNING(S),  0 ERROR(S)
