<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

</twCmdLine><twDesign>Pico_Toplevel.ncd</twDesign><twDesignPath>Pico_Toplevel.ncd</twDesignPath><twPCF>Pico_Toplevel.pcf</twPCF><twPcfPath>Pico_Toplevel.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twItemLimit>30</twItemLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_clk_250_to_sys_clk_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_sys_clk_to_clk_250_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y7.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y6.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="17" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y5.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y1.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>2975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2725</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X144Y216.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.121</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X137Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y216.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y216.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;38&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.242</twLogDel><twRouteDel>0.602</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X133Y202.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.298</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twTotPathDel>0.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X137Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y202.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y202.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3 (SLICE_X135Y156.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.853</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twDest><twTotPathDel>4.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X133Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X133Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y158.C2</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">3.029</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y156.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>3.542</twRouteDel><twTotDel>4.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.943</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twDest><twTotPathDel>2.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X138Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y158.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y158.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y156.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7 (SLICE_X145Y217.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y217.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y217.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y217.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2&lt;11&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;7&gt;_rt</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4 (SLICE_X145Y217.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twDest><twTotPathDel>0.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y217.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y217.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2&lt;11&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1&lt;4&gt;_rt</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6 (SLICE_X145Y227.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.141</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6</twDest><twTotPathDel>0.141</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y227.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y227.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y227.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y227.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;35&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6-In1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.086</twRouteDel><twTotDel>0.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y7.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y3.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y2.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y6.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y5.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="65" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>9761</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y0.RXCHBONDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew dest = "1.337" src = "1.463">0.126</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO4</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y0.RXCHBONDI4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y0.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.541</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.663</twTotPathDel><twClkSkew dest = "1.329" src = "1.463">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO3</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.458</twRouteDel><twTotDel>3.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.476</twTotPathDel><twClkSkew dest = "1.329" src = "1.463">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO4</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.271</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA14), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.062</twTotPathDel><twClkSkew dest = "0.367" src = "0.332">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X135Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_data&lt;15&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2DATA14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_data&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.492</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.392</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-632.3</twPctLog><twPctRoute>732.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA12), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.074</twTotPathDel><twClkSkew dest = "0.367" src = "0.332">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X135Y167.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_data&lt;15&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2DATA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_data&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.500</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.400</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-540.5</twPctLog><twPctRoute>640.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2STATUS1), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.081</twTotPathDel><twClkSkew dest = "0.367" src = "0.329">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X135Y170.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2STATUS1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_status&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.473</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.373</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-460.5</twPctLog><twPctRoute>560.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y2.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>768</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI18), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "0.641" src = "0.608">-0.033</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y167.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;51&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y33.DIBDI18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y33.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIPBDIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.955</twTotPathDel><twClkSkew dest = "0.647" src = "0.617">-0.030</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X119Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;35&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y31.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y31.CLKBWRCLKL</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.957</twTotPathDel><twClkSkew dest = "0.641" src = "0.608">-0.033</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X121Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X121Y167.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;43&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y33.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y33.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI21), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew dest = "0.686" src = "0.568">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X118Y161.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;27&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y33.DIBDI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y33.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.272</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-215.9</twPctLog><twPctRoute>315.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA16), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.023</twTotPathDel><twClkSkew dest = "0.078" src = "0.065">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X124Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X124Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;19&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXRDATA16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_TXRAM</twDelType><twDelInfo twEdge="twFalling">-0.504</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.404</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-1756.5</twPctLog><twPctRoute>1856.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA19), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.023</twTotPathDel><twClkSkew dest = "0.078" src = "0.065">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X124Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X124Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;19&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXRDATA19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_TXRAM</twDelType><twDelInfo twEdge="twFalling">-0.503</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.403</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-1752.2</twPctLog><twPctRoute>1852.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="2.000" constraintValue="2.000" deviceLimit="2.000" freqLimit="500.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y34.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y34.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y34.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y34.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y33.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y33.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y33.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y33.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y31.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y31.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y31.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y31.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y30.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y30.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="140" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y30.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="0.591" period="2.000" constraintValue="2.000" deviceLimit="1.409" freqLimit="709.723" physResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" logResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="PicoFramework/ext_clk.pipe_clock_i/userclk1"/><twPinLimit anchorID="142" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.raddr_q&lt;9&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.ren_q/CK" locationPin="SLICE_X114Y170.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="143" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;47&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_0/CK" locationPin="SLICE_X115Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="144" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;47&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_1/CK" locationPin="SLICE_X115Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="145" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;47&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_2/CK" locationPin="SLICE_X115Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="146" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;47&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_3/CK" locationPin="SLICE_X115Y152.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="147" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.ren_q/CK" locationPin="SLICE_X117Y157.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="148" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_60/CK" locationPin="SLICE_X116Y158.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="149" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_61/CK" locationPin="SLICE_X116Y158.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="150" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_62/CK" locationPin="SLICE_X116Y158.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="151" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_63/CK" locationPin="SLICE_X116Y158.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="152" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_52/CK" locationPin="SLICE_X116Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="153" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;51&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_53/CK" locationPin="SLICE_X116Y167.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="154" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>284312</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>93738</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (SLICE_X75Y121.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en</twSrc><twDest BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twTotPathDel>3.933</twTotPathDel><twClkSkew dest = "1.141" src = "1.129">-0.012</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en</twSrc><twDest BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;43&gt;</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>3.430</twRouteDel><twTotDel>3.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.590</twSlack><twSrc BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twTotPathDel>3.207</twTotPathDel><twClkSkew dest = "0.971" src = "1.109">0.138</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X109Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X109Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y140.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;43&gt;</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>3.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.059</twSlack><twSrc BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twSrc><twDest BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twTotPathDel>2.720</twTotPathDel><twClkSkew dest = "0.971" src = "1.127">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twSrc><twDest BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X115Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y140.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;43&gt;</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>2.253</twRouteDel><twTotDel>2.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.115</twSlack><twSrc BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twTotPathDel>2.664</twTotPathDel><twClkSkew dest = "0.971" src = "1.127">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X115Y140.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;43&gt;</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82</twComp><twBEL>UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAMB36_X4Y57.ENARDENL), 3 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twTotPathDel>3.940</twTotPathDel><twClkSkew dest = "1.195" src = "1.167">-0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X124Y203.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/empty_0</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y251.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>UserWrapper/empty_0</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y251.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>UserWrapper/stream_to_mem_0/downsizer/_n0081_inv</twComp><twBEL>UserWrapper/stream_to_mem_0/downsizer/loadMasterData11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y57.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>UserWrapper/readFifo</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y57.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.214</twRouteDel><twTotDel>3.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">UserWrapper/stream_to_mem_0/downsizer/validData_1</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twTotPathDel>3.780</twTotPathDel><twClkSkew dest = "1.195" src = "1.158">-0.037</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_to_mem_0/downsizer/validData_1</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X135Y220.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/validData_1</twComp><twBEL>UserWrapper/stream_to_mem_0/downsizer/validData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y251.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>UserWrapper/validData_1</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y251.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>UserWrapper/stream_to_mem_0/downsizer/_n0081_inv</twComp><twBEL>UserWrapper/stream_to_mem_0/downsizer/loadMasterData11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y57.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>UserWrapper/readFifo</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y57.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.054</twRouteDel><twTotDel>3.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">UserWrapper/stream_to_mem_0/downsizer/validData_0</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twTotPathDel>3.691</twTotPathDel><twClkSkew dest = "1.195" src = "1.158">-0.037</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_to_mem_0/downsizer/validData_0</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X135Y220.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/validData_1</twComp><twBEL>UserWrapper/stream_to_mem_0/downsizer/validData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y251.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>UserWrapper/validData_0</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y251.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>UserWrapper/stream_to_mem_0/downsizer/_n0081_inv</twComp><twBEL>UserWrapper/stream_to_mem_0/downsizer/loadMasterData11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y57.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>UserWrapper/readFifo</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y57.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>3.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90 (SLICE_X125Y280.D6), 3 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">UserWrapper/stream_to_mem_0/stream_control/state_0</twSrc><twDest BELType="FF">UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twTotPathDel>3.874</twTotPathDel><twClkSkew dest = "1.267" src = "1.299">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_to_mem_0/stream_control/state_0</twSrc><twDest BELType='FF'>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X133Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y150.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/state_1</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y259.C5</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>UserWrapper/state_0</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y259.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;0&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y280.D6</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>UserWrapper/Mmux_so_data129</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y280.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;90&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181</twBEL><twBEL>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>3.599</twRouteDel><twTotDel>3.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">UserWrapper/stream_to_mem_0/stream_control/state_1</twSrc><twDest BELType="FF">UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twTotPathDel>3.838</twTotPathDel><twClkSkew dest = "1.267" src = "1.299">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_to_mem_0/stream_control/state_1</twSrc><twDest BELType='FF'>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X133Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/state_1</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y259.C4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.267</twDelInfo><twComp>UserWrapper/state_1</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y259.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;0&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y280.D6</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>UserWrapper/Mmux_so_data129</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y280.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;90&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181</twBEL><twBEL>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>3.563</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">UserWrapper/stream_to_mem_0/stream_control/state_2</twSrc><twDest BELType="FF">UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twTotPathDel>3.670</twTotPathDel><twClkSkew dest = "1.267" src = "1.299">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_to_mem_0/stream_control/state_2</twSrc><twDest BELType='FF'>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X133Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/state_2</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y259.C3</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>UserWrapper/state_2</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y259.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;0&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y280.D6</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>UserWrapper/Mmux_so_data129</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y280.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din&lt;90&gt;</twComp><twBEL>UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181</twBEL><twBEL>UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>3.395</twRouteDel><twTotDel>3.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/Mram_host_sd_table_b (RAMB18_X4Y86.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/host_sd_table_wr_data_5</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/Mram_host_sd_table_b</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.686" src = "0.565">-0.121</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/host_sd_table_wr_data_5</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/Mram_host_sd_table_b</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y216.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X119Y216.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>PicoFramework/app/PIO_EP/host_sd_table_wr_data&lt;7&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/host_sd_table_wr_data_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y86.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>PicoFramework/app/PIO_EP/host_sd_table_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y86.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.282</twDelInfo><twComp>PicoFramework/app/PIO_EP/Mram_host_sd_table_b</twComp><twBEL>PicoFramework/app/PIO_EP/Mram_host_sd_table_b</twBEL></twPathDel><twLogDel>-0.104</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-86.0</twPctLog><twPctRoute>186.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/Mram_istream_desc_table1 (RAMB36_X5Y44.DIBDI16), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/isd_wr_desc_48</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/Mram_istream_desc_table1</twDest><twTotPathDel>0.041</twTotPathDel><twClkSkew dest = "0.097" src = "0.056">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/isd_wr_desc_48</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/Mram_istream_desc_table1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X133Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y220.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/app/PIO_EP/isd_wr_desc&lt;51&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/isd_wr_desc_48</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y44.DIBDI16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>PicoFramework/app/PIO_EP/isd_wr_desc&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y44.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>PicoFramework/app/PIO_EP/Mram_istream_desc_table1</twComp><twBEL>PicoFramework/app/PIO_EP/Mram_istream_desc_table1</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-134.1</twPctLog><twPctRoute>234.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAMB36_X5Y46.DIBDI25), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twDest><twTotPathDel>0.074</twTotPathDel><twClkSkew dest = "0.688" src = "0.614">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X125Y236.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in&lt;115&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y46.DIBDI25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in&lt;121&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y46.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twComp><twBEL>PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2</twBEL></twPathDel><twLogDel>-0.301</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>0.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-406.8</twPctLog><twPctRoute>506.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="181"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="182" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="s_clk"/><twPinLimit anchorID="183" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="184" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="185" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" locationPin="RAMB18_X4Y87.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="186" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" locationPin="RAMB18_X4Y87.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" locationPin="RAMB18_X4Y86.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" locationPin="RAMB18_X4Y86.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" locationPin="RAMB18_X4Y88.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="190" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" locationPin="RAMB18_X4Y88.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="191" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" locationPin="RAMB18_X4Y89.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="192" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" locationPin="RAMB18_X4Y89.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="193" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y80.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="194" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y80.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="195" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" locationPin="RAMB18_X5Y71.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="196" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" locationPin="RAMB18_X4Y78.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="197" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" locationPin="RAMB18_X5Y78.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="198" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" locationPin="RAMB18_X5Y87.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="199" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" locationPin="RAMB18_X5Y86.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="200" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" locationPin="RAMB18_X5Y86.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="201" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL" locationPin="RAMB36_X5Y44.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="202" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU" locationPin="RAMB36_X5Y44.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="203" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL" locationPin="RAMB36_X5Y44.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU" locationPin="RAMB36_X5Y44.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="205" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL" locationPin="RAMB36_X4Y45.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU" locationPin="RAMB36_X4Y45.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL" locationPin="RAMB36_X4Y45.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="208" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU" locationPin="RAMB36_X4Y45.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y81.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y81.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" locationPin="RAMB18_X5Y79.CLKARDCLK" clockNet="s_clk"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>1744</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>968</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.473</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y224.D2), 11 paths
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>1.527</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.364</twTotPathDel><twClkSkew dest = "0.608" src = "0.652">0.044</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y226.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y226.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>1.835</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>1.605</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.272</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y213.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.806</twRouteDel><twTotDel>2.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>1.670</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.207</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>1.724</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.163</twTotPathDel><twClkSkew dest = "0.608" src = "0.656">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.696</twRouteDel><twTotDel>2.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>1.912</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew dest = "0.092" src = "0.117">0.025</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.644</twRouteDel><twTotDel>1.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>2.054</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.823</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>2.136</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.745</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X139Y215.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y215.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.427</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>2.213</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.693</twTotPathDel><twClkSkew dest = "0.092" src = "0.121">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y218.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.375</twRouteDel><twTotDel>1.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>2.401</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.505</twTotPathDel><twClkSkew dest = "0.092" src = "0.121">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y218.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>1.123</twRouteDel><twTotDel>1.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>2.528</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.357</twTotPathDel><twClkSkew dest = "0.608" src = "0.658">0.050</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y220.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>2.592</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.316</twTotPathDel><twClkSkew dest = "0.092" src = "0.119">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y220.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y220.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y221.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.005</twRouteDel><twTotDel>1.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y165.C1), 15 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>1.531</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew dest = "0.617" src = "0.668">0.051</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>2.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>1.609</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.281</twTotPathDel><twClkSkew dest = "0.617" src = "0.662">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.815</twRouteDel><twTotDel>2.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>1.619</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.271</twTotPathDel><twClkSkew dest = "0.617" src = "0.662">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>2.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>1.642</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "0.617" src = "0.663">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y164.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>1.686</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>1.896</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.987</twTotPathDel><twClkSkew dest = "0.617" src = "0.669">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y162.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.669</twRouteDel><twTotDel>1.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>1.946</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.941</twTotPathDel><twClkSkew dest = "0.617" src = "0.665">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y163.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.561</twRouteDel><twTotDel>1.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>1.966</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "0.617" src = "0.658">0.041</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X138Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y169.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.574</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>2.153</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.733</twTotPathDel><twClkSkew dest = "0.617" src = "0.666">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X139Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y161.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y162.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y162.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>1.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>2.218</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.669</twTotPathDel><twClkSkew dest = "0.617" src = "0.665">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y163.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>1.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>2.274</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.612</twTotPathDel><twClkSkew dest = "0.617" src = "0.666">0.049</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y162.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>1.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>2.366</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.521</twTotPathDel><twClkSkew dest = "0.617" src = "0.665">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y163.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pipe_tx6_data_gt&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.203</twRouteDel><twTotDel>1.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>2.383</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.507</twTotPathDel><twClkSkew dest = "0.617" src = "0.662">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>1.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>2.516</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.371</twTotPathDel><twClkSkew dest = "0.617" src = "0.665">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y163.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>1.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>2.586</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.304</twTotPathDel><twClkSkew dest = "0.617" src = "0.662">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.847</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.040</twTotPathDel><twClkSkew dest = "0.617" src = "0.665">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y163.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X143Y225.D4), 15 paths
</twPathRptBanner><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>1.581</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.332</twTotPathDel><twClkSkew dest = "0.092" src = "0.114">0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y226.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y226.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>1.803</twRouteDel><twTotDel>2.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>1.637</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.240</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y213.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>1.702</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.175</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>1.756</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.131</twTotPathDel><twClkSkew dest = "0.608" src = "0.656">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.664</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>1.888</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.000</twTotPathDel><twClkSkew dest = "0.608" src = "0.655">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y225.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y225.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N424</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>1.904</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.971</twTotPathDel><twClkSkew dest = "0.608" src = "0.668">0.060</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y209.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y209.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/resetdone_reg1_5_BRB1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y225.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y225.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N424</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>1.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>1.922</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.966</twTotPathDel><twClkSkew dest = "0.608" src = "0.655">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.612</twRouteDel><twTotDel>1.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>2.086</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.791</twTotPathDel><twClkSkew dest = "0.608" src = "0.666">0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathFromToDelay"><twSlack>2.168</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.713</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X139Y215.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y215.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>1.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathFromToDelay"><twSlack>2.223</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.661</twTotPathDel><twClkSkew dest = "0.608" src = "0.659">0.051</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y218.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.343</twRouteDel><twTotDel>1.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>2.388</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.491</twTotPathDel><twClkSkew dest = "0.608" src = "0.664">0.056</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y214.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y214.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathFromToDelay"><twSlack>2.411</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.473</twTotPathDel><twClkSkew dest = "0.608" src = "0.659">0.051</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y218.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y217.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y217.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>1.091</twRouteDel><twTotDel>1.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>2.623</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.265</twTotPathDel><twClkSkew dest = "0.608" src = "0.655">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y221.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>2.683</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.205</twTotPathDel><twClkSkew dest = "0.608" src = "0.655">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X139Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y221.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.866</twRouteDel><twTotDel>1.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>2.969</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>0.919</twTotPathDel><twClkSkew dest = "0.608" src = "0.655">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y221.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y222.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y225.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y225.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>0.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset (SLICE_X142Y221.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="295"><twSlack>0.107</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y221.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y221.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y221.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (SLICE_X145Y214.A6), 1 path
</twPathRptBanner><twRacePath anchorID="296"><twSlack>0.129</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y214.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y214.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y214.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8_rstpot</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y224.A6), 1 path
</twPathRptBanner><twRacePath anchorID="297"><twSlack>0.135</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y224.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y224.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X143Y224.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="298" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.778</twMinPer></twConstHead><twPinLimitRpt anchorID="299"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="300" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="301" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="302" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_400_450" slack="0.722" period="2.500" constraintValue="1.250" deviceLimit="0.889" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="303" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_400_450" slack="0.722" period="2.500" constraintValue="1.250" deviceLimit="0.889" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="304" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="1.429" period="2.500" constraintValue="2.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="305" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" locationPin="PLLE2_ADV_X1Y1.CLKOUT3" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="306" type="MINPERIOD" name="Tpllper_CLKFB" slack="6.429" period="7.500" constraintValue="7.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" locationPin="PLLE2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout"/><twPinLimit anchorID="307" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="22.929" period="24.000" constraintValue="24.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" locationPin="PLLE2_ADV_X1Y1.CLKOUT2" clockNet="mig_DDR3_0/sync_pulse"/><twPinLimit anchorID="308" type="MAXPERIOD" name="Tpllper_CLKIN" slack="50.133" period="2.500" constraintValue="2.500" deviceLimit="52.633" freqLimit="18.999" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="309" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="136.000" period="24.000" constraintValue="24.000" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" locationPin="PLLE2_ADV_X1Y1.CLKOUT2" clockNet="mig_DDR3_0/sync_pulse"/><twPinLimit anchorID="310" type="MAXPERIOD" name="Tpllper_CLKFB" slack="152.500" period="7.500" constraintValue="7.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" locationPin="PLLE2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout"/><twPinLimit anchorID="311" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="154.000" period="6.000" constraintValue="6.000" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" locationPin="PLLE2_ADV_X1Y1.CLKOUT3" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="312" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="158.500" period="1.500" constraintValue="1.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="313" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="158.500" period="1.500" constraintValue="1.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="314" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="315"><twPinLimitBanner>Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="316" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="317" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y40.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="318" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="319" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y14.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="320" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="321" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y42.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="322" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="323" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y35.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="324" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="325" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y134.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="326" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="327" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y114.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="328" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y29.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="330" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="331" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y24.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="332" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="333" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y33.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="334" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="335" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y16.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="336" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="337" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y18.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="338" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="339" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y1.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="340" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="341" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y124.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="342" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="343" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="344" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="345" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y147.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="346" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.422</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (SLICE_X131Y181.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>17.578</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11</twDest><twTotPathDel>2.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.352</twRouteDel><twTotDel>2.422</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathFromToDelay"><twSlack>17.578</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11</twDest><twTotPathDel>2.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.352</twRouteDel><twTotDel>2.422</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (SLICE_X112Y199.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathFromToDelay"><twSlack>17.617</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.313</twRouteDel><twTotDel>2.383</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathFromToDelay"><twSlack>17.617</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.313</twRouteDel><twTotDel>2.383</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X110Y198.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathFromToDelay"><twSlack>17.618</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twTotPathDel>2.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.312</twRouteDel><twTotDel>2.382</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathFromToDelay"><twSlack>17.618</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twTotPathDel>2.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>7240</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.312</twRouteDel><twTotDel>2.382</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP
        &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (SLICE_X109Y202.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="359"><twSlack>0.227</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_6</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_6</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X115Y203.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>temp&lt;7&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y202.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>temp&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y202.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;8&gt;</twComp><twBEL>temp&lt;6&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (SLICE_X106Y201.D5), 1 path
</twPathRptBanner><twRacePath anchorID="360"><twSlack>0.231</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_4</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_4</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X115Y203.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>temp&lt;7&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y201.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>temp&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y201.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;6&gt;</twComp><twBEL>temp&lt;4&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X110Y198.D3), 1 path
</twPathRptBanner><twRacePath anchorID="361"><twSlack>0.270</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_3</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_3</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X115Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X115Y200.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>temp&lt;3&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y198.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>temp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y198.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;5&gt;</twComp><twBEL>temp&lt;3&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twBEL></twPathDel><twLogDel>0.030</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="362" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_clk_250_to_sys_clk_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="363" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_sys_clk_to_clk_250_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="364" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_clk_userclk2_to_sys_clk_path&quot; TIG;</twConstName><twItemCnt>67100</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>67100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst (SLICE_X3Y349.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="365"><twUnconstPath anchorID="366" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.334</twTotDel><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst</twDest><twDel>6.224</twDel><twSUTime>0.178</twSUTime><twTotPathDel>6.402</twTotPathDel><twClkSkew dest = "1.668" src = "1.285">-0.383</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y210.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y349.SR</twSite><twDelType>net</twDelType><twFanCnt>318</twFanCnt><twDelInfo twEdge="twRising">6.001</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y349.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>6.001</twRouteDel><twTotDel>6.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst_cnt_0 (SLICE_X0Y347.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twUnconstPath anchorID="368" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.276</twTotDel><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst_cnt_0</twDest><twDel>6.132</twDel><twSUTime>0.212</twSUTime><twTotPathDel>6.344</twTotPathDel><twClkSkew dest = "1.668" src = "1.285">-0.383</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst_cnt_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y210.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y347.SR</twSite><twDelType>net</twDelType><twFanCnt>318</twFanCnt><twDelInfo twEdge="twRising">5.909</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y347.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_cnt&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/sys_rst_cnt_0</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>5.909</twRouteDel><twTotDel>6.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst_cnt_1 (SLICE_X0Y347.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="369"><twUnconstPath anchorID="370" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.276</twTotDel><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst_cnt_1</twDest><twDel>6.132</twDel><twSUTime>0.212</twSUTime><twTotPathDel>6.344</twTotPathDel><twClkSkew dest = "1.668" src = "1.285">-0.383</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst_cnt_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y210.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y347.SR</twSite><twDelType>net</twDelType><twFanCnt>318</twFanCnt><twDelInfo twEdge="twRising">5.909</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y347.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_cnt&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/sys_rst_cnt_1</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>5.909</twRouteDel><twTotDel>6.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_clk_userclk2_to_sys_clk_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X41Y119.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="371"><twUnconstPath anchorID="372" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.448</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twDel>0.194</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.154</twTotPathDel><twClkSkew dest = "0.910" src = "0.623">-0.287</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X75Y112.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="373"><twUnconstPath anchorID="374" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.440</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twDel>0.204</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.163</twTotPathDel><twClkSkew dest = "0.876" src = "0.588">-0.288</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X73Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X141Y252.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="375"><twUnconstPath anchorID="376" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.431</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twDel>0.387</twDel><twSUTime>0.108</twSUTime><twTotPathDel>0.279</twTotPathDel><twClkSkew dest = "1.676" src = "1.281">-0.395</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y251.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X143Y251.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y252.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X141Y252.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/sys_clk</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="377" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_sys_clk_to_clk_userclk2_path&quot; TIG;</twConstName><twItemCnt>2625</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (SLICE_X132Y131.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="378"><twUnconstPath anchorID="379" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.758</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="RAM">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC</twDest><twTotPathDel>3.758</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X80Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>3.535</twRouteDel><twTotDel>3.758</twTotDel><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1 (SLICE_X132Y131.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="380"><twUnconstPath anchorID="381" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.758</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="RAM">UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1</twDest><twTotPathDel>3.758</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X80Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>3.535</twRouteDel><twTotDel>3.758</twTotDel><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC (SLICE_X16Y164.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="382"><twUnconstPath anchorID="383" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.722</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType="RAM">UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC</twDest><twTotPathDel>3.722</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y213.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y213.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y205.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y205.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor&lt;0&gt;11_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y164.C1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1&lt;0&gt;_inv</twComp></twPathDel><twLogDel>0.266</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>3.722</twTotDel><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_sys_clk_to_clk_userclk2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X79Y313.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="384"><twUnconstPath anchorID="385" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.349</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twDel>0.195</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.148</twTotPathDel><twClkSkew dest = "0.924" src = "0.742">-0.182</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y312.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X79Y312.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y313.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y313.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/swa/swpe_gen[31].swpe/Mmux_match_reward_86</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X96Y236.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="386"><twUnconstPath anchorID="387" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.315</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twDel>0.183</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.142</twTotPathDel><twClkSkew dest = "0.736" src = "0.594">-0.142</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X97Y236.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y236.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y236.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X64Y126.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="388"><twUnconstPath anchorID="389" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.313</twTotDel><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twDel>0.197</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.798" src = "0.643">-0.155</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y126.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y126.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="390" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twConstName><twItemCnt>1967816344</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>225654</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.662</twMinPer></twConstHead><twPathRptBanner iPaths="316675" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (SLICE_X3Y209.A4), 316675 paths
</twPathRptBanner><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.522</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>4.678</twRouteDel><twTotDel>6.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.505</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;3&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>4.834</twRouteDel><twTotDel>6.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.488</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.654</twLogDel><twRouteDel>4.834</twRouteDel><twTotDel>6.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.484</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.806</twLogDel><twRouteDel>4.678</twRouteDel><twTotDel>6.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.473</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>4.678</twRouteDel><twTotDel>6.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.456</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;3&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>4.834</twRouteDel><twTotDel>6.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.453</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.684</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>6.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.440</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>6.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.439</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.605</twLogDel><twRouteDel>4.834</twRouteDel><twTotDel>6.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.436</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.789</twLogDel><twRouteDel>4.647</twRouteDel><twTotDel>6.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.435</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.757</twLogDel><twRouteDel>4.678</twRouteDel><twTotDel>6.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.423</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.776</twLogDel><twRouteDel>4.647</twRouteDel><twTotDel>6.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.408</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>4.663</twRouteDel><twTotDel>6.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.404</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.635</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>6.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.391</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.622</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>6.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.387</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.740</twLogDel><twRouteDel>4.647</twRouteDel><twTotDel>6.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y204.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y204.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>4.647</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.370</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>4.663</twRouteDel><twTotDel>6.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.359</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>4.663</twRouteDel><twTotDel>6.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.346</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;0&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.737</twLogDel><twRouteDel>4.609</twRouteDel><twTotDel>6.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.336</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>4.546</twRouteDel><twTotDel>6.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.334</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.725</twLogDel><twRouteDel>4.609</twRouteDel><twTotDel>6.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.321</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>4.663</twRouteDel><twTotDel>6.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.320</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;2&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.767</twLogDel><twRouteDel>4.553</twRouteDel><twTotDel>6.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.207</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.319</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;3&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.617</twLogDel><twRouteDel>4.702</twRouteDel><twTotDel>6.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.302</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>4.702</twRouteDel><twTotDel>6.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.301</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y205.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT112</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;6&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.725</twLogDel><twRouteDel>4.576</twRouteDel><twTotDel>6.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.300</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1221</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT122</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;2&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.673</twLogDel><twRouteDel>4.627</twRouteDel><twTotDel>6.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.298</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y203.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.752</twLogDel><twRouteDel>4.546</twRouteDel><twTotDel>6.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twTotPathDel>6.297</twTotPathDel><twClkSkew dest = "1.204" src = "1.214">0.010</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y183.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.152</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;179&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut&lt;15&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec&lt;191&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y201.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y201.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y203.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y203.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y206.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y206.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi2</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y207.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y208.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg&lt;95&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y209.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;951&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14</twBEL></twPathDel><twLogDel>1.744</twLogDel><twRouteDel>4.553</twRouteDel><twTotDel>6.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="316515" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (SLICE_X53Y151.A4), 316515 paths
</twPathRptBanner><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.401</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>6.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.375</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>6.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.369</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;6&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>5.136</twRouteDel><twTotDel>6.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.344</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi6</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.208</twLogDel><twRouteDel>5.136</twRouteDel><twTotDel>6.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.323</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>6.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.270</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>6.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.246</twTotPathDel><twClkSkew dest = "1.092" src = "1.198">0.106</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X57Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y221.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CG_181</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;17&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>5.270</twRouteDel><twTotDel>6.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.214</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>4.999</twRouteDel><twTotDel>6.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.214</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>4.950</twRouteDel><twTotDel>6.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.213</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;6&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>4.926</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.192</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>4.950</twRouteDel><twTotDel>6.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.191</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi6</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>4.926</twRouteDel><twTotDel>6.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.193</twTotPathDel><twClkSkew dest = "1.092" src = "1.198">0.106</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X57Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y221.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CG_181</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y191.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;17&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>5.270</twRouteDel><twTotDel>6.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.161</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>4.999</twRouteDel><twTotDel>6.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="479"><twConstPath anchorID="480" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.137</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y152.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sub_AC&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>6.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="481"><twConstPath anchorID="482" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.120</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y152.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sub_AC&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>6.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="483"><twConstPath anchorID="484" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.116</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sub_AC&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.286</twLogDel><twRouteDel>4.830</twRouteDel><twTotDel>6.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="485"><twConstPath anchorID="486" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.932</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>5.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="487"><twConstPath anchorID="488" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.099</twTotPathDel><twClkSkew dest = "1.092" src = "1.212">0.120</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X63Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y202.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y172.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y172.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y168.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y168.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din&lt;19&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y154.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y154.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;11&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y152.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[0].eng/sub_AC&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>4.830</twRouteDel><twTotDel>6.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="489"><twConstPath anchorID="490" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.181</twTotPathDel><twClkSkew dest = "0.548" src = "0.583">0.035</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y166.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/T&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;17&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>5.269</twRouteDel><twTotDel>6.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="491"><twConstPath anchorID="492" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.915</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>5.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.895</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.837</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>5.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.894</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi5</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>5.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.893</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.806</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>5.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.876</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>5.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>6.128</twTotPathDel><twClkSkew dest = "0.548" src = "0.583">0.035</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y166.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/T&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.D1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y156.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg&lt;29&gt;_0</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut&lt;17&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>5.269</twRouteDel><twTotDel>6.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.863</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y151.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut&lt;0&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>5.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.856</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y155.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi7</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>5.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.856</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y151.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;0&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>5.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="509"><twConstPath anchorID="510" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twTotPathDel>5.855</twTotPathDel><twClkSkew dest = "0.987" src = "1.285">0.298</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X91Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X91Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y153.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/gap_open_q1&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut&lt;7&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y154.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi5</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y154.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y152.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y152.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E&lt;2&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y151.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y153.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F&lt;9&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;605&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10</twBEL></twPathDel><twLogDel>1.768</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>5.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23020" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (SLICE_X57Y182.A4), 23020 paths
</twPathRptBanner><twPathRpt anchorID="511"><twConstPath anchorID="512" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.394</twTotPathDel><twClkSkew dest = "1.083" src = "1.208">0.125</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X66Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y211.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/stall</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y169.D3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/stall</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;26&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[27].swpe/_n0156_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y165.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_lut</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5312</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out522</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out524</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>5.499</twRouteDel><twTotDel>6.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="513"><twConstPath anchorID="514" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew dest = "0.539" src = "0.585">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X59Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y178.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_141</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut&lt;6&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="515"><twConstPath anchorID="516" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.221</twTotPathDel><twClkSkew dest = "1.083" src = "1.277">0.194</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X11Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y221.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y193.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y193.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_lut&lt;2&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y195.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out4108</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out477_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y198.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;61&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out598</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5131</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5101</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5134</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5102</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5135</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5105</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5138</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>5.213</twRouteDel><twTotDel>6.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="517"><twConstPath anchorID="518" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.202</twTotPathDel><twClkSkew dest = "1.083" src = "1.277">0.194</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X11Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y221.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1103&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y193.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y193.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_lutdi2</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y195.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out4108</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out477_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y198.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;61&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out598</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5131</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5101</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5134</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5102</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5135</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5105</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5138</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>5.213</twRouteDel><twTotDel>6.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="519"><twConstPath anchorID="520" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.141</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.349</twTotPathDel><twClkSkew dest = "0.539" src = "0.585">0.046</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X59Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X59Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y178.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y178.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_141</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi6</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.868</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>6.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="521"><twConstPath anchorID="522" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.359</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;23&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/sub_AA&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y170.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y170.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y175.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out560</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y175.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/last_query_block_swa2csf&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out551</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y179.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out570</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5129</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out597</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5130</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>5.319</twRouteDel><twTotDel>6.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.352</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;23&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/sub_AA&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y170.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y170.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y170.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y170.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out558</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y175.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out560</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y175.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/last_query_block_swa2csf&lt;20&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out551</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y179.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out570</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5129</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out597</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5130</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>5.319</twRouteDel><twTotDel>6.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.245</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;26&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;26&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y165.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[485]_cell_score_threshold1[17]_LessThan_81_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5312</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out522</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out524</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>5.367</twRouteDel><twTotDel>6.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.232</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;26&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;26&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y165.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[485]_cell_score_threshold1[17]_LessThan_81_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5312</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out522</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out524</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>5.367</twRouteDel><twTotDel>6.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.172</twTotPathDel><twClkSkew dest = "0.539" src = "0.580">0.041</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X61Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;4&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut&lt;2&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>5.225</twRouteDel><twTotDel>6.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="531"><twConstPath anchorID="532" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.186</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;23&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/sub_AA&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[16].swpe/store_S</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out514</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out513</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out515</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out514</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>5.189</twRouteDel><twTotDel>6.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="533"><twConstPath anchorID="534" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.179</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;23&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;23&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/sub_AA&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y175.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[16].swpe/store_S</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out514</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y180.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out513</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out515</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out514</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>5.189</twRouteDel><twTotDel>6.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="535"><twConstPath anchorID="536" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.007</twTotPathDel><twClkSkew dest = "1.083" src = "1.268">0.185</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y226.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y226.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1097&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1096&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y195.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;71&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y186.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;53&gt;&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5431</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out543</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N124</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out51</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>5.198</twRouteDel><twTotDel>6.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="537"><twConstPath anchorID="538" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.346</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.146</twTotPathDel><twClkSkew dest = "0.539" src = "0.583">0.044</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X50Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_52</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>5.144</twRouteDel><twTotDel>6.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="539"><twConstPath anchorID="540" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.147</twTotPathDel><twClkSkew dest = "0.539" src = "0.580">0.041</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X61Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y180.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y180.D3</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;4&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi2</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>5.225</twRouteDel><twTotDel>6.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="541"><twConstPath anchorID="542" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.107</twTotPathDel><twClkSkew dest = "0.539" src = "0.583">0.044</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X50Y183.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y183.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_52</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi5</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>5.144</twRouteDel><twTotDel>6.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="543"><twConstPath anchorID="544" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>5.958</twTotPathDel><twClkSkew dest = "1.083" src = "1.268">0.185</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y226.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y226.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1097&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y195.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1096&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y195.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;71&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y186.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;53&gt;&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5431</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out543</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N124</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out51</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>5.198</twRouteDel><twTotDel>5.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="545"><twConstPath anchorID="546" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.079</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y204.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y204.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[5].swpe/S&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;57&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;57&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;60&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out567_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y185.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y185.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_010</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out599</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5132</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5101</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5134</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5102</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5135</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5105</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5138</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>5.191</twRouteDel><twTotDel>6.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="547"><twConstPath anchorID="548" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>5.992</twTotPathDel><twClkSkew dest = "1.083" src = "1.208">0.125</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X66Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y211.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/stall</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y169.D3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/stall</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;26&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[27].swpe/_n0156_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y165.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_lut</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y178.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5312</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;1&gt;&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out58</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>5.097</twRouteDel><twTotDel>5.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.046</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;24&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;24&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y164.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>UserWrapper/UserModule/sub_TT_q2&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;1&gt;&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out58</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>5.072</twRouteDel><twTotDel>6.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.058</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>5.092</twRouteDel><twTotDel>6.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="553"><twConstPath anchorID="554" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>5.891</twTotPathDel><twClkSkew dest = "1.083" src = "1.267">0.184</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X25Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y225.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1091&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1091&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y194.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lut&lt;5&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y195.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;71&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y186.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;53&gt;&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5431</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out543</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N124</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out51</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>4.884</twRouteDel><twTotDel>5.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.028</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;24&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;24&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y164.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>UserWrapper/UserModule/sub_TT_q2&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lut&lt;8&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out522</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out524</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>5.054</twRouteDel><twTotDel>6.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="557"><twConstPath anchorID="558" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.027</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;24&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;24&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y164.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>UserWrapper/UserModule/sub_TT_q2&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y178.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;1&gt;&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out58</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>5.072</twRouteDel><twTotDel>6.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="559"><twConstPath anchorID="560" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.026</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y204.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y204.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[5].swpe/S&lt;1&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;57&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;57&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y194.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;60&gt;&lt;8&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out567_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y185.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y185.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_010</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out599</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5132</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5101</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5134</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;15&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5102</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5135</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5105</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5138</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>5.191</twRouteDel><twTotDel>6.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="561"><twConstPath anchorID="562" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.035</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y164.C5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;26&gt;&lt;13&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;25&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y158.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;25&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y158.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_lut&lt;4&gt;</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y159.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo_din&lt;27&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4491_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_open_83</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53101</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y178.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5310</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;1&gt;&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out58</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.995</twRouteDel><twTotDel>6.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="563"><twConstPath anchorID="564" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.009</twTotPathDel><twClkSkew dest = "0.539" src = "0.582">0.043</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y167.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y167.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>UserWrapper/UserModule/sub_AC_q2&lt;17&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;24&gt;&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;24&gt;&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y164.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>UserWrapper/UserModule/sub_TT_q2&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lutdi8</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out540</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out522</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y174.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out521</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y180.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out524</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y180.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;39&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out526</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out525</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>5.054</twRouteDel><twTotDel>6.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="565"><twConstPath anchorID="566" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.024</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y164.C5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;26&gt;&lt;13&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;25&gt;&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y158.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;25&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y158.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_lutdi4</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y159.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo_din&lt;27&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4491_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y172.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/gap_open_83</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out53101</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y178.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out5310</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y178.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;1&gt;&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out58</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>4.995</twRouteDel><twTotDel>6.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="567"><twConstPath anchorID="568" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>6.019</twTotPathDel><twClkSkew dest = "0.099" src = "0.125">0.026</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X57Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y185.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.A4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold&lt;49&gt;&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y183.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;49&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y183.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi5</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out546</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out55</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out54</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>5.092</twRouteDel><twTotDel>6.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="569"><twConstPath anchorID="570" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.502</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twTotPathDel>5.850</twTotPathDel><twClkSkew dest = "1.083" src = "1.267">0.184</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X25Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y225.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1091&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf&lt;1091&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y194.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lutdi5</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y195.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec&lt;71&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y186.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;53&gt;&lt;16&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5431</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out543</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y184.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N124</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y184.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/sub_AT&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out52</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out51</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/N96</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out510</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/out59</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold&lt;42&gt;&lt;5&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/out5109</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y182.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y182.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34</twBEL><twBEL>UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3</twBEL></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>4.884</twRouteDel><twTotDel>5.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/sys_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y50.DIADI18), 1 path
</twPathRptBanner><twPathRpt anchorID="571"><twConstPath anchorID="572" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120</twSrc><twDest BELType="RAM">UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.843" src = "0.545">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y239.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y239.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/cell_score_threshold_sih2ec&lt;27&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y50.DIADI18</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/cell_score_threshold_sih2ec&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y50.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twDestClk><twPctLog>-18.5</twPctLog><twPctRoute>118.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X0Y81.ADDRARDADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="573"><twConstPath anchorID="574" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType="RAM">UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.813" src = "0.591">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y81.ADDRARDADDR4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y81.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twDestClk><twPctLog>-29.3</twPctLog><twPctRoute>129.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X2Y300.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType="FF">UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.846" src = "0.548">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType='FF'>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y299.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y300.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y300.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/sys_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="577"><twPinLimitBanner>Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="578" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y139.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="579" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y139.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="580" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y1.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="581" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X5Y1.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="582" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y132.RDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="583" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y132.WRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="584" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y89.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="585" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y89.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="586" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y47.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="587" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y47.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="588" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y137.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="589" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X5Y137.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="590" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y80.RDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="591" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X5Y80.WRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="592" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y69.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="593" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y69.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="594" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y52.RDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="595" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X5Y52.WRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="596" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y25.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="597" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y25.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="598" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y67.CLKARDCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="599" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X0Y67.CLKBWRCLK" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="600" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y50.CLKARDCLKL" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="601" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y50.CLKARDCLKU" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="602" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y50.CLKBWRCLKL" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="603" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y50.CLKBWRCLKU" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="604" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y54.CLKARDCLKL" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="605" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y54.CLKARDCLKU" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="606" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y54.CLKBWRCLKL" clockNet="UserWrapper/sys_clk"/><twPinLimit anchorID="607" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y54.CLKBWRCLKU" clockNet="UserWrapper/sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="608" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="609"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="610" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.000" period="6.000" constraintValue="3.000" deviceLimit="1.500" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="611" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.000" period="6.000" constraintValue="3.000" deviceLimit="1.500" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="612" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="613" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i"/><twPinLimit anchorID="614" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="94.000" period="6.000" constraintValue="6.000" deviceLimit="100.000" freqLimit="10.000" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="615" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="207.360" period="6.000" constraintValue="6.000" deviceLimit="213.360" freqLimit="4.687" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i"/></twPinLimitRpt></twConst><twConst anchorID="616" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.072</twMinPer></twConstHead><twPinLimitRpt anchorID="617"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="618" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="619" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="620" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="621" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="622" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="623" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="624" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y3.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="625" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y10.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="626" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="627" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y0.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="628" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y9.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="629" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="630" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="631" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y1.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="632" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="633" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="634" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="635" type="MINLOWPULSE" name="Tphrpwl" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="636" type="MINHIGHPULSE" name="Tphrpwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="637" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y3.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="638" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="639" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="640" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y9.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="641" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="642" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="643" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="644" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y0.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="645" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="646" type="MINLOWPULSE" name="Tphrpwl" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="647" type="MINHIGHPULSE" name="Tphrpwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/></twPinLimitRpt></twConst><twConst anchorID="648" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /         1.66666667 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="649"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /
        1.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="650" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="651" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="652" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="653" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="654" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="655" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="656" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="657" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="658" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="659" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="660" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="661" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="662" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="663" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="664" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="665" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y3.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="666" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y10.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="667" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="668" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="669" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y9.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="670" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 6.25%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.560</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="671"><twConstPath anchorID="672" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.914</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "0.644" src = "0.488">-0.156</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.607</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="673"><twConstPath anchorID="674" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.929</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.175</twTotPathDel><twClkSkew dest = "0.643" src = "0.488">-0.155</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>1.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="675"><twConstPath anchorID="676" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.991</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="677"><twConstPath anchorID="678" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.375" src = "0.205">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y0.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.372" src = "0.205">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="683"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;</twPinLimitBanner><twPinLimit anchorID="684" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="685" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="686" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="687" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="688" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="689" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="690" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="691" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="692" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="693" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twConstName><twItemCnt>728565</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>94524</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.980</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (SLICE_X130Y0.D3), 15 paths
</twPathRptBanner><twPathRpt anchorID="694"><twConstPath anchorID="695" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.602</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="696"><twConstPath anchorID="697" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>5.390</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="698"><twConstPath anchorID="699" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>6.042</twTotPathDel><twClkSkew dest = "1.400" src = "1.126">-0.274</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.647</twRouteDel><twTotDel>6.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="700"><twConstPath anchorID="701" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.824</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>5.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="702"><twConstPath anchorID="703" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.230" src = "1.118">-0.112</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y93.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address&lt;47&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>5.168</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="704"><twConstPath anchorID="705" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.645</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.412</twTotPathDel><twClkSkew dest = "1.230" src = "1.114">-0.116</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.017</twRouteDel><twTotDel>5.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="706"><twConstPath anchorID="707" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="708"><twConstPath anchorID="709" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.691</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="710"><twConstPath anchorID="711" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.813</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.245</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X104Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>5.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="712"><twConstPath anchorID="713" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.229</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.870</twRouteDel><twTotDel>5.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="714"><twConstPath anchorID="715" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.850</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.202</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>5.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="716"><twConstPath anchorID="717" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.168</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>4.379</twRouteDel><twTotDel>5.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="718"><twConstPath anchorID="719" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>5.082</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>5.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="720"><twConstPath anchorID="721" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.588</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>4.472</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>4.120</twRouteDel><twTotDel>4.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="722"><twConstPath anchorID="723" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.866</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twTotPathDel>4.188</twTotPathDel><twClkSkew dest = "1.230" src = "1.117">-0.113</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA</twBEL></twPathDel><twLogDel>0.316</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (SLICE_X130Y0.D3), 15 paths
</twPathRptBanner><twPathRpt anchorID="724"><twConstPath anchorID="725" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.602</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="726"><twConstPath anchorID="727" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>5.390</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="728"><twConstPath anchorID="729" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>6.042</twTotPathDel><twClkSkew dest = "1.400" src = "1.126">-0.274</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.647</twRouteDel><twTotDel>6.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="730"><twConstPath anchorID="731" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.824</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>5.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="732"><twConstPath anchorID="733" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.230" src = "1.118">-0.112</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y93.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address&lt;47&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>5.168</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="734"><twConstPath anchorID="735" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.645</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.412</twTotPathDel><twClkSkew dest = "1.230" src = "1.114">-0.116</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.017</twRouteDel><twTotDel>5.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="736"><twConstPath anchorID="737" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="738"><twConstPath anchorID="739" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.691</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="740"><twConstPath anchorID="741" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.813</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.245</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X104Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>5.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="742"><twConstPath anchorID="743" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.229</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.870</twRouteDel><twTotDel>5.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="744"><twConstPath anchorID="745" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.850</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.202</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>5.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="746"><twConstPath anchorID="747" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.168</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>4.379</twRouteDel><twTotDel>5.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="748"><twConstPath anchorID="749" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>5.082</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>5.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="750"><twConstPath anchorID="751" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.588</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>4.472</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>4.120</twRouteDel><twTotDel>4.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="752"><twConstPath anchorID="753" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.866</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twTotPathDel>4.188</twTotPathDel><twClkSkew dest = "1.230" src = "1.117">-0.113</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1</twBEL></twPathDel><twLogDel>0.316</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (SLICE_X130Y0.D3), 15 paths
</twPathRptBanner><twPathRpt anchorID="754"><twConstPath anchorID="755" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.602</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="756"><twConstPath anchorID="757" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>5.390</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="758"><twConstPath anchorID="759" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>6.042</twTotPathDel><twClkSkew dest = "1.400" src = "1.126">-0.274</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.647</twRouteDel><twTotDel>6.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="760"><twConstPath anchorID="761" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.824</twTotPathDel><twClkSkew dest = "1.230" src = "1.127">-0.103</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin&lt;283&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>5.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="762"><twConstPath anchorID="763" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.230" src = "1.118">-0.112</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y93.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address&lt;47&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>5.168</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="764"><twConstPath anchorID="765" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.645</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.412</twTotPathDel><twClkSkew dest = "1.230" src = "1.114">-0.116</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X114Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X114Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.017</twRouteDel><twTotDel>5.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="766"><twConstPath anchorID="767" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="768"><twConstPath anchorID="769" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.691</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="770"><twConstPath anchorID="771" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.813</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.245</twTotPathDel><twClkSkew dest = "1.230" src = "1.113">-0.117</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X104Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>5.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="772"><twConstPath anchorID="773" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.229</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.870</twRouteDel><twTotDel>5.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="774"><twConstPath anchorID="775" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.850</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.202</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>5.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="776"><twConstPath anchorID="777" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.168</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>4.379</twRouteDel><twTotDel>5.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="778"><twConstPath anchorID="779" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>5.082</twTotPathDel><twClkSkew dest = "1.230" src = "1.119">-0.111</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>4.723</twRouteDel><twTotDel>5.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="780"><twConstPath anchorID="781" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.588</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>4.472</twTotPathDel><twClkSkew dest = "1.230" src = "1.111">-0.119</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/bFifo/validDin_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>4.120</twRouteDel><twTotDel>4.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="782"><twConstPath anchorID="783" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.866</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twTotPathDel>4.188</twTotPathDel><twClkSkew dest = "1.230" src = "1.117">-0.113</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y0.D3</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">3.521</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y0.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB</twBEL></twPathDel><twLogDel>0.316</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0 (RAMB36_X4Y27.DIBDI18), 1 path
</twPathRptBanner><twPathRpt anchorID="784"><twConstPath anchorID="785" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.691" src = "0.570">-0.121</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X121Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X121Y140.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;43&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y27.DIBDI18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin&lt;50&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y27.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0</twComp><twBEL>UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0</twBEL></twPathDel><twLogDel>-0.300</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-247.9</twPctLog><twPctRoute>347.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3 (RAMB36_X2Y48.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="786"><twConstPath anchorID="787" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew dest = "0.693" src = "0.546">-0.147</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y258.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y258.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin&lt;231&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y48.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin&lt;229&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y48.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-133.3</twPctLog><twPctRoute>233.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3 (RAMB36_X4Y60.DIADI25), 1 path
</twPathRptBanner><twPathRpt anchorID="788"><twConstPath anchorID="789" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3</twDest><twTotPathDel>0.363</twTotPathDel><twClkSkew dest = "0.838" src = "0.476">-0.362</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y299.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin&lt;243&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y60.DIADI25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.559</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin&lt;241&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y60.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-54.0</twPctLog><twPctRoute>154.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="790"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="791" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="792" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="793" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="794" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="795" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="796" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="797" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="798" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="799" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="800" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y2.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="801" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y3.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="802" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y1.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="803" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y8.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="804" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y5.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="805" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y6.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="806" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y8.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="807" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y7.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="808" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y9.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="809" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y2.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="810" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y10.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="811" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y11.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="812" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y9.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="813" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y10.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="814" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y3.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="815" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y0.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="816" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y11.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="817" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y0.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="818" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y1.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="819" type="MINPERIOD" name="Tidelayper_C" slack="4.000" period="6.000" constraintValue="6.000" deviceLimit="2.000" freqLimit="500.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y114.C" clockNet="c0_clk"/><twPinLimit anchorID="820" type="MINPERIOD" name="Tidelayper_C" slack="4.000" period="6.000" constraintValue="6.000" deviceLimit="2.000" freqLimit="500.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y14.C" clockNet="c0_clk"/></twPinLimitRpt></twConst><twConst anchorID="821" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="822"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="823" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y101.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="824" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y101.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="825" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y103.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="826" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y103.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="827" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y105.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="828" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y105.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="829" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y109.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="830" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y109.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="831" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y110.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="832" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y110.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="833" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y102.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="834" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y102.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="835" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y112.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="836" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y112.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="837" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y106.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="838" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y106.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="839" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="840"><twConstPath anchorID="841" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.468</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.123</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>1.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="842"><twConstPath anchorID="843" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.479</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="844"><twConstPath anchorID="845" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="846"><twConstPath anchorID="847" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="848"><twConstPath anchorID="849" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="850"><twConstPath anchorID="851" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="852"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="853" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="854" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="855" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="856" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y101.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="857" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y103.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="858" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y105.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="859" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y109.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="860" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y110.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="861" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y102.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="862" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y112.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="863" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y106.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="864" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="865"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="866" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="867" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y114.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="868" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="869" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y124.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="870" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y116.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="871" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y116.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="872" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y118.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="873" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y118.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="874" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y123.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="875" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y123.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="876" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y117.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="877" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y117.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="878" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y121.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="879" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y121.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="880" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y122.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="881" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y122.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="882" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="883"><twConstPath anchorID="884" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="885"><twConstPath anchorID="886" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.495</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="887"><twConstPath anchorID="888" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="889"><twConstPath anchorID="890" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="891"><twConstPath anchorID="892" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="893"><twConstPath anchorID="894" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="895"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="896" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="897" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="898" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="899" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y114.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="900" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y124.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="901" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y116.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="902" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y118.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="903" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y123.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="904" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y117.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="905" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y121.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="906" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y122.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="907" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="908"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="909" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="910" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y134.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="911" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="912" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="913" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y136.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="914" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y136.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="915" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y128.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="916" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y128.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="917" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y130.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="918" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y130.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="919" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y127.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="920" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y127.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="921" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y129.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="922" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y129.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="923" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y133.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="924" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y133.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="925" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="926"><twConstPath anchorID="927" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="928"><twConstPath anchorID="929" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.500</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="930"><twConstPath anchorID="931" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="932"><twConstPath anchorID="933" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="934"><twConstPath anchorID="935" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="936"><twConstPath anchorID="937" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="938"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="939" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="940" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="941" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="942" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y134.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="943" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y126.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="944" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y136.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="945" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y128.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="946" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y130.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="947" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y127.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="948" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y129.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="949" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y133.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="950" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="951"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="952" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="953" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y147.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="954" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y141.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="955" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y141.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="956" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y145.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="957" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y145.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="958" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y146.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="959" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y146.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="960" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y138.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="961" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y138.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="962" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y148.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="963" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y148.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="964" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y140.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="965" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y140.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="966" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y142.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="967" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y142.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="968" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="969"><twConstPath anchorID="970" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="971"><twConstPath anchorID="972" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.487</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="973"><twConstPath anchorID="974" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.491</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="975"><twConstPath anchorID="976" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="977"><twConstPath anchorID="978" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="979"><twConstPath anchorID="980" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="981"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="982" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="983" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="984" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="985" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y147.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="986" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y141.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="987" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y145.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="988" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y146.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="989" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y138.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="990" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y148.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="991" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y140.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="992" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y142.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="993" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="994"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="995" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="996" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y1.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="997" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y3.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="998" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y3.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="999" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y5.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1000" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y5.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1001" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y9.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1002" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y9.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1003" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y10.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1004" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y10.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1005" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y2.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1006" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y2.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1007" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y12.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1008" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y12.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1009" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y4.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="1010" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y4.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1011" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="1012"><twConstPath anchorID="1013" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.479</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="1014"><twConstPath anchorID="1015" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.481</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="1016"><twConstPath anchorID="1017" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="1018"><twConstPath anchorID="1019" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="1020"><twConstPath anchorID="1021" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="1022"><twConstPath anchorID="1023" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1024"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1025" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1026" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1027" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1028" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y1.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1029" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y3.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1030" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y5.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1031" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y9.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1032" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y10.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1033" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y2.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1034" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y12.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="1035" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y4.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1036" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1037"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1038" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1039" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y14.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1040" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1041" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y24.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1042" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1043" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y16.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1044" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1045" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y18.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1046" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y15.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1047" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y15.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1048" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y17.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1049" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y17.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1050" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y21.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1051" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1052" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y22.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="1053" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y22.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1054" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="1055"><twConstPath anchorID="1056" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="1057"><twConstPath anchorID="1058" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.495</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="1059"><twConstPath anchorID="1060" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="1061"><twConstPath anchorID="1062" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="1063"><twConstPath anchorID="1064" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="1065"><twConstPath anchorID="1066" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1067"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1068" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1069" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1070" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1071" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y14.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1072" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y24.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1073" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y16.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1074" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y18.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1075" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y15.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1076" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y17.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1077" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y21.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="1078" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y22.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1079" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1080"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1081" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1082" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y35.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1083" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1084" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y29.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1085" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1086" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y33.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1087" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y34.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1088" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y34.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1089" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y26.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1090" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y26.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1091" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y36.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1092" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y36.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1093" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y30.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1094" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y30.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1095" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y27.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="1096" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y27.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1097" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="1098"><twConstPath anchorID="1099" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="1100"><twConstPath anchorID="1101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.500</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="1102"><twConstPath anchorID="1103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="1104"><twConstPath anchorID="1105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="1106"><twConstPath anchorID="1107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="1108"><twConstPath anchorID="1109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1110"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1111" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1112" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1113" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1114" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y35.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1115" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y29.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1116" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y33.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1117" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y34.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1118" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y26.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1119" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y36.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1120" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y30.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="1121" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y27.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1122" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1123"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1124" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1125" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y40.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1126" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1127" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y42.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1128" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y39.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1129" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y39.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1130" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y47.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1131" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y47.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1132" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y45.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1133" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y45.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1134" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y46.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1135" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y46.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1136" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y38.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1137" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y38.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1138" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y48.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1139" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y48.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1140" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="1141"><twConstPath anchorID="1142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="1143"><twConstPath anchorID="1144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.487</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="1145"><twConstPath anchorID="1146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.491</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="1147"><twConstPath anchorID="1148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="1149"><twConstPath anchorID="1150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="1151"><twConstPath anchorID="1152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1153"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1154" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1155" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1156" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1157" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y40.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1158" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y42.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1159" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y39.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1160" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y47.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1161" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y45.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1162" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y46.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1163" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y38.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1164" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y48.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1165" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1166"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1167" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y103.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1168" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y104.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1169" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y110.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1170" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y101.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1171" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y105.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1172" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y107.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1173" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y112.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1174" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y102.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1175" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y106.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1176" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y109.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1177" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1178"><twConstPath anchorID="1179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.016</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.299" src = "0.000">-0.299</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1180"><twConstPath anchorID="1181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1182"><twConstPath anchorID="1183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1184"><twConstPath anchorID="1185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1186"><twConstPath anchorID="1187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1188"><twConstPath anchorID="1189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1190"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1191" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1192" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1193" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1194" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y103.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1195" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y104.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1196" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y110.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1197" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y101.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1198" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y105.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1199" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y107.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1200" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y112.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1201" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y102.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1202" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y106.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1203" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y109.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1204" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1205"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1206" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y116.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1207" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y122.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1208" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y119.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1209" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y123.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1210" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y117.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1211" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y118.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1212" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1213" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1214" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y121.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1215" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y115.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1216" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1217"><twConstPath anchorID="1218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.883</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.355</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q62</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>1.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1219"><twConstPath anchorID="1220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.996</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.243</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>1.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1221"><twConstPath anchorID="1222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.006</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1223"><twConstPath anchorID="1224" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1225"><twConstPath anchorID="1226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1227"><twConstPath anchorID="1228" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1229"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1230" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1231" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1232" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1233" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y116.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1234" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y122.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1235" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y119.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1236" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y123.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1237" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y117.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1238" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y118.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1239" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y124.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1240" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y114.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1241" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y121.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1242" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y115.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1243" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1244"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1245" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y131.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1246" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y129.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1247" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y135.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1248" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y136.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1249" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1250" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y130.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1251" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y133.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1252" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y127.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1253" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y128.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1254" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1255" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1256"><twConstPath anchorID="1257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1258"><twConstPath anchorID="1259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1260"><twConstPath anchorID="1261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1262"><twConstPath anchorID="1263" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1264"><twConstPath anchorID="1265" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1266"><twConstPath anchorID="1267" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1268"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1269" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1270" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1271" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1272" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y131.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1273" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y129.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1274" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y135.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1275" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y136.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1276" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y126.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1277" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y130.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1278" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y133.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1279" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y127.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1280" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y128.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1281" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y134.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1282" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1283"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1284" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y140.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1285" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y146.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1286" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1287" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y143.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1288" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y141.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1289" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y142.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1290" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y148.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1291" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y138.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1292" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y145.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1293" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y139.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1294" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1295"><twConstPath anchorID="1296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1297"><twConstPath anchorID="1298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1299"><twConstPath anchorID="1300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1301"><twConstPath anchorID="1302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1303"><twConstPath anchorID="1304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1305"><twConstPath anchorID="1306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1307"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1308" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1309" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1310" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1311" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y140.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1312" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y146.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1313" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y147.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1314" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y143.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1315" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y141.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1316" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y142.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1317" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y148.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1318" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y138.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1319" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y145.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1320" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y139.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1321" twConstType="PERIOD" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1322"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1323" type="MINPERIOD" name="Tockper" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q&lt;0&gt;/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y94.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1324" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y90.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1325" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y96.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1326" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y89.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1327" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y95.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1328" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y92.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1329" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y98.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1330" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y88.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1331" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y87.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1332" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y91.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1333" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y97.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1334" twConstType="PERIOD" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1335"><twConstPath anchorID="1336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1337"><twConstPath anchorID="1338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1339"><twConstPath anchorID="1340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1341"><twConstPath anchorID="1342" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1343"><twConstPath anchorID="1344" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1345"><twConstPath anchorID="1346" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1347"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1348" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1349" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1350" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1351" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y90.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1352" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y96.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1353" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y89.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1354" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y95.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1355" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y92.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1356" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y98.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1357" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y88.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1358" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y87.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1359" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y91.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1360" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y97.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1361" twConstType="PERIOD" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1362"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1363" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y79.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1364" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y85.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1365" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y84.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1366" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y78.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1367" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y81.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1368" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y83.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1369" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y77.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1370" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y80.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1371" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y82.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1372" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y86.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1373" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y76.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1374" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y75.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1375" twConstType="PERIOD" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1376"><twConstPath anchorID="1377" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "0.296" src = "0.000">-0.296</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q01</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.4</twPctLog><twPctRoute>23.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1378"><twConstPath anchorID="1379" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1380"><twConstPath anchorID="1381" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1382"><twConstPath anchorID="1383" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1384"><twConstPath anchorID="1385" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1386"><twConstPath anchorID="1387" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1388"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1389" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1390" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1391" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1392" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y79.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1393" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y85.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1394" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y84.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1395" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y78.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1396" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y81.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1397" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y83.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1398" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y77.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1399" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y80.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1400" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y82.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1401" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y86.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1402" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y76.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1403" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y75.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1404" twConstType="PERIOD" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1405"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1406" type="MINPERIOD" name="Tockper" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q&lt;1&gt;/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y70.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1407" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y67.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1408" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y73.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1409" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y66.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1410" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y65.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1411" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y68.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1412" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y74.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1413" twConstType="PERIOD" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1414"><twConstPath anchorID="1415" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y67.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1416"><twConstPath anchorID="1417" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y68.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y68.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1418"><twConstPath anchorID="1419" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.008</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.291" src = "0.000">-0.291</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q80</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y73.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1420"><twConstPath anchorID="1421" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1422"><twConstPath anchorID="1423" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1424"><twConstPath anchorID="1425" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1426"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1427" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1428" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1429" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1430" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y67.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1431" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y73.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1432" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y66.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1433" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y65.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1434" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y68.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1435" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y74.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1436" twConstType="PERIOD" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1437"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1438" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y5.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1439" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y6.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1440" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y12.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1441" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y2.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1442" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y9.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1443" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y3.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1444" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y4.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1445" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y10.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1446" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y7.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1447" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1448" twConstType="PERIOD" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1449"><twConstPath anchorID="1450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.016</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.299" src = "0.000">-0.299</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y9.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y9.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1451"><twConstPath anchorID="1452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y5.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y5.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1453"><twConstPath anchorID="1454" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y6.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1455"><twConstPath anchorID="1456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1457"><twConstPath anchorID="1458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1459"><twConstPath anchorID="1460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1461"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1462" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1463" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1464" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1465" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y5.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1466" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y6.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1467" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y12.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1468" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y2.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1469" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y9.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1470" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y3.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1471" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y4.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1472" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y10.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1473" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y7.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1474" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y1.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1475" twConstType="PERIOD" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1476"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1477" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y22.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1478" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y19.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1479" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y23.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1480" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y17.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1481" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1482" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1483" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1484" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y21.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1485" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y15.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1486" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1487" twConstType="PERIOD" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1488"><twConstPath anchorID="1489" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.006</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1490"><twConstPath anchorID="1491" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y17.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1492"><twConstPath anchorID="1493" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y18.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1494"><twConstPath anchorID="1495" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1496"><twConstPath anchorID="1497" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1498"><twConstPath anchorID="1499" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1500"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1501" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1502" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1503" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1504" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y22.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1505" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y19.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1506" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y23.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1507" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y17.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1508" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y18.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1509" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y24.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1510" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y14.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1511" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y21.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1512" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y15.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1513" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y16.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1514" twConstType="PERIOD" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1515"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1516" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y27.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1517" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y28.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1518" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y31.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1519" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y34.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1520" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1521" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1522" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y30.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1523" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y36.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1524" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y26.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1525" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1526" twConstType="PERIOD" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1527"><twConstPath anchorID="1528" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y33.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1529"><twConstPath anchorID="1530" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y29.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1531"><twConstPath anchorID="1532" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y30.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1533"><twConstPath anchorID="1534" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1535"><twConstPath anchorID="1536" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1537"><twConstPath anchorID="1538" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1539"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1540" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1541" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1542" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1543" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y27.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1544" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y28.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1545" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y31.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1546" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y34.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1547" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y35.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1548" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y29.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1549" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y30.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1550" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y36.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1551" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y26.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1552" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y33.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1553" twConstType="PERIOD" ><twConstHead uID="56"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1554"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1555" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1556" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y46.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1557" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y47.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1558" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y43.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1559" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y41.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1560" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1561" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y48.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1562" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y38.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1563" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y45.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1564" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y39.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1565" twConstType="PERIOD" ><twConstHead uID="57"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1566"><twConstPath anchorID="1567" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y45.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1568"><twConstPath anchorID="1569" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y41.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1570"><twConstPath anchorID="1571" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y42.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1572"><twConstPath anchorID="1573" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1574"><twConstPath anchorID="1575" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1576"><twConstPath anchorID="1577" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1578"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1579" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1580" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1581" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1582" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y40.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1583" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y46.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1584" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y47.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1585" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y43.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1586" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y41.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1587" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y42.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1588" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y48.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1589" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y38.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1590" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y45.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1591" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y39.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1592" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="58"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="1593" slack="0.101" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="2.022" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/><twClkSkewLimit anchorID="1594" slack="0.103" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="2.020" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="1595"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="1968115968"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="2975" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="9761" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="2.000" actualRollup="1.236" errors="0" errorRollup="0" items="832" itemsRollup="1744"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="4.000" prefType="maxdelay" actual="2.473" actualRollup="N/A" errors="0" errorRollup="0" items="1744" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="3.997" errors="0" errorRollup="0" items="284312" itemsRollup="1967816344"/><twConstRollup name="TS_UserWrapper_UserModule_scg_clkout0" fullName="TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="6.662" actualRollup="N/A" errors="0" errorRollup="0" items="1967816344" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="1596"><twConstRollup name="TS_clk_400" fullName="TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;" type="origin" depth="0" requirement="2.500" prefType="period" actual="1.778" actualRollup="2.492" errors="0" errorRollup="0" items="0" itemsRollup="729224"/><twConstRollup name="TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" fullName="TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667         HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="3.000" actualRollup="5.980" errors="0" errorRollup="0" items="0" itemsRollup="728565"/><twConstRollup name="TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i" fullName="TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="5.980" actualRollup="N/A" errors="0" errorRollup="0" items="728565" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_freq_refclk" fullName="TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.072" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="256"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_mem_refclk" fullName="TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /         1.66666667 HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.070" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="400"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="48" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_sync_pulse" fullName="TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 6.25%;" type="child" depth="1" requirement="24.000" prefType="period" actual="8.560" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="1597">0</twUnmetConstCnt><twDataSheet anchorID="1598" twNameLen="15"><twClk2SUList anchorID="1599" twDestWidth="9"><twDest>clk_400_n</twDest><twClk2SU><twSrc>clk_400_n</twSrc><twRiseRise>5.980</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_400_p</twSrc><twRiseRise>5.980</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1600" twDestWidth="9"><twDest>clk_400_p</twDest><twClk2SU><twSrc>clk_400_n</twSrc><twRiseRise>5.980</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_400_p</twSrc><twRiseRise>5.980</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="1601"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1968914947</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>874323</twConnCnt></twConstCov><twStats anchorID="1602"><twMinPer>8.560</twMinPer><twFootnote number="1" /><twMaxFreq>116.822</twMaxFreq><twMaxFromToDel>2.473</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Sep 21 14:15:17 2013 </twTimestamp></twFoot><twClientInfo anchorID="1603"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4399 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
