// Seed: 1332740684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_5,
      id_3,
      id_4,
      id_4,
      id_7
  );
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1['b0 : id_6] = -1;
  logic id_9;
endmodule
