ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_periph_clock_enable
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	rcu_periph_clock_enable:
  27              	.LVL0:
  28              	.LFB117:
  29              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \file    gd32f30x_rcu.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 2


  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define clock source */
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define startup timeout count */
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deinit(void)
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CFG0 register */
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 3


  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  30              		.loc 1 141 1 view -0
  31              		.cfi_startproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 4


  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 142 5 view .LVU1
  36              		.loc 1 142 25 is_stmt 0 view .LVU2
  37 0000 8309     		lsrs	r3, r0, #6
  38 0002 03F18043 		add	r3, r3, #1073741824
  39 0006 03F50433 		add	r3, r3, #135168
  40 000a 1A68     		ldr	r2, [r3]
  41              		.loc 1 142 28 view .LVU3
  42 000c 00F01F00 		and	r0, r0, #31
  43              	.LVL1:
  44              		.loc 1 142 28 view .LVU4
  45 0010 0121     		movs	r1, #1
  46 0012 01FA00F0 		lsl	r0, r1, r0
  47              		.loc 1 142 25 view .LVU5
  48 0016 1043     		orrs	r0, r0, r2
  49 0018 1860     		str	r0, [r3]
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  50              		.loc 1 143 1 view .LVU6
  51 001a 7047     		bx	lr
  52              		.cfi_endproc
  53              	.LFE117:
  55              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  56              		.align	1
  57              		.global	rcu_periph_clock_disable
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	rcu_periph_clock_disable:
  64              	.LVL2:
  65              	.LFB118:
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 5


 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  66              		.loc 1 177 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  71              		.loc 1 178 5 view .LVU8
  72              		.loc 1 178 25 is_stmt 0 view .LVU9
  73 0000 8309     		lsrs	r3, r0, #6
  74 0002 03F18043 		add	r3, r3, #1073741824
  75 0006 03F50433 		add	r3, r3, #135168
  76 000a 1A68     		ldr	r2, [r3]
  77              		.loc 1 178 29 view .LVU10
  78 000c 00F01F00 		and	r0, r0, #31
  79              	.LVL3:
  80              		.loc 1 178 29 view .LVU11
  81 0010 0121     		movs	r1, #1
  82 0012 01FA00F0 		lsl	r0, r1, r0
  83              		.loc 1 178 25 view .LVU12
  84 0016 22EA0000 		bic	r0, r2, r0
  85 001a 1860     		str	r0, [r3]
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  86              		.loc 1 179 1 view .LVU13
  87 001c 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE118:
  91              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  92              		.align	1
  93              		.global	rcu_periph_clock_sleep_enable
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	rcu_periph_clock_sleep_enable:
 100              	.LVL4:
 101              	.LFB119:
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 6


 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 102              		.loc 1 191 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 107              		.loc 1 192 5 view .LVU15
 108              		.loc 1 192 25 is_stmt 0 view .LVU16
 109 0000 8309     		lsrs	r3, r0, #6
 110 0002 03F18043 		add	r3, r3, #1073741824
 111 0006 03F50433 		add	r3, r3, #135168
 112 000a 1A68     		ldr	r2, [r3]
 113              		.loc 1 192 28 view .LVU17
 114 000c 00F01F00 		and	r0, r0, #31
 115              	.LVL5:
 116              		.loc 1 192 28 view .LVU18
 117 0010 0121     		movs	r1, #1
 118 0012 01FA00F0 		lsl	r0, r1, r0
 119              		.loc 1 192 25 view .LVU19
 120 0016 1043     		orrs	r0, r0, r2
 121 0018 1860     		str	r0, [r3]
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 122              		.loc 1 193 1 view .LVU20
 123 001a 7047     		bx	lr
 124              		.cfi_endproc
 125              	.LFE119:
 127              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 128              		.align	1
 129              		.global	rcu_periph_clock_sleep_disable
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	rcu_periph_clock_sleep_disable:
 136              	.LVL6:
 137              	.LFB120:
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 138              		.loc 1 205 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 143              		.loc 1 206 5 view .LVU22
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 7


 144              		.loc 1 206 25 is_stmt 0 view .LVU23
 145 0000 8309     		lsrs	r3, r0, #6
 146 0002 03F18043 		add	r3, r3, #1073741824
 147 0006 03F50433 		add	r3, r3, #135168
 148 000a 1A68     		ldr	r2, [r3]
 149              		.loc 1 206 29 view .LVU24
 150 000c 00F01F00 		and	r0, r0, #31
 151              	.LVL7:
 152              		.loc 1 206 29 view .LVU25
 153 0010 0121     		movs	r1, #1
 154 0012 01FA00F0 		lsl	r0, r1, r0
 155              		.loc 1 206 25 view .LVU26
 156 0016 22EA0000 		bic	r0, r2, r0
 157 001a 1860     		str	r0, [r3]
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 158              		.loc 1 207 1 view .LVU27
 159 001c 7047     		bx	lr
 160              		.cfi_endproc
 161              	.LFE120:
 163              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 164              		.align	1
 165              		.global	rcu_periph_reset_enable
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	rcu_periph_reset_enable:
 172              	.LVL8:
 173              	.LFB121:
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the peripherals
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 174              		.loc 1 234 1 is_stmt 1 view -0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 8


 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 179              		.loc 1 235 5 view .LVU29
 180              		.loc 1 235 31 is_stmt 0 view .LVU30
 181 0000 8309     		lsrs	r3, r0, #6
 182 0002 03F18043 		add	r3, r3, #1073741824
 183 0006 03F50433 		add	r3, r3, #135168
 184 000a 1A68     		ldr	r2, [r3]
 185              		.loc 1 235 34 view .LVU31
 186 000c 00F01F00 		and	r0, r0, #31
 187              	.LVL9:
 188              		.loc 1 235 34 view .LVU32
 189 0010 0121     		movs	r1, #1
 190 0012 01FA00F0 		lsl	r0, r1, r0
 191              		.loc 1 235 31 view .LVU33
 192 0016 1043     		orrs	r0, r0, r2
 193 0018 1860     		str	r0, [r3]
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 194              		.loc 1 236 1 view .LVU34
 195 001a 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE121:
 199              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 200              		.align	1
 201              		.global	rcu_periph_reset_disable
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	rcu_periph_reset_disable:
 208              	.LVL10:
 209              	.LFB122:
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 9


 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 210              		.loc 1 263 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 215              		.loc 1 264 5 view .LVU36
 216              		.loc 1 264 31 is_stmt 0 view .LVU37
 217 0000 8309     		lsrs	r3, r0, #6
 218 0002 03F18043 		add	r3, r3, #1073741824
 219 0006 03F50433 		add	r3, r3, #135168
 220 000a 1A68     		ldr	r2, [r3]
 221              		.loc 1 264 35 view .LVU38
 222 000c 00F01F00 		and	r0, r0, #31
 223              	.LVL11:
 224              		.loc 1 264 35 view .LVU39
 225 0010 0121     		movs	r1, #1
 226 0012 01FA00F0 		lsl	r0, r1, r0
 227              		.loc 1 264 31 view .LVU40
 228 0016 22EA0000 		bic	r0, r2, r0
 229 001a 1860     		str	r0, [r3]
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 230              		.loc 1 265 1 view .LVU41
 231 001c 7047     		bx	lr
 232              		.cfi_endproc
 233              	.LFE122:
 235              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 236              		.align	1
 237              		.global	rcu_bkp_reset_enable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
 243              	rcu_bkp_reset_enable:
 244              	.LFB123:
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the BKP domain
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 245              		.loc 1 274 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 250              		.loc 1 275 5 view .LVU43
 251              		.loc 1 275 15 is_stmt 0 view .LVU44
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 10


 252 0000 024A     		ldr	r2, .L8
 253 0002 136A     		ldr	r3, [r2, #32]
 254 0004 43F48033 		orr	r3, r3, #65536
 255 0008 1362     		str	r3, [r2, #32]
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 256              		.loc 1 276 1 view .LVU45
 257 000a 7047     		bx	lr
 258              	.L9:
 259              		.align	2
 260              	.L8:
 261 000c 00100240 		.word	1073876992
 262              		.cfi_endproc
 263              	.LFE123:
 265              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 266              		.align	1
 267              		.global	rcu_bkp_reset_disable
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	rcu_bkp_reset_disable:
 274              	.LFB124:
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 275              		.loc 1 285 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 280              		.loc 1 286 5 view .LVU47
 281              		.loc 1 286 15 is_stmt 0 view .LVU48
 282 0000 024A     		ldr	r2, .L11
 283 0002 136A     		ldr	r3, [r2, #32]
 284 0004 23F48033 		bic	r3, r3, #65536
 285 0008 1362     		str	r3, [r2, #32]
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 286              		.loc 1 287 1 view .LVU49
 287 000a 7047     		bx	lr
 288              	.L12:
 289              		.align	2
 290              	.L11:
 291 000c 00100240 		.word	1073876992
 292              		.cfi_endproc
 293              	.LFE124:
 295              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 296              		.align	1
 297              		.global	rcu_system_clock_source_config
 298              		.syntax unified
 299              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 11


 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	rcu_system_clock_source_config:
 304              	.LVL12:
 305              	.LFB125:
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the system clock source
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 306              		.loc 1 300 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 311              		.loc 1 301 5 view .LVU51
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 312              		.loc 1 303 5 view .LVU52
 313              		.loc 1 303 9 is_stmt 0 view .LVU53
 314 0000 034A     		ldr	r2, .L14
 315 0002 5368     		ldr	r3, [r2, #4]
 316              	.LVL13:
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 317              		.loc 1 305 5 is_stmt 1 view .LVU54
 318              		.loc 1 305 9 is_stmt 0 view .LVU55
 319 0004 23F00303 		bic	r3, r3, #3
 320              	.LVL14:
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 321              		.loc 1 306 5 is_stmt 1 view .LVU56
 322              		.loc 1 306 21 is_stmt 0 view .LVU57
 323 0008 0343     		orrs	r3, r3, r0
 324              	.LVL15:
 325              		.loc 1 306 14 view .LVU58
 326 000a 5360     		str	r3, [r2, #4]
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 327              		.loc 1 307 1 view .LVU59
 328 000c 7047     		bx	lr
 329              	.L15:
 330 000e 00BF     		.align	2
 331              	.L14:
 332 0010 00100240 		.word	1073876992
 333              		.cfi_endproc
 334              	.LFE125:
 336              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 337              		.align	1
 338              		.global	rcu_system_clock_source_get
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 12


 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu fpv4-sp-d16
 344              	rcu_system_clock_source_get:
 345              	.LFB126:
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock source
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 346              		.loc 1 319 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 351              		.loc 1 320 5 view .LVU61
 352              		.loc 1 320 22 is_stmt 0 view .LVU62
 353 0000 024B     		ldr	r3, .L17
 354 0002 5868     		ldr	r0, [r3, #4]
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 355              		.loc 1 321 1 view .LVU63
 356 0004 00F00C00 		and	r0, r0, #12
 357 0008 7047     		bx	lr
 358              	.L18:
 359 000a 00BF     		.align	2
 360              	.L17:
 361 000c 00100240 		.word	1073876992
 362              		.cfi_endproc
 363              	.LFE126:
 365              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 366              		.align	1
 367              		.global	rcu_ahb_clock_config
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	rcu_ahb_clock_config:
 374              	.LVL16:
 375              	.LFB127:
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 13


 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 376              		.loc 1 332 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 381              		.loc 1 333 5 view .LVU65
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 382              		.loc 1 335 5 view .LVU66
 383              		.loc 1 335 9 is_stmt 0 view .LVU67
 384 0000 034A     		ldr	r2, .L20
 385 0002 5368     		ldr	r3, [r2, #4]
 386              	.LVL17:
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 387              		.loc 1 338 5 is_stmt 1 view .LVU68
 388              		.loc 1 338 9 is_stmt 0 view .LVU69
 389 0004 23F0F003 		bic	r3, r3, #240
 390              	.LVL18:
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 391              		.loc 1 339 5 is_stmt 1 view .LVU70
 392              		.loc 1 339 21 is_stmt 0 view .LVU71
 393 0008 0343     		orrs	r3, r3, r0
 394              	.LVL19:
 395              		.loc 1 339 14 view .LVU72
 396 000a 5360     		str	r3, [r2, #4]
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 397              		.loc 1 340 1 view .LVU73
 398 000c 7047     		bx	lr
 399              	.L21:
 400 000e 00BF     		.align	2
 401              	.L20:
 402 0010 00100240 		.word	1073876992
 403              		.cfi_endproc
 404              	.LFE127:
 406              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 407              		.align	1
 408              		.global	rcu_apb1_clock_config
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	rcu_apb1_clock_config:
 415              	.LVL20:
 416              	.LFB128:
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 14


 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 417              		.loc 1 355 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 422              		.loc 1 356 5 view .LVU75
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 423              		.loc 1 358 5 view .LVU76
 424              		.loc 1 358 9 is_stmt 0 view .LVU77
 425 0000 034A     		ldr	r2, .L23
 426 0002 5368     		ldr	r3, [r2, #4]
 427              	.LVL21:
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 428              		.loc 1 361 5 is_stmt 1 view .LVU78
 429              		.loc 1 361 9 is_stmt 0 view .LVU79
 430 0004 23F4E063 		bic	r3, r3, #1792
 431              	.LVL22:
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 432              		.loc 1 362 5 is_stmt 1 view .LVU80
 433              		.loc 1 362 21 is_stmt 0 view .LVU81
 434 0008 0343     		orrs	r3, r3, r0
 435              	.LVL23:
 436              		.loc 1 362 14 view .LVU82
 437 000a 5360     		str	r3, [r2, #4]
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 438              		.loc 1 363 1 view .LVU83
 439 000c 7047     		bx	lr
 440              	.L24:
 441 000e 00BF     		.align	2
 442              	.L23:
 443 0010 00100240 		.word	1073876992
 444              		.cfi_endproc
 445              	.LFE128:
 447              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 448              		.align	1
 449              		.global	rcu_apb2_clock_config
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu fpv4-sp-d16
 455              	rcu_apb2_clock_config:
 456              	.LVL24:
 457              	.LFB129:
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 15


 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 458              		.loc 1 378 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 463              		.loc 1 379 5 view .LVU85
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 464              		.loc 1 381 5 view .LVU86
 465              		.loc 1 381 9 is_stmt 0 view .LVU87
 466 0000 034A     		ldr	r2, .L26
 467 0002 5368     		ldr	r3, [r2, #4]
 468              	.LVL25:
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 469              		.loc 1 384 5 is_stmt 1 view .LVU88
 470              		.loc 1 384 9 is_stmt 0 view .LVU89
 471 0004 23F46053 		bic	r3, r3, #14336
 472              	.LVL26:
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 473              		.loc 1 385 5 is_stmt 1 view .LVU90
 474              		.loc 1 385 21 is_stmt 0 view .LVU91
 475 0008 0343     		orrs	r3, r3, r0
 476              	.LVL27:
 477              		.loc 1 385 14 view .LVU92
 478 000a 5360     		str	r3, [r2, #4]
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 479              		.loc 1 386 1 view .LVU93
 480 000c 7047     		bx	lr
 481              	.L27:
 482 000e 00BF     		.align	2
 483              	.L26:
 484 0010 00100240 		.word	1073876992
 485              		.cfi_endproc
 486              	.LFE129:
 488              		.section	.text.rcu_ckout0_config,"ax",%progbits
 489              		.align	1
 490              		.global	rcu_ckout0_config
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	rcu_ckout0_config:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 16


 497              	.LVL28:
 498              	.LFB130:
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 499              		.loc 1 405 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 504              		.loc 1 406 5 view .LVU95
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 505              		.loc 1 408 5 view .LVU96
 506              		.loc 1 408 9 is_stmt 0 view .LVU97
 507 0000 034A     		ldr	r2, .L29
 508 0002 5368     		ldr	r3, [r2, #4]
 509              	.LVL29:
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 510              		.loc 1 411 5 is_stmt 1 view .LVU98
 511              		.loc 1 411 9 is_stmt 0 view .LVU99
 512 0004 23F0E063 		bic	r3, r3, #117440512
 513              	.LVL30:
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 514              		.loc 1 412 5 is_stmt 1 view .LVU100
 515              		.loc 1 412 21 is_stmt 0 view .LVU101
 516 0008 0343     		orrs	r3, r3, r0
 517              	.LVL31:
 518              		.loc 1 412 14 view .LVU102
 519 000a 5360     		str	r3, [r2, #4]
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 520              		.loc 1 413 1 view .LVU103
 521 000c 7047     		bx	lr
 522              	.L30:
 523 000e 00BF     		.align	2
 524              	.L29:
 525 0010 00100240 		.word	1073876992
 526              		.cfi_endproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 17


 527              	.LFE130:
 529              		.section	.text.rcu_pll_config,"ax",%progbits
 530              		.align	1
 531              		.global	rcu_pll_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	rcu_pll_config:
 538              	.LVL32:
 539              	.LFB131:
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 540              		.loc 1 428 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 545              		.loc 1 429 5 view .LVU105
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 546              		.loc 1 431 5 view .LVU106
 547              		.loc 1 431 9 is_stmt 0 view .LVU107
 548 0000 044A     		ldr	r2, .L32
 549 0002 5368     		ldr	r3, [r2, #4]
 550              	.LVL33:
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 551              		.loc 1 434 5 is_stmt 1 view .LVU108
 552              		.loc 1 434 9 is_stmt 0 view .LVU109
 553 0004 23F09043 		bic	r3, r3, #1207959552
 554              	.LVL34:
 555              		.loc 1 434 9 view .LVU110
 556 0008 23F47413 		bic	r3, r3, #3997696
 557              	.LVL35:
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 558              		.loc 1 435 5 is_stmt 1 view .LVU111
 559              		.loc 1 435 21 is_stmt 0 view .LVU112
 560 000c 0843     		orrs	r0, r0, r1
 561              	.LVL36:
 562              		.loc 1 435 9 view .LVU113
 563 000e 1843     		orrs	r0, r0, r3
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 18


 564              	.LVL37:
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 565              		.loc 1 437 5 is_stmt 1 view .LVU114
 566              		.loc 1 437 14 is_stmt 0 view .LVU115
 567 0010 5060     		str	r0, [r2, #4]
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 568              		.loc 1 438 1 view .LVU116
 569 0012 7047     		bx	lr
 570              	.L33:
 571              		.align	2
 572              	.L32:
 573 0014 00100240 		.word	1073876992
 574              		.cfi_endproc
 575              	.LFE131:
 577              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 578              		.align	1
 579              		.global	rcu_pllpresel_config
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 583              		.fpu fpv4-sp-d16
 585              	rcu_pllpresel_config:
 586              	.LVL38:
 587              	.LFB132:
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 588              		.loc 1 450 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 593              		.loc 1 451 5 view .LVU118
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 594              		.loc 1 453 5 view .LVU119
 595              		.loc 1 453 9 is_stmt 0 view .LVU120
 596 0000 034A     		ldr	r2, .L35
 597 0002 D36A     		ldr	r3, [r2, #44]
 598              	.LVL39:
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source preselection */
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 599              		.loc 1 456 5 is_stmt 1 view .LVU121
 600              		.loc 1 456 9 is_stmt 0 view .LVU122
 601 0004 23F08043 		bic	r3, r3, #1073741824
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 19


 602              	.LVL40:
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= pll_presel;
 603              		.loc 1 457 5 is_stmt 1 view .LVU123
 604              		.loc 1 457 9 is_stmt 0 view .LVU124
 605 0008 0343     		orrs	r3, r3, r0
 606              	.LVL41:
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 607              		.loc 1 459 5 is_stmt 1 view .LVU125
 608              		.loc 1 459 14 is_stmt 0 view .LVU126
 609 000a D362     		str	r3, [r2, #44]
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 610              		.loc 1 460 1 view .LVU127
 611 000c 7047     		bx	lr
 612              	.L36:
 613 000e 00BF     		.align	2
 614              	.L35:
 615 0010 00100240 		.word	1073876992
 616              		.cfi_endproc
 617              	.LFE132:
 619              		.section	.text.rcu_predv0_config,"ax",%progbits
 620              		.align	1
 621              		.global	rcu_predv0_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 625              		.fpu fpv4-sp-d16
 627              	rcu_predv0_config:
 628              	.LVL42:
 629              	.LFB133:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 630              		.loc 1 471 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 635              		.loc 1 472 5 view .LVU129
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 636              		.loc 1 474 5 view .LVU130
 637              		.loc 1 474 9 is_stmt 0 view .LVU131
 638 0000 054B     		ldr	r3, .L40
 639 0002 5B68     		ldr	r3, [r3, #4]
 640              	.LVL43:
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 20


 641              		.loc 1 476 5 is_stmt 1 view .LVU132
 642              		.loc 1 476 9 is_stmt 0 view .LVU133
 643 0004 23F40033 		bic	r3, r3, #131072
 644              	.LVL44:
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 645              		.loc 1 477 5 is_stmt 1 view .LVU134
 646              		.loc 1 477 7 is_stmt 0 view .LVU135
 647 0008 0128     		cmp	r0, #1
 648 000a 02D0     		beq	.L39
 649              	.L38:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 650              		.loc 1 482 5 is_stmt 1 view .LVU136
 651              		.loc 1 482 14 is_stmt 0 view .LVU137
 652 000c 024A     		ldr	r2, .L40
 653 000e 5360     		str	r3, [r2, #4]
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 654              		.loc 1 483 1 view .LVU138
 655 0010 7047     		bx	lr
 656              	.L39:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 657              		.loc 1 479 9 is_stmt 1 view .LVU139
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 658              		.loc 1 479 13 is_stmt 0 view .LVU140
 659 0012 43F40033 		orr	r3, r3, #131072
 660              	.LVL45:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 661              		.loc 1 479 13 view .LVU141
 662 0016 F9E7     		b	.L38
 663              	.L41:
 664              		.align	2
 665              	.L40:
 666 0018 00100240 		.word	1073876992
 667              		.cfi_endproc
 668              	.LFE133:
 670              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 671              		.align	1
 672              		.global	rcu_adc_clock_config
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 676              		.fpu fpv4-sp-d16
 678              	rcu_adc_clock_config:
 679              	.LVL46:
 680              	.LFB134:
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 21


 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= predv1_div;
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20)
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 22


 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB/5
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB/6
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB/10
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB/20
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 681              		.loc 1 578 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 686              		.loc 1 579 5 view .LVU143
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 687              		.loc 1 582 5 view .LVU144
 688              		.loc 1 582 10 is_stmt 0 view .LVU145
 689 0000 134A     		ldr	r2, .L48
 690 0002 5368     		ldr	r3, [r2, #4]
 691              	.LVL47:
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 692              		.loc 1 583 5 is_stmt 1 view .LVU146
 693              		.loc 1 583 10 is_stmt 0 view .LVU147
 694 0004 23F08053 		bic	r3, r3, #268435456
 695              	.LVL48:
 696              		.loc 1 583 10 view .LVU148
 697 0008 23F44043 		bic	r3, r3, #49152
 698              	.LVL49:
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 699              		.loc 1 584 5 is_stmt 1 view .LVU149
 700              		.loc 1 584 10 is_stmt 0 view .LVU150
 701 000c D26A     		ldr	r2, [r2, #44]
 702              	.LVL50:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 23


 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 703              		.loc 1 585 5 is_stmt 1 view .LVU151
 704              		.loc 1 585 10 is_stmt 0 view .LVU152
 705 000e 22F00052 		bic	r2, r2, #536870912
 706              	.LVL51:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(adc_psc){
 707              		.loc 1 588 5 is_stmt 1 view .LVU153
 708 0012 0B28     		cmp	r0, #11
 709 0014 09D8     		bhi	.L43
 710 0016 DFE800F0 		tbb	[pc, r0]
 711              	.L45:
 712 001a 06       		.byte	(.L47-.L45)/2
 713 001b 06       		.byte	(.L47-.L45)/2
 714 001c 06       		.byte	(.L47-.L45)/2
 715 001d 06       		.byte	(.L47-.L45)/2
 716 001e 08       		.byte	(.L43-.L45)/2
 717 001f 0C       		.byte	(.L46-.L45)/2
 718 0020 08       		.byte	(.L43-.L45)/2
 719 0021 0C       		.byte	(.L46-.L45)/2
 720 0022 13       		.byte	(.L44-.L45)/2
 721 0023 13       		.byte	(.L44-.L45)/2
 722 0024 13       		.byte	(.L44-.L45)/2
 723 0025 13       		.byte	(.L44-.L45)/2
 724              		.p2align 1
 725              	.L47:
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 726              		.loc 1 593 13 view .LVU154
 727              		.loc 1 593 18 is_stmt 0 view .LVU155
 728 0026 43EA8033 		orr	r3, r3, r0, lsl #14
 729              	.LVL52:
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 730              		.loc 1 594 13 is_stmt 1 view .LVU156
 731              	.L43:
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         default:
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 24


 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the register */
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 732              		.loc 1 616 5 view .LVU157
 733              		.loc 1 616 14 is_stmt 0 view .LVU158
 734 002a 0949     		ldr	r1, .L48
 735 002c 4B60     		str	r3, [r1, #4]
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 736              		.loc 1 617 5 is_stmt 1 view .LVU159
 737              		.loc 1 617 14 is_stmt 0 view .LVU160
 738 002e CA62     		str	r2, [r1, #44]
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 739              		.loc 1 618 1 view .LVU161
 740 0030 7047     		bx	lr
 741              	.LVL53:
 742              	.L46:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 743              		.loc 1 598 13 is_stmt 1 view .LVU162
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 744              		.loc 1 599 13 view .LVU163
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 745              		.loc 1 599 31 is_stmt 0 view .LVU164
 746 0032 0849     		ldr	r1, .L48+4
 747 0034 01EA8030 		and	r0, r1, r0, lsl #14
 748              	.LVL54:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 749              		.loc 1 599 18 view .LVU165
 750 0038 0343     		orrs	r3, r3, r0
 751              	.LVL55:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 752              		.loc 1 599 18 view .LVU166
 753 003a 43F08053 		orr	r3, r3, #268435456
 754              	.LVL56:
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 755              		.loc 1 600 13 is_stmt 1 view .LVU167
 756 003e F4E7     		b	.L43
 757              	.LVL57:
 758              	.L44:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 759              		.loc 1 606 13 view .LVU168
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 760              		.loc 1 607 13 view .LVU169
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 761              		.loc 1 607 30 is_stmt 0 view .LVU170
 762 0040 0549     		ldr	r1, .L48+8
 763 0042 01EA8030 		and	r0, r1, r0, lsl #14
 764              	.LVL58:
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 765              		.loc 1 607 18 view .LVU171
 766 0046 0343     		orrs	r3, r3, r0
 767              	.LVL59:
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 768              		.loc 1 608 13 is_stmt 1 view .LVU172
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 769              		.loc 1 608 18 is_stmt 0 view .LVU173
 770 0048 42F00052 		orr	r2, r2, #536870912
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 25


 771              	.LVL60:
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 772              		.loc 1 609 13 is_stmt 1 view .LVU174
 773 004c EDE7     		b	.L43
 774              	.L49:
 775 004e 00BF     		.align	2
 776              	.L48:
 777 0050 00100240 		.word	1073876992
 778 0054 00C0FEFF 		.word	-81920
 779 0058 00C0FCFF 		.word	-212992
 780              		.cfi_endproc
 781              	.LFE134:
 783              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 784              		.align	1
 785              		.global	rcu_usb_clock_config
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
 791              	rcu_usb_clock_config:
 792              	.LVL61:
 793              	.LFB135:
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD/USBFS prescaler select CK_PLL/3
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD/USBFS prescaler select CK_PLL/3.5
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD/USBFS prescaler select CK_PLL/4
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 794              		.loc 1 635 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 799              		.loc 1 636 5 view .LVU176
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 800              		.loc 1 638 5 view .LVU177
 801              		.loc 1 638 9 is_stmt 0 view .LVU178
 802 0000 034A     		ldr	r2, .L51
 803 0002 5368     		ldr	r3, [r2, #4]
 804              	.LVL62:
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 26


 805              		.loc 1 642 5 is_stmt 1 view .LVU179
 806              		.loc 1 642 9 is_stmt 0 view .LVU180
 807 0004 23F44003 		bic	r3, r3, #12582912
 808              	.LVL63:
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 809              		.loc 1 647 5 is_stmt 1 view .LVU181
 810              		.loc 1 647 21 is_stmt 0 view .LVU182
 811 0008 0343     		orrs	r3, r3, r0
 812              	.LVL64:
 813              		.loc 1 647 14 view .LVU183
 814 000a 5360     		str	r3, [r2, #4]
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 815              		.loc 1 648 1 view .LVU184
 816 000c 7047     		bx	lr
 817              	.L52:
 818 000e 00BF     		.align	2
 819              	.L51:
 820 0010 00100240 		.word	1073876992
 821              		.cfi_endproc
 822              	.LFE135:
 824              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 825              		.align	1
 826              		.global	rcu_rtc_clock_config
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 830              		.fpu fpv4-sp-d16
 832              	rcu_rtc_clock_config:
 833              	.LVL65:
 834              	.LFB136:
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 835              		.loc 1 662 1 is_stmt 1 view -0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 840              		.loc 1 663 5 view .LVU186
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 27


 841              		.loc 1 665 5 view .LVU187
 842              		.loc 1 665 9 is_stmt 0 view .LVU188
 843 0000 034A     		ldr	r2, .L54
 844 0002 136A     		ldr	r3, [r2, #32]
 845              	.LVL66:
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 846              		.loc 1 667 5 is_stmt 1 view .LVU189
 847              		.loc 1 667 9 is_stmt 0 view .LVU190
 848 0004 23F44073 		bic	r3, r3, #768
 849              	.LVL67:
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 850              		.loc 1 668 5 is_stmt 1 view .LVU191
 851              		.loc 1 668 22 is_stmt 0 view .LVU192
 852 0008 0343     		orrs	r3, r3, r0
 853              	.LVL68:
 854              		.loc 1 668 15 view .LVU193
 855 000a 1362     		str	r3, [r2, #32]
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 856              		.loc 1 669 1 view .LVU194
 857 000c 7047     		bx	lr
 858              	.L55:
 859 000e 00BF     		.align	2
 860              	.L54:
 861 0010 00100240 		.word	1073876992
 862              		.cfi_endproc
 863              	.LFE136:
 865              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 866              		.align	1
 867              		.global	rcu_ck48m_clock_config
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 871              		.fpu fpv4-sp-d16
 873              	rcu_ck48m_clock_config:
 874              	.LVL69:
 875              	.LFB137:
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 28


 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 876              		.loc 1 721 1 is_stmt 1 view -0
 877              		.cfi_startproc
 878              		@ args = 0, pretend = 0, frame = 0
 879              		@ frame_needed = 0, uses_anonymous_args = 0
 880              		@ link register save eliminated.
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 881              		.loc 1 722 5 view .LVU196
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 882              		.loc 1 724 5 view .LVU197
 883              		.loc 1 724 9 is_stmt 0 view .LVU198
 884 0000 044A     		ldr	r2, .L57
 885 0002 D2F8C030 		ldr	r3, [r2, #192]
 886              	.LVL70:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 887              		.loc 1 726 5 is_stmt 1 view .LVU199
 888              		.loc 1 726 9 is_stmt 0 view .LVU200
 889 0006 23F00103 		bic	r3, r3, #1
 890              	.LVL71:
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 891              		.loc 1 727 5 is_stmt 1 view .LVU201
 892              		.loc 1 727 23 is_stmt 0 view .LVU202
 893 000a 0343     		orrs	r3, r3, r0
 894              	.LVL72:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 29


 895              		.loc 1 727 16 view .LVU203
 896 000c C2F8C030 		str	r3, [r2, #192]
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 897              		.loc 1 728 1 view .LVU204
 898 0010 7047     		bx	lr
 899              	.L58:
 900 0012 00BF     		.align	2
 901              	.L57:
 902 0014 00100240 		.word	1073876992
 903              		.cfi_endproc
 904              	.LFE137:
 906              		.section	.text.rcu_flag_get,"ax",%progbits
 907              		.align	1
 908              		.global	rcu_flag_get
 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 912              		.fpu fpv4-sp-d16
 914              	rcu_flag_get:
 915              	.LVL73:
 916              	.LFB138:
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 917              		.loc 1 752 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu flag */
 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 922              		.loc 1 754 5 view .LVU206
 923              		.loc 1 754 18 is_stmt 0 view .LVU207
 924 0000 8309     		lsrs	r3, r0, #6
 925 0002 03F18043 		add	r3, r3, #1073741824
 926 0006 03F50433 		add	r3, r3, #135168
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 30


 927 000a 1B68     		ldr	r3, [r3]
 928              		.loc 1 754 38 view .LVU208
 929 000c 00F01F00 		and	r0, r0, #31
 930              	.LVL74:
 931              		.loc 1 754 14 view .LVU209
 932 0010 23FA00F0 		lsr	r0, r3, r0
 933              		.loc 1 754 7 view .LVU210
 934 0014 10F0010F 		tst	r0, #1
 935 0018 01D0     		beq	.L61
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 936              		.loc 1 755 16 view .LVU211
 937 001a 0120     		movs	r0, #1
 938 001c 7047     		bx	lr
 939              	.L61:
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 940              		.loc 1 757 16 view .LVU212
 941 001e 0020     		movs	r0, #0
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 942              		.loc 1 759 1 view .LVU213
 943 0020 7047     		bx	lr
 944              		.cfi_endproc
 945              	.LFE138:
 947              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 948              		.align	1
 949              		.global	rcu_all_reset_flag_clear
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 953              		.fpu fpv4-sp-d16
 955              	rcu_all_reset_flag_clear:
 956              	.LFB139:
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear all the reset flag
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 957              		.loc 1 768 1 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 962              		.loc 1 769 5 view .LVU215
 963              		.loc 1 769 16 is_stmt 0 view .LVU216
 964 0000 024A     		ldr	r2, .L63
 965 0002 536A     		ldr	r3, [r2, #36]
 966 0004 43F08073 		orr	r3, r3, #16777216
 967 0008 5362     		str	r3, [r2, #36]
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 968              		.loc 1 770 1 view .LVU217
 969 000a 7047     		bx	lr
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 31


 970              	.L64:
 971              		.align	2
 972              	.L63:
 973 000c 00100240 		.word	1073876992
 974              		.cfi_endproc
 975              	.LFE139:
 977              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 978              		.align	1
 979              		.global	rcu_interrupt_flag_get
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 983              		.fpu fpv4-sp-d16
 985              	rcu_interrupt_flag_get:
 986              	.LVL75:
 987              	.LFB140:
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 988              		.loc 1 789 1 is_stmt 1 view -0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992              		@ link register save eliminated.
 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 993              		.loc 1 791 5 view .LVU219
 994              		.loc 1 791 18 is_stmt 0 view .LVU220
 995 0000 8309     		lsrs	r3, r0, #6
 996 0002 03F18043 		add	r3, r3, #1073741824
 997 0006 03F50433 		add	r3, r3, #135168
 998 000a 1B68     		ldr	r3, [r3]
 999              		.loc 1 791 42 view .LVU221
 1000 000c 00F01F00 		and	r0, r0, #31
 1001              	.LVL76:
 1002              		.loc 1 791 14 view .LVU222
 1003 0010 23FA00F0 		lsr	r0, r3, r0
 1004              		.loc 1 791 7 view .LVU223
 1005 0014 10F0010F 		tst	r0, #1
 1006 0018 01D0     		beq	.L67
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 32


 1007              		.loc 1 792 16 view .LVU224
 1008 001a 0120     		movs	r0, #1
 1009 001c 7047     		bx	lr
 1010              	.L67:
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 1011              		.loc 1 794 16 view .LVU225
 1012 001e 0020     		movs	r0, #0
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1013              		.loc 1 796 1 view .LVU226
 1014 0020 7047     		bx	lr
 1015              		.cfi_endproc
 1016              	.LFE140:
 1018              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1019              		.align	1
 1020              		.global	rcu_interrupt_flag_clear
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv4-sp-d16
 1026              	rcu_interrupt_flag_clear:
 1027              	.LVL77:
 1028              	.LFB141:
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear the interrupt flags
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1029              		.loc 1 815 1 is_stmt 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 1034              		.loc 1 816 5 view .LVU228
 1035              		.loc 1 816 27 is_stmt 0 view .LVU229
 1036 0000 8309     		lsrs	r3, r0, #6
 1037 0002 03F18043 		add	r3, r3, #1073741824
 1038 0006 03F50433 		add	r3, r3, #135168
 1039 000a 1A68     		ldr	r2, [r3]
 1040              		.loc 1 816 30 view .LVU230
 1041 000c 00F01F00 		and	r0, r0, #31
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 33


 1042              	.LVL78:
 1043              		.loc 1 816 30 view .LVU231
 1044 0010 0121     		movs	r1, #1
 1045 0012 01FA00F0 		lsl	r0, r1, r0
 1046              		.loc 1 816 27 view .LVU232
 1047 0016 1043     		orrs	r0, r0, r2
 1048 0018 1860     		str	r0, [r3]
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1049              		.loc 1 817 1 view .LVU233
 1050 001a 7047     		bx	lr
 1051              		.cfi_endproc
 1052              	.LFE141:
 1054              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1055              		.align	1
 1056              		.global	rcu_interrupt_enable
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu fpv4-sp-d16
 1062              	rcu_interrupt_enable:
 1063              	.LVL79:
 1064              	.LFB142:
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1065              		.loc 1 835 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 1070              		.loc 1 836 5 view .LVU235
 1071              		.loc 1 836 28 is_stmt 0 view .LVU236
 1072 0000 8309     		lsrs	r3, r0, #6
 1073 0002 03F18043 		add	r3, r3, #1073741824
 1074 0006 03F50433 		add	r3, r3, #135168
 1075 000a 1A68     		ldr	r2, [r3]
 1076              		.loc 1 836 31 view .LVU237
 1077 000c 00F01F00 		and	r0, r0, #31
 1078              	.LVL80:
 1079              		.loc 1 836 31 view .LVU238
 1080 0010 0121     		movs	r1, #1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 34


 1081 0012 01FA00F0 		lsl	r0, r1, r0
 1082              		.loc 1 836 28 view .LVU239
 1083 0016 1043     		orrs	r0, r0, r2
 1084 0018 1860     		str	r0, [r3]
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1085              		.loc 1 837 1 view .LVU240
 1086 001a 7047     		bx	lr
 1087              		.cfi_endproc
 1088              	.LFE142:
 1090              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1091              		.align	1
 1092              		.global	rcu_interrupt_disable
 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1096              		.fpu fpv4-sp-d16
 1098              	rcu_interrupt_disable:
 1099              	.LVL81:
 1100              	.LFB143:
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1101              		.loc 1 855 1 is_stmt 1 view -0
 1102              		.cfi_startproc
 1103              		@ args = 0, pretend = 0, frame = 0
 1104              		@ frame_needed = 0, uses_anonymous_args = 0
 1105              		@ link register save eliminated.
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 1106              		.loc 1 856 5 view .LVU242
 1107              		.loc 1 856 28 is_stmt 0 view .LVU243
 1108 0000 8309     		lsrs	r3, r0, #6
 1109 0002 03F18043 		add	r3, r3, #1073741824
 1110 0006 03F50433 		add	r3, r3, #135168
 1111 000a 1A68     		ldr	r2, [r3]
 1112              		.loc 1 856 32 view .LVU244
 1113 000c 00F01F00 		and	r0, r0, #31
 1114              	.LVL82:
 1115              		.loc 1 856 32 view .LVU245
 1116 0010 0121     		movs	r1, #1
 1117 0012 01FA00F0 		lsl	r0, r1, r0
 1118              		.loc 1 856 28 view .LVU246
 1119 0016 22EA0000 		bic	r0, r2, r0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 35


 1120 001a 1860     		str	r0, [r3]
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1121              		.loc 1 857 1 view .LVU247
 1122 001c 7047     		bx	lr
 1123              		.cfi_endproc
 1124              	.LFE143:
 1126              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1127              		.align	1
 1128              		.global	rcu_lxtal_drive_capability_config
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1132              		.fpu fpv4-sp-d16
 1134              	rcu_lxtal_drive_capability_config:
 1135              	.LVL83:
 1136              	.LFB144:
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1137              		.loc 1 871 1 is_stmt 1 view -0
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 0
 1140              		@ frame_needed = 0, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1142              		.loc 1 872 5 view .LVU249
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 1143              		.loc 1 874 5 view .LVU250
 1144              		.loc 1 874 9 is_stmt 0 view .LVU251
 1145 0000 034A     		ldr	r2, .L72
 1146 0002 136A     		ldr	r3, [r2, #32]
 1147              	.LVL84:
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1148              		.loc 1 877 5 is_stmt 1 view .LVU252
 1149              		.loc 1 877 9 is_stmt 0 view .LVU253
 1150 0004 23F01803 		bic	r3, r3, #24
 1151              	.LVL85:
 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1152              		.loc 1 878 5 is_stmt 1 view .LVU254
 1153              		.loc 1 878 22 is_stmt 0 view .LVU255
 1154 0008 0343     		orrs	r3, r3, r0
 1155              	.LVL86:
 1156              		.loc 1 878 15 view .LVU256
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 36


 1157 000a 1362     		str	r3, [r2, #32]
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1158              		.loc 1 879 1 view .LVU257
 1159 000c 7047     		bx	lr
 1160              	.L73:
 1161 000e 00BF     		.align	2
 1162              	.L72:
 1163 0010 00100240 		.word	1073876992
 1164              		.cfi_endproc
 1165              	.LFE144:
 1167              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1168              		.align	1
 1169              		.global	rcu_osci_stab_wait
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	rcu_osci_stab_wait:
 1176              	.LVL87:
 1177              	.LFB145:
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1178              		.loc 1 897 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182              		.loc 1 897 1 is_stmt 0 view .LVU259
 1183 0000 10B5     		push	{r4, lr}
 1184              	.LCFI0:
 1185              		.cfi_def_cfa_offset 8
 1186              		.cfi_offset 4, -8
 1187              		.cfi_offset 14, -4
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1188              		.loc 1 898 5 is_stmt 1 view .LVU260
 1189              	.LVL88:
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1190              		.loc 1 899 5 view .LVU261
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1191              		.loc 1 900 5 view .LVU262
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 37


 1192              		.loc 1 902 5 view .LVU263
 1193 0002 B0F5006F 		cmp	r0, #2048
 1194 0006 3ED0     		beq	.L95
 1195 0008 0CD8     		bhi	.L76
 1196 000a 1028     		cmp	r0, #16
 1197 000c 26D0     		beq	.L96
 1198 000e 1828     		cmp	r0, #24
 1199 0010 02D1     		bne	.L108
 1200 0012 0020     		movs	r0, #0
 1201              	.LVL89:
 1202              		.loc 1 902 5 is_stmt 0 view .LVU264
 1203 0014 0446     		mov	r4, r0
 1204 0016 71E0     		b	.L78
 1205              	.LVL90:
 1206              	.L108:
 1207              		.loc 1 902 5 view .LVU265
 1208 0018 10B9     		cbnz	r0, .L109
 1209 001a 0020     		movs	r0, #0
 1210              	.LVL91:
 1211              		.loc 1 902 5 view .LVU266
 1212 001c 0446     		mov	r4, r0
 1213 001e 39E0     		b	.L79
 1214              	.LVL92:
 1215              	.L109:
 1216              		.loc 1 902 5 view .LVU267
 1217 0020 0020     		movs	r0, #0
 1218              	.LVL93:
 1219              	.L80:
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait LXTAL stable */
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC8M stable */
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 38


 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC48M stable */
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC40K stable */
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL stable */
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL1 stable */
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 39


 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL2 stable */
 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return value */
1013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return reval;
 1220              		.loc 1 1013 5 is_stmt 1 view .LVU268
1014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1221              		.loc 1 1014 1 is_stmt 0 view .LVU269
 1222 0022 10BD     		pop	{r4, pc}
 1223              	.LVL94:
 1224              	.L76:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1225              		.loc 1 902 5 view .LVU270
 1226 0024 B0F5106F 		cmp	r0, #2304
 1227 0028 61D0     		beq	.L99
 1228 002a 43F21003 		movw	r3, #12304
 1229 002e 9842     		cmp	r0, r3
 1230 0030 02D1     		bne	.L110
 1231 0032 0020     		movs	r0, #0
 1232              	.LVL95:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1233              		.loc 1 902 5 view .LVU271
 1234 0034 0446     		mov	r4, r0
 1235 0036 3DE0     		b	.L82
 1236              	.LVL96:
 1237              	.L110:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1238              		.loc 1 902 5 view .LVU272
 1239 0038 0020     		movs	r0, #0
 1240              	.LVL97:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1241              		.loc 1 902 5 view .LVU273
 1242 003a F2E7     		b	.L80
 1243              	.LVL98:
 1244              	.L84:
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1245              		.loc 1 906 13 is_stmt 1 view .LVU274
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 40


 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1246              		.loc 1 906 25 is_stmt 0 view .LVU275
 1247 003c 1120     		movs	r0, #17
 1248              	.LVL99:
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1249              		.loc 1 906 25 view .LVU276
 1250 003e FFF7FEFF 		bl	rcu_flag_get
 1251              	.LVL100:
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1252              		.loc 1 907 13 is_stmt 1 view .LVU277
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1253              		.loc 1 907 20 is_stmt 0 view .LVU278
 1254 0042 0134     		adds	r4, r4, #1
 1255              	.LVL101:
 1256              	.L77:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1257              		.loc 1 905 14 is_stmt 1 view .LVU279
 1258 0044 18B9     		cbnz	r0, .L83
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1259              		.loc 1 905 36 is_stmt 0 discriminator 1 view .LVU280
 1260 0046 4FF6FF73 		movw	r3, #65535
 1261 004a 9C42     		cmp	r4, r3
 1262 004c F6D1     		bne	.L84
 1263              	.L83:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1264              		.loc 1 911 9 is_stmt 1 view .LVU281
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1265              		.loc 1 911 21 is_stmt 0 view .LVU282
 1266 004e 1120     		movs	r0, #17
 1267              	.LVL102:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1268              		.loc 1 911 21 view .LVU283
 1269 0050 FFF7FEFF 		bl	rcu_flag_get
 1270              	.LVL103:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1271              		.loc 1 911 11 view .LVU284
 1272 0054 0028     		cmp	r0, #0
 1273 0056 E4D0     		beq	.L80
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1274              		.loc 1 912 19 view .LVU285
 1275 0058 0120     		movs	r0, #1
 1276 005a E2E7     		b	.L80
 1277              	.LVL104:
 1278              	.L96:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1279              		.loc 1 902 5 view .LVU286
 1280 005c 0020     		movs	r0, #0
 1281              	.LVL105:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1282              		.loc 1 902 5 view .LVU287
 1283 005e 0446     		mov	r4, r0
 1284 0060 F0E7     		b	.L77
 1285              	.LVL106:
 1286              	.L86:
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1287              		.loc 1 919 13 is_stmt 1 view .LVU288
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 41


 1288              		.loc 1 919 25 is_stmt 0 view .LVU289
 1289 0062 40F60100 		movw	r0, #2049
 1290              	.LVL107:
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1291              		.loc 1 919 25 view .LVU290
 1292 0066 FFF7FEFF 		bl	rcu_flag_get
 1293              	.LVL108:
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1294              		.loc 1 920 13 is_stmt 1 view .LVU291
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1295              		.loc 1 920 20 is_stmt 0 view .LVU292
 1296 006a 0134     		adds	r4, r4, #1
 1297              	.LVL109:
 1298              	.L75:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1299              		.loc 1 918 14 is_stmt 1 view .LVU293
 1300 006c 18B9     		cbnz	r0, .L85
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1301              		.loc 1 918 36 is_stmt 0 discriminator 1 view .LVU294
 1302 006e 6FF07C43 		mvn	r3, #-67108864
 1303 0072 9C42     		cmp	r4, r3
 1304 0074 F5D1     		bne	.L86
 1305              	.L85:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1306              		.loc 1 924 9 is_stmt 1 view .LVU295
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1307              		.loc 1 924 21 is_stmt 0 view .LVU296
 1308 0076 40F60100 		movw	r0, #2049
 1309              	.LVL110:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1310              		.loc 1 924 21 view .LVU297
 1311 007a FFF7FEFF 		bl	rcu_flag_get
 1312              	.LVL111:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1313              		.loc 1 924 11 view .LVU298
 1314 007e 0028     		cmp	r0, #0
 1315 0080 CFD0     		beq	.L80
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1316              		.loc 1 925 19 view .LVU299
 1317 0082 0120     		movs	r0, #1
 1318 0084 CDE7     		b	.L80
 1319              	.LVL112:
 1320              	.L95:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1321              		.loc 1 902 5 view .LVU300
 1322 0086 0020     		movs	r0, #0
 1323              	.LVL113:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1324              		.loc 1 902 5 view .LVU301
 1325 0088 0446     		mov	r4, r0
 1326 008a EFE7     		b	.L75
 1327              	.LVL114:
 1328              	.L88:
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1329              		.loc 1 932 13 is_stmt 1 view .LVU302
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1330              		.loc 1 932 25 is_stmt 0 view .LVU303
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 42


 1331 008c 0120     		movs	r0, #1
 1332              	.LVL115:
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1333              		.loc 1 932 25 view .LVU304
 1334 008e FFF7FEFF 		bl	rcu_flag_get
 1335              	.LVL116:
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1336              		.loc 1 933 13 is_stmt 1 view .LVU305
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1337              		.loc 1 933 20 is_stmt 0 view .LVU306
 1338 0092 0134     		adds	r4, r4, #1
 1339              	.LVL117:
 1340              	.L79:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1341              		.loc 1 931 14 is_stmt 1 view .LVU307
 1342 0094 10B9     		cbnz	r0, .L87
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1343              		.loc 1 931 36 is_stmt 0 discriminator 1 view .LVU308
 1344 0096 B4F5A06F 		cmp	r4, #1280
 1345 009a F7D1     		bne	.L88
 1346              	.L87:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1347              		.loc 1 937 9 is_stmt 1 view .LVU309
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1348              		.loc 1 937 21 is_stmt 0 view .LVU310
 1349 009c 0120     		movs	r0, #1
 1350              	.LVL118:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1351              		.loc 1 937 21 view .LVU311
 1352 009e FFF7FEFF 		bl	rcu_flag_get
 1353              	.LVL119:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1354              		.loc 1 937 11 view .LVU312
 1355 00a2 0028     		cmp	r0, #0
 1356 00a4 BDD0     		beq	.L80
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1357              		.loc 1 938 19 view .LVU313
 1358 00a6 0120     		movs	r0, #1
 1359 00a8 BBE7     		b	.L80
 1360              	.LVL120:
 1361              	.L90:
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1362              		.loc 1 945 13 is_stmt 1 view .LVU314
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1363              		.loc 1 945 25 is_stmt 0 view .LVU315
 1364 00aa 43F21100 		movw	r0, #12305
 1365              	.LVL121:
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1366              		.loc 1 945 25 view .LVU316
 1367 00ae FFF7FEFF 		bl	rcu_flag_get
 1368              	.LVL122:
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1369              		.loc 1 946 13 is_stmt 1 view .LVU317
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1370              		.loc 1 946 20 is_stmt 0 view .LVU318
 1371 00b2 0134     		adds	r4, r4, #1
 1372              	.LVL123:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 43


 1373              	.L82:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1374              		.loc 1 944 14 is_stmt 1 view .LVU319
 1375 00b4 10B9     		cbnz	r0, .L89
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1376              		.loc 1 944 36 is_stmt 0 discriminator 1 view .LVU320
 1377 00b6 174B     		ldr	r3, .L111
 1378 00b8 9C42     		cmp	r4, r3
 1379 00ba F6D1     		bne	.L90
 1380              	.L89:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1381              		.loc 1 950 9 is_stmt 1 view .LVU321
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1382              		.loc 1 950 22 is_stmt 0 view .LVU322
 1383 00bc 43F21100 		movw	r0, #12305
 1384              	.LVL124:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1385              		.loc 1 950 22 view .LVU323
 1386 00c0 FFF7FEFF 		bl	rcu_flag_get
 1387              	.LVL125:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1388              		.loc 1 950 12 view .LVU324
 1389 00c4 0028     		cmp	r0, #0
 1390 00c6 ACD0     		beq	.L80
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1391              		.loc 1 951 19 view .LVU325
 1392 00c8 0120     		movs	r0, #1
 1393 00ca AAE7     		b	.L80
 1394              	.LVL126:
 1395              	.L92:
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1396              		.loc 1 958 13 is_stmt 1 view .LVU326
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1397              		.loc 1 958 25 is_stmt 0 view .LVU327
 1398 00cc 40F60110 		movw	r0, #2305
 1399              	.LVL127:
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1400              		.loc 1 958 25 view .LVU328
 1401 00d0 FFF7FEFF 		bl	rcu_flag_get
 1402              	.LVL128:
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1403              		.loc 1 959 13 is_stmt 1 view .LVU329
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1404              		.loc 1 959 20 is_stmt 0 view .LVU330
 1405 00d4 0134     		adds	r4, r4, #1
 1406              	.LVL129:
 1407              	.L81:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1408              		.loc 1 957 14 is_stmt 1 view .LVU331
 1409 00d6 10B9     		cbnz	r0, .L91
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1410              		.loc 1 957 36 is_stmt 0 discriminator 1 view .LVU332
 1411 00d8 0E4B     		ldr	r3, .L111
 1412 00da 9C42     		cmp	r4, r3
 1413 00dc F6D1     		bne	.L92
 1414              	.L91:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 44


 1415              		.loc 1 963 9 is_stmt 1 view .LVU333
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1416              		.loc 1 963 21 is_stmt 0 view .LVU334
 1417 00de 40F60110 		movw	r0, #2305
 1418              	.LVL130:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1419              		.loc 1 963 21 view .LVU335
 1420 00e2 FFF7FEFF 		bl	rcu_flag_get
 1421              	.LVL131:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1422              		.loc 1 963 11 view .LVU336
 1423 00e6 0028     		cmp	r0, #0
 1424 00e8 9BD0     		beq	.L80
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1425              		.loc 1 964 19 view .LVU337
 1426 00ea 0120     		movs	r0, #1
 1427 00ec 99E7     		b	.L80
 1428              	.LVL132:
 1429              	.L99:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1430              		.loc 1 902 5 view .LVU338
 1431 00ee 0020     		movs	r0, #0
 1432              	.LVL133:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1433              		.loc 1 902 5 view .LVU339
 1434 00f0 0446     		mov	r4, r0
 1435 00f2 F0E7     		b	.L81
 1436              	.LVL134:
 1437              	.L94:
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1438              		.loc 1 971 13 is_stmt 1 view .LVU340
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1439              		.loc 1 971 25 is_stmt 0 view .LVU341
 1440 00f4 1920     		movs	r0, #25
 1441              	.LVL135:
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1442              		.loc 1 971 25 view .LVU342
 1443 00f6 FFF7FEFF 		bl	rcu_flag_get
 1444              	.LVL136:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1445              		.loc 1 972 13 is_stmt 1 view .LVU343
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1446              		.loc 1 972 20 is_stmt 0 view .LVU344
 1447 00fa 0134     		adds	r4, r4, #1
 1448              	.LVL137:
 1449              	.L78:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1450              		.loc 1 970 14 is_stmt 1 view .LVU345
 1451 00fc 10B9     		cbnz	r0, .L93
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1452              		.loc 1 970 36 is_stmt 0 discriminator 1 view .LVU346
 1453 00fe 054B     		ldr	r3, .L111
 1454 0100 9C42     		cmp	r4, r3
 1455 0102 F7D1     		bne	.L94
 1456              	.L93:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1457              		.loc 1 976 9 is_stmt 1 view .LVU347
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 45


 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1458              		.loc 1 976 21 is_stmt 0 view .LVU348
 1459 0104 1920     		movs	r0, #25
 1460              	.LVL138:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1461              		.loc 1 976 21 view .LVU349
 1462 0106 FFF7FEFF 		bl	rcu_flag_get
 1463              	.LVL139:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1464              		.loc 1 976 11 view .LVU350
 1465 010a 0028     		cmp	r0, #0
 1466 010c 89D0     		beq	.L80
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1467              		.loc 1 977 19 view .LVU351
 1468 010e 0120     		movs	r0, #1
 1469 0110 87E7     		b	.L80
 1470              	.L112:
 1471 0112 00BF     		.align	2
 1472              	.L111:
 1473 0114 FFFF0F00 		.word	1048575
 1474              		.cfi_endproc
 1475              	.LFE145:
 1477              		.section	.text.rcu_deinit,"ax",%progbits
 1478              		.align	1
 1479              		.global	rcu_deinit
 1480              		.syntax unified
 1481              		.thumb
 1482              		.thumb_func
 1483              		.fpu fpv4-sp-d16
 1485              	rcu_deinit:
 1486              	.LFB116:
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
 1487              		.loc 1 69 1 is_stmt 1 view -0
 1488              		.cfi_startproc
 1489              		@ args = 0, pretend = 0, frame = 0
 1490              		@ frame_needed = 0, uses_anonymous_args = 0
 1491 0000 10B5     		push	{r4, lr}
 1492              	.LCFI1:
 1493              		.cfi_def_cfa_offset 8
 1494              		.cfi_offset 4, -8
 1495              		.cfi_offset 14, -4
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1496              		.loc 1 71 5 view .LVU353
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1497              		.loc 1 71 13 is_stmt 0 view .LVU354
 1498 0002 194C     		ldr	r4, .L115
 1499 0004 2368     		ldr	r3, [r4]
 1500 0006 43F00103 		orr	r3, r3, #1
 1501 000a 2360     		str	r3, [r4]
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1502              		.loc 1 72 5 is_stmt 1 view .LVU355
 1503 000c 0020     		movs	r0, #0
 1504 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1505              	.LVL140:
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1506              		.loc 1 74 5 view .LVU356
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 46


 1507              		.loc 1 74 14 is_stmt 0 view .LVU357
 1508 0012 6368     		ldr	r3, [r4, #4]
 1509 0014 23F00303 		bic	r3, r3, #3
 1510 0018 6360     		str	r3, [r4, #4]
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1511              		.loc 1 77 5 is_stmt 1 view .LVU358
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1512              		.loc 1 77 13 is_stmt 0 view .LVU359
 1513 001a 2368     		ldr	r3, [r4]
 1514 001c 23F08473 		bic	r3, r3, #17301504
 1515 0020 23F48033 		bic	r3, r3, #65536
 1516 0024 2360     		str	r3, [r4]
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1517              		.loc 1 78 5 is_stmt 1 view .LVU360
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1518              		.loc 1 78 13 is_stmt 0 view .LVU361
 1519 0026 2368     		ldr	r3, [r4]
 1520 0028 23F48023 		bic	r3, r3, #262144
 1521 002c 2360     		str	r3, [r4]
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1522              		.loc 1 82 5 is_stmt 1 view .LVU362
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1523              		.loc 1 82 14 is_stmt 0 view .LVU363
 1524 002e 6368     		ldr	r3, [r4, #4]
 1525 0030 23F05F43 		bic	r3, r3, #-553648128
 1526 0034 23F47F03 		bic	r3, r3, #16711680
 1527 0038 23F47F43 		bic	r3, r3, #65280
 1528 003c 23F0F303 		bic	r3, r3, #243
 1529 0040 6360     		str	r3, [r4, #4]
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1530              		.loc 1 91 5 is_stmt 1 view .LVU364
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1531              		.loc 1 91 13 is_stmt 0 view .LVU365
 1532 0042 2368     		ldr	r3, [r4]
 1533 0044 23F08473 		bic	r3, r3, #17301504
 1534 0048 23F48033 		bic	r3, r3, #65536
 1535 004c 2360     		str	r3, [r4]
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1536              		.loc 1 92 5 is_stmt 1 view .LVU366
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1537              		.loc 1 92 13 is_stmt 0 view .LVU367
 1538 004e 2368     		ldr	r3, [r4]
 1539 0050 23F48023 		bic	r3, r3, #262144
 1540 0054 2360     		str	r3, [r4]
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1541              		.loc 1 99 5 is_stmt 1 view .LVU368
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1542              		.loc 1 99 13 is_stmt 0 view .LVU369
 1543 0056 4FF41F03 		mov	r3, #10420224
 1544 005a A360     		str	r3, [r4, #8]
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1545              		.loc 1 100 5 is_stmt 1 view .LVU370
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1546              		.loc 1 100 14 is_stmt 0 view .LVU371
 1547 005c E36A     		ldr	r3, [r4, #44]
 1548 005e 23F0C043 		bic	r3, r3, #1610612736
 1549 0062 E362     		str	r3, [r4, #44]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 47


 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1550              		.loc 1 107 1 view .LVU372
 1551 0064 10BD     		pop	{r4, pc}
 1552              	.L116:
 1553 0066 00BF     		.align	2
 1554              	.L115:
 1555 0068 00100240 		.word	1073876992
 1556              		.cfi_endproc
 1557              	.LFE116:
 1559              		.section	.text.rcu_osci_on,"ax",%progbits
 1560              		.align	1
 1561              		.global	rcu_osci_on
 1562              		.syntax unified
 1563              		.thumb
 1564              		.thumb_func
 1565              		.fpu fpv4-sp-d16
 1567              	rcu_osci_on:
 1568              	.LVL141:
 1569              	.LFB146:
1015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn on the oscillator
1018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
1032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1570              		.loc 1 1032 1 is_stmt 1 view -0
 1571              		.cfi_startproc
 1572              		@ args = 0, pretend = 0, frame = 0
 1573              		@ frame_needed = 0, uses_anonymous_args = 0
 1574              		@ link register save eliminated.
1033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1575              		.loc 1 1033 5 view .LVU374
 1576              		.loc 1 1033 23 is_stmt 0 view .LVU375
 1577 0000 8309     		lsrs	r3, r0, #6
 1578 0002 03F18043 		add	r3, r3, #1073741824
 1579 0006 03F50433 		add	r3, r3, #135168
 1580 000a 1A68     		ldr	r2, [r3]
 1581              		.loc 1 1033 26 view .LVU376
 1582 000c 00F01F00 		and	r0, r0, #31
 1583              	.LVL142:
 1584              		.loc 1 1033 26 view .LVU377
 1585 0010 0121     		movs	r1, #1
 1586 0012 01FA00F0 		lsl	r0, r1, r0
 1587              		.loc 1 1033 23 view .LVU378
 1588 0016 1043     		orrs	r0, r0, r2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 48


 1589 0018 1860     		str	r0, [r3]
1034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1590              		.loc 1 1034 1 view .LVU379
 1591 001a 7047     		bx	lr
 1592              		.cfi_endproc
 1593              	.LFE146:
 1595              		.section	.text.rcu_osci_off,"ax",%progbits
 1596              		.align	1
 1597              		.global	rcu_osci_off
 1598              		.syntax unified
 1599              		.thumb
 1600              		.thumb_func
 1601              		.fpu fpv4-sp-d16
 1603              	rcu_osci_off:
 1604              	.LVL143:
 1605              	.LFB147:
1035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn off the oscillator
1038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1043:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1044:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1045:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1046:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1047:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1048:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1049:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1050:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1051:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
1052:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1606              		.loc 1 1052 1 is_stmt 1 view -0
 1607              		.cfi_startproc
 1608              		@ args = 0, pretend = 0, frame = 0
 1609              		@ frame_needed = 0, uses_anonymous_args = 0
 1610              		@ link register save eliminated.
1053:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1611              		.loc 1 1053 5 view .LVU381
 1612              		.loc 1 1053 23 is_stmt 0 view .LVU382
 1613 0000 8309     		lsrs	r3, r0, #6
 1614 0002 03F18043 		add	r3, r3, #1073741824
 1615 0006 03F50433 		add	r3, r3, #135168
 1616 000a 1A68     		ldr	r2, [r3]
 1617              		.loc 1 1053 27 view .LVU383
 1618 000c 00F01F00 		and	r0, r0, #31
 1619              	.LVL144:
 1620              		.loc 1 1053 27 view .LVU384
 1621 0010 0121     		movs	r1, #1
 1622 0012 01FA00F0 		lsl	r0, r1, r0
 1623              		.loc 1 1053 23 view .LVU385
 1624 0016 22EA0000 		bic	r0, r2, r0
 1625 001a 1860     		str	r0, [r3]
1054:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1626              		.loc 1 1054 1 view .LVU386
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 49


 1627 001c 7047     		bx	lr
 1628              		.cfi_endproc
 1629              	.LFE147:
 1631              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1632              		.align	1
 1633              		.global	rcu_osci_bypass_mode_enable
 1634              		.syntax unified
 1635              		.thumb
 1636              		.thumb_func
 1637              		.fpu fpv4-sp-d16
 1639              	rcu_osci_bypass_mode_enable:
 1640              	.LVL145:
 1641              	.LFB148:
1055:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1056:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1057:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1058:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1059:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1060:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1061:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1062:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1063:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1064:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1065:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1066:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1642              		.loc 1 1066 1 is_stmt 1 view -0
 1643              		.cfi_startproc
 1644              		@ args = 0, pretend = 0, frame = 0
 1645              		@ frame_needed = 0, uses_anonymous_args = 0
 1646              		@ link register save eliminated.
1067:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1647              		.loc 1 1067 5 view .LVU388
1068:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1069:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1648              		.loc 1 1069 5 view .LVU389
 1649 0000 1028     		cmp	r0, #16
 1650 0002 03D0     		beq	.L120
 1651 0004 B0F5006F 		cmp	r0, #2048
 1652 0008 0AD0     		beq	.L121
 1653 000a 7047     		bx	lr
 1654              	.L120:
1070:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
1071:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1072:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1655              		.loc 1 1072 9 view .LVU390
 1656              		.loc 1 1072 13 is_stmt 0 view .LVU391
 1657 000c 094B     		ldr	r3, .L123
 1658 000e 1A68     		ldr	r2, [r3]
 1659              	.LVL146:
1073:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1660              		.loc 1 1073 9 is_stmt 1 view .LVU392
 1661              		.loc 1 1073 17 is_stmt 0 view .LVU393
 1662 0010 1968     		ldr	r1, [r3]
 1663 0012 21F48031 		bic	r1, r1, #65536
 1664 0016 1960     		str	r1, [r3]
1074:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1665              		.loc 1 1074 9 is_stmt 1 view .LVU394
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 50


 1666              		.loc 1 1074 24 is_stmt 0 view .LVU395
 1667 0018 42F48022 		orr	r2, r2, #262144
 1668              	.LVL147:
 1669              		.loc 1 1074 17 view .LVU396
 1670 001c 1A60     		str	r2, [r3]
1075:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1671              		.loc 1 1075 9 is_stmt 1 view .LVU397
 1672 001e 7047     		bx	lr
 1673              	.L121:
1076:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
1077:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1078:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1674              		.loc 1 1078 9 view .LVU398
 1675              		.loc 1 1078 13 is_stmt 0 view .LVU399
 1676 0020 044B     		ldr	r3, .L123
 1677 0022 1A6A     		ldr	r2, [r3, #32]
 1678              	.LVL148:
1079:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1679              		.loc 1 1079 9 is_stmt 1 view .LVU400
 1680              		.loc 1 1079 19 is_stmt 0 view .LVU401
 1681 0024 196A     		ldr	r1, [r3, #32]
 1682 0026 21F00101 		bic	r1, r1, #1
 1683 002a 1962     		str	r1, [r3, #32]
1080:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1684              		.loc 1 1080 9 is_stmt 1 view .LVU402
 1685              		.loc 1 1080 26 is_stmt 0 view .LVU403
 1686 002c 42F00402 		orr	r2, r2, #4
 1687              	.LVL149:
 1688              		.loc 1 1080 19 view .LVU404
 1689 0030 1A62     		str	r2, [r3, #32]
1081:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1690              		.loc 1 1081 9 is_stmt 1 view .LVU405
1082:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1083:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1084:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1085:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
1086:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1087:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1088:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1089:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1090:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1091:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1092:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1093:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1094:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1691              		.loc 1 1094 1 is_stmt 0 view .LVU406
 1692 0032 7047     		bx	lr
 1693              	.L124:
 1694              		.align	2
 1695              	.L123:
 1696 0034 00100240 		.word	1073876992
 1697              		.cfi_endproc
 1698              	.LFE148:
 1700              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1701              		.align	1
 1702              		.global	rcu_osci_bypass_mode_disable
 1703              		.syntax unified
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 51


 1704              		.thumb
 1705              		.thumb_func
 1706              		.fpu fpv4-sp-d16
 1708              	rcu_osci_bypass_mode_disable:
 1709              	.LVL150:
 1710              	.LFB149:
1095:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1096:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1097:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1098:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1099:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1711              		.loc 1 1106 1 is_stmt 1 view -0
 1712              		.cfi_startproc
 1713              		@ args = 0, pretend = 0, frame = 0
 1714              		@ frame_needed = 0, uses_anonymous_args = 0
 1715              		@ link register save eliminated.
1107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1716              		.loc 1 1107 5 view .LVU408
1108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1717              		.loc 1 1109 5 view .LVU409
 1718 0000 1028     		cmp	r0, #16
 1719 0002 03D0     		beq	.L126
 1720 0004 B0F5006F 		cmp	r0, #2048
 1721 0008 0AD0     		beq	.L127
 1722 000a 7047     		bx	lr
 1723              	.L126:
1110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
1111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1724              		.loc 1 1112 9 view .LVU410
 1725              		.loc 1 1112 13 is_stmt 0 view .LVU411
 1726 000c 094B     		ldr	r3, .L129
 1727 000e 1A68     		ldr	r2, [r3]
 1728              	.LVL151:
1113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1729              		.loc 1 1113 9 is_stmt 1 view .LVU412
 1730              		.loc 1 1113 17 is_stmt 0 view .LVU413
 1731 0010 1968     		ldr	r1, [r3]
 1732 0012 21F48031 		bic	r1, r1, #65536
 1733 0016 1960     		str	r1, [r3]
1114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1734              		.loc 1 1114 9 is_stmt 1 view .LVU414
 1735              		.loc 1 1114 24 is_stmt 0 view .LVU415
 1736 0018 22F48022 		bic	r2, r2, #262144
 1737              	.LVL152:
 1738              		.loc 1 1114 17 view .LVU416
 1739 001c 1A60     		str	r2, [r3]
1115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1740              		.loc 1 1115 9 is_stmt 1 view .LVU417
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 52


 1741 001e 7047     		bx	lr
 1742              	.L127:
1116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
1117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1743              		.loc 1 1118 9 view .LVU418
 1744              		.loc 1 1118 13 is_stmt 0 view .LVU419
 1745 0020 044B     		ldr	r3, .L129
 1746 0022 1A6A     		ldr	r2, [r3, #32]
 1747              	.LVL153:
1119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1748              		.loc 1 1119 9 is_stmt 1 view .LVU420
 1749              		.loc 1 1119 19 is_stmt 0 view .LVU421
 1750 0024 196A     		ldr	r1, [r3, #32]
 1751 0026 21F00101 		bic	r1, r1, #1
 1752 002a 1962     		str	r1, [r3, #32]
1120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1753              		.loc 1 1120 9 is_stmt 1 view .LVU422
 1754              		.loc 1 1120 26 is_stmt 0 view .LVU423
 1755 002c 22F00402 		bic	r2, r2, #4
 1756              	.LVL154:
 1757              		.loc 1 1120 19 view .LVU424
 1758 0030 1A62     		str	r2, [r3, #32]
1121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1759              		.loc 1 1121 9 is_stmt 1 view .LVU425
1122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
1126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1760              		.loc 1 1134 1 is_stmt 0 view .LVU426
 1761 0032 7047     		bx	lr
 1762              	.L130:
 1763              		.align	2
 1764              	.L129:
 1765 0034 00100240 		.word	1073876992
 1766              		.cfi_endproc
 1767              	.LFE149:
 1769              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1770              		.align	1
 1771              		.global	rcu_hxtal_clock_monitor_enable
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1775              		.fpu fpv4-sp-d16
 1777              	rcu_hxtal_clock_monitor_enable:
 1778              	.LFB150:
1135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 53


1137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1779              		.loc 1 1144 1 is_stmt 1 view -0
 1780              		.cfi_startproc
 1781              		@ args = 0, pretend = 0, frame = 0
 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 1783              		@ link register save eliminated.
1145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1784              		.loc 1 1145 5 view .LVU428
 1785              		.loc 1 1145 13 is_stmt 0 view .LVU429
 1786 0000 024A     		ldr	r2, .L132
 1787 0002 1368     		ldr	r3, [r2]
 1788 0004 43F40023 		orr	r3, r3, #524288
 1789 0008 1360     		str	r3, [r2]
1146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1790              		.loc 1 1146 1 view .LVU430
 1791 000a 7047     		bx	lr
 1792              	.L133:
 1793              		.align	2
 1794              	.L132:
 1795 000c 00100240 		.word	1073876992
 1796              		.cfi_endproc
 1797              	.LFE150:
 1799              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1800              		.align	1
 1801              		.global	rcu_hxtal_clock_monitor_disable
 1802              		.syntax unified
 1803              		.thumb
 1804              		.thumb_func
 1805              		.fpu fpv4-sp-d16
 1807              	rcu_hxtal_clock_monitor_disable:
 1808              	.LFB151:
1147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1809              		.loc 1 1155 1 is_stmt 1 view -0
 1810              		.cfi_startproc
 1811              		@ args = 0, pretend = 0, frame = 0
 1812              		@ frame_needed = 0, uses_anonymous_args = 0
 1813              		@ link register save eliminated.
1156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1814              		.loc 1 1156 5 view .LVU432
 1815              		.loc 1 1156 13 is_stmt 0 view .LVU433
 1816 0000 024A     		ldr	r2, .L135
 1817 0002 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 54


 1818 0004 23F40023 		bic	r3, r3, #524288
 1819 0008 1360     		str	r3, [r2]
1157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1820              		.loc 1 1157 1 view .LVU434
 1821 000a 7047     		bx	lr
 1822              	.L136:
 1823              		.align	2
 1824              	.L135:
 1825 000c 00100240 		.word	1073876992
 1826              		.cfi_endproc
 1827              	.LFE151:
 1829              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1830              		.align	1
 1831              		.global	rcu_irc8m_adjust_value_set
 1832              		.syntax unified
 1833              		.thumb
 1834              		.thumb_func
 1835              		.fpu fpv4-sp-d16
 1837              	rcu_irc8m_adjust_value_set:
 1838              	.LVL155:
 1839              	.LFB152:
1158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1840              		.loc 1 1167 1 is_stmt 1 view -0
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 0, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
1168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1845              		.loc 1 1168 5 view .LVU436
1169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CTL;
 1846              		.loc 1 1170 5 view .LVU437
 1847              		.loc 1 1170 9 is_stmt 0 view .LVU438
 1848 0000 044A     		ldr	r2, .L138
 1849 0002 1368     		ldr	r3, [r2]
 1850              	.LVL156:
1171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1851              		.loc 1 1172 5 is_stmt 1 view .LVU439
 1852              		.loc 1 1172 9 is_stmt 0 view .LVU440
 1853 0004 23F0F803 		bic	r3, r3, #248
 1854              	.LVL157:
1173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 1855              		.loc 1 1173 5 is_stmt 1 view .LVU441
 1856              		.loc 1 1173 62 is_stmt 0 view .LVU442
 1857 0008 C000     		lsls	r0, r0, #3
 1858              	.LVL158:
 1859              		.loc 1 1173 62 view .LVU443
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 55


 1860 000a C0B2     		uxtb	r0, r0
 1861              		.loc 1 1173 20 view .LVU444
 1862 000c 1843     		orrs	r0, r0, r3
 1863              		.loc 1 1173 13 view .LVU445
 1864 000e 1060     		str	r0, [r2]
1174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1865              		.loc 1 1174 1 view .LVU446
 1866 0010 7047     		bx	lr
 1867              	.L139:
 1868 0012 00BF     		.align	2
 1869              	.L138:
 1870 0014 00100240 		.word	1073876992
 1871              		.cfi_endproc
 1872              	.LFE152:
 1874              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1875              		.align	1
 1876              		.global	rcu_deepsleep_voltage_set
 1877              		.syntax unified
 1878              		.thumb
 1879              		.thumb_func
 1880              		.fpu fpv4-sp-d16
 1882              	rcu_deepsleep_voltage_set:
 1883              	.LVL159:
 1884              	.LFB153:
1175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
1183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_7: the core voltage is 0.7V
1184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {    
 1885              		.loc 1 1188 1 is_stmt 1 view -0
 1886              		.cfi_startproc
 1887              		@ args = 0, pretend = 0, frame = 0
 1888              		@ frame_needed = 0, uses_anonymous_args = 0
 1889              		@ link register save eliminated.
1189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1890              		.loc 1 1189 5 view .LVU448
 1891              		.loc 1 1189 11 is_stmt 0 view .LVU449
 1892 0000 00F00700 		and	r0, r0, #7
 1893              	.LVL160:
1190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 1894              		.loc 1 1190 5 is_stmt 1 view .LVU450
 1895              		.loc 1 1190 13 is_stmt 0 view .LVU451
 1896 0004 014B     		ldr	r3, .L141
 1897 0006 5863     		str	r0, [r3, #52]
1191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1898              		.loc 1 1191 1 view .LVU452
 1899 0008 7047     		bx	lr
 1900              	.L142:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 56


 1901 000a 00BF     		.align	2
 1902              	.L141:
 1903 000c 00100240 		.word	1073876992
 1904              		.cfi_endproc
 1905              	.LFE153:
 1907              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1908              		.align	1
 1909              		.global	rcu_clock_freq_get
 1910              		.syntax unified
 1911              		.thumb
 1912              		.thumb_func
 1913              		.fpu fpv4-sp-d16
 1915              	rcu_clock_freq_get:
 1916              	.LVL161:
 1917              	.LFB154:
1192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1918              		.loc 1 1205 1 is_stmt 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 32
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922              		.loc 1 1205 1 is_stmt 0 view .LVU454
 1923 0000 10B5     		push	{r4, lr}
 1924              	.LCFI2:
 1925              		.cfi_def_cfa_offset 8
 1926              		.cfi_offset 4, -8
 1927              		.cfi_offset 14, -4
 1928 0002 88B0     		sub	sp, sp, #32
 1929              	.LCFI3:
 1930              		.cfi_def_cfa_offset 40
 1931 0004 8446     		mov	ip, r0
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1932              		.loc 1 1206 5 is_stmt 1 view .LVU455
 1933              	.LVL162:
1207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1934              		.loc 1 1207 5 view .LVU456
1208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1935              		.loc 1 1208 5 view .LVU457
1209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1936              		.loc 1 1214 5 view .LVU458
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 57


 1937              		.loc 1 1214 13 is_stmt 0 view .LVU459
 1938 0006 3B4C     		ldr	r4, .L163
 1939 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1940              	.LVL163:
 1941              		.loc 1 1214 13 view .LVU460
 1942 000c 0DF1200E 		add	lr, sp, #32
 1943 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1944              		.loc 1 1215 5 is_stmt 1 view .LVU461
 1945              		.loc 1 1215 13 is_stmt 0 view .LVU462
 1946 0014 02AB     		add	r3, sp, #8
 1947 0016 1034     		adds	r4, r4, #16
 1948 0018 94E80300 		ldm	r4, {r0, r1}
 1949 001c 83E80300 		stm	r3, {r0, r1}
1216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1950              		.loc 1 1216 5 is_stmt 1 view .LVU463
 1951              		.loc 1 1216 13 is_stmt 0 view .LVU464
 1952 0020 6B46     		mov	r3, sp
 1953 0022 83E80300 		stm	r3, {r0, r1}
1217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1954              		.loc 1 1218 5 is_stmt 1 view .LVU465
 1955              		.loc 1 1218 11 is_stmt 0 view .LVU466
 1956 0026 344B     		ldr	r3, .L163+4
 1957 0028 5B68     		ldr	r3, [r3, #4]
 1958              		.loc 1 1218 9 view .LVU467
 1959 002a C3F38103 		ubfx	r3, r3, #2, #2
 1960              	.LVL164:
1219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(sws){
 1961              		.loc 1 1219 5 is_stmt 1 view .LVU468
 1962 002e 022B     		cmp	r3, #2
 1963 0030 23D0     		beq	.L162
1220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_IRC8M:
1222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1964              		.loc 1 1222 20 is_stmt 0 view .LVU469
 1965 0032 3248     		ldr	r0, .L163+8
 1966              	.LVL165:
 1967              	.L144:
1223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_HXTAL:
1226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_PLL:
1230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
1234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
1238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 58


1241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
1247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
1250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
1252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* source clock use PLL1 */
1254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 if(17U == pll1mf){
1258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                     pll1mf = 20U;
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 }
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = (ck_src/predv1)*pll1mf;
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src /= predv0;
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL multiplication factor */
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(pllmf < 15U){
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
1282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf = 63U;
1284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(15U == pllmf){
1288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
1289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 59


1298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1968              		.loc 1 1300 5 is_stmt 1 view .LVU470
 1969              		.loc 1 1300 11 is_stmt 0 view .LVU471
 1970 0034 3049     		ldr	r1, .L163+4
 1971 0036 4B68     		ldr	r3, [r1, #4]
 1972              		.loc 1 1300 9 view .LVU472
 1973 0038 C3F30313 		ubfx	r3, r3, #4, #4
 1974              	.LVL166:
1301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
 1975              		.loc 1 1301 5 is_stmt 1 view .LVU473
 1976              		.loc 1 1301 22 is_stmt 0 view .LVU474
 1977 003c 08AA     		add	r2, sp, #32
 1978 003e 1344     		add	r3, r3, r2
 1979              	.LVL167:
 1980              		.loc 1 1301 22 view .LVU475
 1981 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1982              	.LVL168:
1302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1983              		.loc 1 1302 5 is_stmt 1 view .LVU476
 1984              		.loc 1 1302 14 is_stmt 0 view .LVU477
 1985 0044 20FA02F2 		lsr	r2, r0, r2
 1986              	.LVL169:
1303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1987              		.loc 1 1305 5 is_stmt 1 view .LVU478
 1988              		.loc 1 1305 11 is_stmt 0 view .LVU479
 1989 0048 4B68     		ldr	r3, [r1, #4]
 1990              	.LVL170:
 1991              		.loc 1 1305 9 view .LVU480
 1992 004a C3F30223 		ubfx	r3, r3, #8, #3
 1993              	.LVL171:
1306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 1994              		.loc 1 1306 5 is_stmt 1 view .LVU481
 1995              		.loc 1 1306 23 is_stmt 0 view .LVU482
 1996 004e 08AC     		add	r4, sp, #32
 1997 0050 2344     		add	r3, r3, r4
 1998              	.LVL172:
 1999              		.loc 1 1306 23 view .LVU483
 2000 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 2001              	.LVL173:
1307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2002              		.loc 1 1307 5 is_stmt 1 view .LVU484
 2003              		.loc 1 1307 15 is_stmt 0 view .LVU485
 2004 0056 22FA03F4 		lsr	r4, r2, r3
 2005              	.LVL174:
1308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2006              		.loc 1 1310 5 is_stmt 1 view .LVU486
 2007              		.loc 1 1310 11 is_stmt 0 view .LVU487
 2008 005a 4B68     		ldr	r3, [r1, #4]
 2009              	.LVL175:
 2010              		.loc 1 1310 9 view .LVU488
 2011 005c C3F3C223 		ubfx	r3, r3, #11, #3
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 60


 2012              	.LVL176:
1311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 2013              		.loc 1 1311 5 is_stmt 1 view .LVU489
 2014              		.loc 1 1311 23 is_stmt 0 view .LVU490
 2015 0060 08A9     		add	r1, sp, #32
 2016 0062 0B44     		add	r3, r3, r1
 2017              	.LVL177:
 2018              		.loc 1 1311 23 view .LVU491
 2019 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 2020              	.LVL178:
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2021              		.loc 1 1312 5 is_stmt 1 view .LVU492
 2022              		.loc 1 1312 15 is_stmt 0 view .LVU493
 2023 0068 22FA03F3 		lsr	r3, r2, r3
 2024              	.LVL179:
1313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return the clocks frequency */
1315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(clock){
 2025              		.loc 1 1315 5 is_stmt 1 view .LVU494
 2026 006c BCF1030F 		cmp	ip, #3
 2027 0070 37D8     		bhi	.L151
 2028 0072 DFE80CF0 		tbb	[pc, ip]
 2029              	.L153:
 2030 0076 39       		.byte	(.L143-.L153)/2
 2031 0077 38       		.byte	(.L155-.L153)/2
 2032 0078 3B       		.byte	(.L154-.L153)/2
 2033 0079 3D       		.byte	(.L152-.L153)/2
 2034              	.LVL180:
 2035              		.p2align 1
 2036              	.L162:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2037              		.loc 1 1231 9 view .LVU495
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2038              		.loc 1 1231 19 is_stmt 0 view .LVU496
 2039 007a 1F4B     		ldr	r3, .L163+4
 2040              	.LVL181:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2041              		.loc 1 1231 19 view .LVU497
 2042 007c 5B68     		ldr	r3, [r3, #4]
 2043              	.LVL182:
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2044              		.loc 1 1233 9 is_stmt 1 view .LVU498
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2045              		.loc 1 1233 11 is_stmt 0 view .LVU499
 2046 007e 13F4803F 		tst	r3, #65536
 2047 0082 0ED0     		beq	.L158
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2048              		.loc 1 1235 13 is_stmt 1 view .LVU500
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2049              		.loc 1 1235 26 is_stmt 0 view .LVU501
 2050 0084 1C4B     		ldr	r3, .L163+4
 2051              	.LVL183:
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2052              		.loc 1 1235 26 view .LVU502
 2053 0086 DB6A     		ldr	r3, [r3, #44]
 2054              	.LVL184:
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 61


 2055              		.loc 1 1237 13 is_stmt 1 view .LVU503
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 2056              		.loc 1 1237 15 is_stmt 0 view .LVU504
 2057 0088 13F0804F 		tst	r3, #1073741824
 2058 008c 07D1     		bne	.L159
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
 2059              		.loc 1 1239 24 view .LVU505
 2060 008e 1B49     		ldr	r1, .L163+8
 2061              	.L146:
 2062              	.LVL185:
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2063              		.loc 1 1246 13 is_stmt 1 view .LVU506
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2064              		.loc 1 1246 26 is_stmt 0 view .LVU507
 2065 0090 194B     		ldr	r3, .L163+4
 2066              	.LVL186:
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2067              		.loc 1 1246 26 view .LVU508
 2068 0092 5B68     		ldr	r3, [r3, #4]
 2069              	.LVL187:
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 2070              		.loc 1 1248 13 is_stmt 1 view .LVU509
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 2071              		.loc 1 1248 15 is_stmt 0 view .LVU510
 2072 0094 13F4003F 		tst	r3, #131072
 2073 0098 04D0     		beq	.L145
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2074              		.loc 1 1249 17 is_stmt 1 view .LVU511
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2075              		.loc 1 1249 24 is_stmt 0 view .LVU512
 2076 009a 4908     		lsrs	r1, r1, #1
 2077              	.LVL188:
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2078              		.loc 1 1249 24 view .LVU513
 2079 009c 02E0     		b	.L145
 2080              	.LVL189:
 2081              	.L159:
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2082              		.loc 1 1242 24 view .LVU514
 2083 009e 1849     		ldr	r1, .L163+12
 2084 00a0 F6E7     		b	.L146
 2085              	.LVL190:
 2086              	.L158:
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2087              		.loc 1 1267 20 view .LVU515
 2088 00a2 1849     		ldr	r1, .L163+16
 2089              	.LVL191:
 2090              	.L145:
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2091              		.loc 1 1271 9 is_stmt 1 view .LVU516
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2092              		.loc 1 1271 17 is_stmt 0 view .LVU517
 2093 00a4 144A     		ldr	r2, .L163+4
 2094 00a6 5368     		ldr	r3, [r2, #4]
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2095              		.loc 1 1271 15 view .LVU518
 2096 00a8 C3F38343 		ubfx	r3, r3, #18, #4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 62


 2097              	.LVL192:
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2098              		.loc 1 1272 9 is_stmt 1 view .LVU519
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2099              		.loc 1 1272 13 is_stmt 0 view .LVU520
 2100 00ac 5268     		ldr	r2, [r2, #4]
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2101              		.loc 1 1272 11 view .LVU521
 2102 00ae 12F0006F 		tst	r2, #134217728
 2103 00b2 01D0     		beq	.L147
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2104              		.loc 1 1273 13 is_stmt 1 view .LVU522
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2105              		.loc 1 1273 19 is_stmt 0 view .LVU523
 2106 00b4 43F01003 		orr	r3, r3, #16
 2107              	.LVL193:
 2108              	.L147:
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2109              		.loc 1 1275 9 is_stmt 1 view .LVU524
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2110              		.loc 1 1275 13 is_stmt 0 view .LVU525
 2111 00b8 0F4A     		ldr	r2, .L163+4
 2112 00ba 5268     		ldr	r2, [r2, #4]
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2113              		.loc 1 1275 11 view .LVU526
 2114 00bc 12F0804F 		tst	r2, #1073741824
 2115 00c0 01D0     		beq	.L148
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2116              		.loc 1 1276 13 is_stmt 1 view .LVU527
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2117              		.loc 1 1276 19 is_stmt 0 view .LVU528
 2118 00c2 43F02003 		orr	r3, r3, #32
 2119              	.LVL194:
 2120              	.L148:
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2121              		.loc 1 1278 9 is_stmt 1 view .LVU529
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2122              		.loc 1 1278 11 is_stmt 0 view .LVU530
 2123 00c6 0E2B     		cmp	r3, #14
 2124 00c8 03D8     		bhi	.L149
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2125              		.loc 1 1279 13 is_stmt 1 view .LVU531
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2126              		.loc 1 1279 19 is_stmt 0 view .LVU532
 2127 00ca 981C     		adds	r0, r3, #2
 2128              	.LVL195:
 2129              	.L150:
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2130              		.loc 1 1285 9 is_stmt 1 view .LVU533
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2131              		.loc 1 1285 20 is_stmt 0 view .LVU534
 2132 00cc 01FB00F0 		mul	r0, r1, r0
 2133              	.LVL196:
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 2134              		.loc 1 1292 9 is_stmt 1 view .LVU535
 2135 00d0 B0E7     		b	.L144
 2136              	.LVL197:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 63


 2137              	.L149:
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2138              		.loc 1 1280 15 view .LVU536
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2139              		.loc 1 1280 33 is_stmt 0 view .LVU537
 2140 00d2 A3F10F02 		sub	r2, r3, #15
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2141              		.loc 1 1280 17 view .LVU538
 2142 00d6 2F2A     		cmp	r2, #47
 2143 00d8 01D8     		bhi	.L160
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2144              		.loc 1 1281 13 is_stmt 1 view .LVU539
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2145              		.loc 1 1281 19 is_stmt 0 view .LVU540
 2146 00da 581C     		adds	r0, r3, #1
 2147              	.LVL198:
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2148              		.loc 1 1281 19 view .LVU541
 2149 00dc F6E7     		b	.L150
 2150              	.LVL199:
 2151              	.L160:
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2152              		.loc 1 1283 19 view .LVU542
 2153 00de 3F20     		movs	r0, #63
 2154 00e0 F4E7     		b	.L150
 2155              	.LVL200:
 2156              	.L151:
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 2157              		.loc 1 1312 15 view .LVU543
 2158 00e2 0020     		movs	r0, #0
 2159              	.LVL201:
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 2160              		.loc 1 1312 15 view .LVU544
 2161 00e4 00E0     		b	.L143
 2162              	.LVL202:
 2163              	.L155:
1316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_SYS:
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = cksys_freq;
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_AHB:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 2164              		.loc 1 1320 9 is_stmt 1 view .LVU545
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2165              		.loc 1 1321 9 view .LVU546
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2166              		.loc 1 1320 17 is_stmt 0 view .LVU547
 2167 00e6 1046     		mov	r0, r2
 2168              	.LVL203:
 2169              	.L143:
1322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB1:
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb1_freq;
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb2_freq;
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 64


1330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return ck_freq;
1332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2170              		.loc 1 1332 1 view .LVU548
 2171 00e8 08B0     		add	sp, sp, #32
 2172              	.LCFI4:
 2173              		.cfi_remember_state
 2174              		.cfi_def_cfa_offset 8
 2175              		@ sp needed
 2176 00ea 10BD     		pop	{r4, pc}
 2177              	.LVL204:
 2178              	.L154:
 2179              	.LCFI5:
 2180              		.cfi_restore_state
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2181              		.loc 1 1323 9 is_stmt 1 view .LVU549
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2182              		.loc 1 1324 9 view .LVU550
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2183              		.loc 1 1323 17 is_stmt 0 view .LVU551
 2184 00ec 2046     		mov	r0, r4
 2185              	.LVL205:
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2186              		.loc 1 1324 9 view .LVU552
 2187 00ee FBE7     		b	.L143
 2188              	.LVL206:
 2189              	.L152:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2190              		.loc 1 1326 9 is_stmt 1 view .LVU553
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 2191              		.loc 1 1327 9 view .LVU554
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2192              		.loc 1 1326 17 is_stmt 0 view .LVU555
 2193 00f0 1846     		mov	r0, r3
 2194              	.LVL207:
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2195              		.loc 1 1331 5 is_stmt 1 view .LVU556
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2196              		.loc 1 1331 12 is_stmt 0 view .LVU557
 2197 00f2 F9E7     		b	.L143
 2198              	.L164:
 2199              		.align	2
 2200              	.L163:
 2201 00f4 00000000 		.word	.LANCHOR0
 2202 00f8 00100240 		.word	1073876992
 2203 00fc 00127A00 		.word	8000000
 2204 0100 006CDC02 		.word	48000000
 2205 0104 00093D00 		.word	4000000
 2206              		.cfi_endproc
 2207              	.LFE154:
 2209              		.section	.rodata
 2210              		.align	2
 2211              		.set	.LANCHOR0,. + 0
 2212              	.LC0:
 2213 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2213      00000000 
 2213      01020304 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 65


 2213      06
 2214 000d 070809   		.ascii	"\007\010\011"
 2215              	.LC1:
 2216 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2216      01020304 
 2217              		.text
 2218              	.Letext0:
 2219              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 2220              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 2221              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2222              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rcu.c
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:18     .text.rcu_periph_clock_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:26     .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:56     .text.rcu_periph_clock_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:63     .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:92     .text.rcu_periph_clock_sleep_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:99     .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:128    .text.rcu_periph_clock_sleep_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:135    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:164    .text.rcu_periph_reset_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:171    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:200    .text.rcu_periph_reset_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:207    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:236    .text.rcu_bkp_reset_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:243    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:261    .text.rcu_bkp_reset_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:266    .text.rcu_bkp_reset_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:273    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:291    .text.rcu_bkp_reset_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:296    .text.rcu_system_clock_source_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:303    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:332    .text.rcu_system_clock_source_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:337    .text.rcu_system_clock_source_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:344    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:361    .text.rcu_system_clock_source_get:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:366    .text.rcu_ahb_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:373    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:402    .text.rcu_ahb_clock_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:407    .text.rcu_apb1_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:414    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:443    .text.rcu_apb1_clock_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:448    .text.rcu_apb2_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:455    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:484    .text.rcu_apb2_clock_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:489    .text.rcu_ckout0_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:496    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:525    .text.rcu_ckout0_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:530    .text.rcu_pll_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:537    .text.rcu_pll_config:00000000 rcu_pll_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:573    .text.rcu_pll_config:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:578    .text.rcu_pllpresel_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:585    .text.rcu_pllpresel_config:00000000 rcu_pllpresel_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:615    .text.rcu_pllpresel_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:620    .text.rcu_predv0_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:627    .text.rcu_predv0_config:00000000 rcu_predv0_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:666    .text.rcu_predv0_config:00000018 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:671    .text.rcu_adc_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:678    .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:712    .text.rcu_adc_clock_config:0000001a $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:724    .text.rcu_adc_clock_config:00000026 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:777    .text.rcu_adc_clock_config:00000050 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:784    .text.rcu_usb_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:791    .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:820    .text.rcu_usb_clock_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:825    .text.rcu_rtc_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:832    .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s 			page 67


C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:861    .text.rcu_rtc_clock_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:866    .text.rcu_ck48m_clock_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:873    .text.rcu_ck48m_clock_config:00000000 rcu_ck48m_clock_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:902    .text.rcu_ck48m_clock_config:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:907    .text.rcu_flag_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:914    .text.rcu_flag_get:00000000 rcu_flag_get
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:948    .text.rcu_all_reset_flag_clear:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:955    .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:973    .text.rcu_all_reset_flag_clear:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:978    .text.rcu_interrupt_flag_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:985    .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1019   .text.rcu_interrupt_flag_clear:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1026   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1055   .text.rcu_interrupt_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1062   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1091   .text.rcu_interrupt_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1098   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1127   .text.rcu_lxtal_drive_capability_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1134   .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1163   .text.rcu_lxtal_drive_capability_config:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1168   .text.rcu_osci_stab_wait:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1175   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1473   .text.rcu_osci_stab_wait:00000114 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1478   .text.rcu_deinit:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1485   .text.rcu_deinit:00000000 rcu_deinit
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1555   .text.rcu_deinit:00000068 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1560   .text.rcu_osci_on:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1567   .text.rcu_osci_on:00000000 rcu_osci_on
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1596   .text.rcu_osci_off:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1603   .text.rcu_osci_off:00000000 rcu_osci_off
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1632   .text.rcu_osci_bypass_mode_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1639   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1696   .text.rcu_osci_bypass_mode_enable:00000034 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1701   .text.rcu_osci_bypass_mode_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1708   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1765   .text.rcu_osci_bypass_mode_disable:00000034 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1770   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1777   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1795   .text.rcu_hxtal_clock_monitor_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1800   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1807   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1825   .text.rcu_hxtal_clock_monitor_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1830   .text.rcu_irc8m_adjust_value_set:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1837   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1870   .text.rcu_irc8m_adjust_value_set:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1875   .text.rcu_deepsleep_voltage_set:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1882   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1903   .text.rcu_deepsleep_voltage_set:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1908   .text.rcu_clock_freq_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:1915   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:2030   .text.rcu_clock_freq_get:00000076 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:2035   .text.rcu_clock_freq_get:0000007a $t
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:2201   .text.rcu_clock_freq_get:000000f4 $d
C:\Users\Prog\AppData\Local\Temp\ccc7SPC7.s:2210   .rodata:00000000 $d

NO UNDEFINED SYMBOLS
