

================================================================
== Vitis HLS Report for 'ByteXor_113'
================================================================
* Date:           Wed Dec  7 16:29:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       48|       48|         3|          -|          -|    16|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln124_6_fu_125_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln124_7_fu_135_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln124_8_fu_145_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_111_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_105_p2   |      icmp|   0|  0|  10|           5|           6|
    |xor_ln124_fu_155_p2    |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          40|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |idx_fu_36  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          7|    6|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln124_8_reg_200  |  8|   0|    8|          0|
    |ap_CS_fsm            |  4|   0|    4|          0|
    |idx_fu_36            |  5|   0|    5|          0|
    |xor_ln124_reg_205    |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 25|   0|   25|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|dst_address0     |  out|    8|   ap_memory|           dst|         array|
|dst_ce0          |  out|    1|   ap_memory|           dst|         array|
|dst_we0          |  out|    1|   ap_memory|           dst|         array|
|dst_d0           |  out|    8|   ap_memory|           dst|         array|
|dst_offset       |   in|    8|     ap_none|    dst_offset|        scalar|
|a_address0       |  out|    5|   ap_memory|             a|         array|
|a_ce0            |  out|    1|   ap_memory|             a|         array|
|a_q0             |   in|    8|   ap_memory|             a|         array|
|a_offset         |   in|    5|     ap_none|      a_offset|        scalar|
|b_offset         |   in|    9|     ap_none|      b_offset|        scalar|
|con256_address0  |  out|    9|   ap_memory|        con256|         array|
|con256_ce0       |  out|    1|   ap_memory|        con256|         array|
|con256_q0        |   in|    8|   ap_memory|        con256|         array|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset"   --->   Operation 6 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %a_offset"   --->   Operation 7 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dst_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dst_offset"   --->   Operation 8 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 0, i5 %idx" [clefia.c:123]   --->   Operation 9 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 10 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [clefia.c:124]   --->   Operation 11 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_load, i5 16" [clefia.c:123]   --->   Operation 13 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_load, i5 1" [clefia.c:124]   --->   Operation 14 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 15 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %idx_load" [clefia.c:124]   --->   Operation 16 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i5 %idx_load" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln124_6 = add i9 %zext_ln124_7, i9 %b_offset_read" [clefia.c:124]   --->   Operation 18 'add' 'add_ln124_6' <Predicate = (!icmp_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i9 %add_ln124_6" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln124_8" [clefia.c:124]   --->   Operation 20 'getelementptr' 'con256_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln124_7 = add i5 %idx_load, i5 %a_offset_read" [clefia.c:124]   --->   Operation 21 'add' 'add_ln124_7' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i5 %add_ln124_7" [clefia.c:124]   --->   Operation 22 'zext' 'zext_ln124_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_9" [clefia.c:124]   --->   Operation 23 'getelementptr' 'a_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln124_8 = add i8 %zext_ln124, i8 %dst_offset_read" [clefia.c:124]   --->   Operation 24 'add' 'add_ln124_8' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 25 'load' 'a_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 26 'load' 'con256_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx" [clefia.c:123]   --->   Operation 27 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 28 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 29 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 30 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con256_load, i8 %a_load" [clefia.c:124]   --->   Operation 31 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 32 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i8 %add_ln124_8" [clefia.c:124]   --->   Operation 33 'zext' 'zext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln124_10" [clefia.c:124]   --->   Operation 34 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst_addr" [clefia.c:124]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 36 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ con256]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 01111]
b_offset_read      (read             ) [ 00111]
a_offset_read      (read             ) [ 00111]
dst_offset_read    (read             ) [ 00111]
store_ln123        (store            ) [ 00000]
br_ln123           (br               ) [ 00000]
idx_load           (load             ) [ 00000]
empty              (speclooptripcount) [ 00000]
icmp_ln123         (icmp             ) [ 00111]
add_ln124          (add              ) [ 00000]
br_ln123           (br               ) [ 00000]
zext_ln124         (zext             ) [ 00000]
zext_ln124_7       (zext             ) [ 00000]
add_ln124_6        (add              ) [ 00000]
zext_ln124_8       (zext             ) [ 00000]
con256_addr        (getelementptr    ) [ 00010]
add_ln124_7        (add              ) [ 00000]
zext_ln124_9       (zext             ) [ 00000]
a_addr             (getelementptr    ) [ 00010]
add_ln124_8        (add              ) [ 00011]
store_ln123        (store            ) [ 00000]
ret_ln126          (ret              ) [ 00000]
a_load             (load             ) [ 00000]
con256_load        (load             ) [ 00000]
xor_ln124          (xor              ) [ 00001]
specloopname_ln124 (specloopname     ) [ 00000]
zext_ln124_10      (zext             ) [ 00000]
dst_addr           (getelementptr    ) [ 00000]
store_ln124        (store            ) [ 00000]
br_ln123           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="con256">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="idx_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="9" slack="0"/>
<pin id="42" dir="0" index="1" bw="9" slack="0"/>
<pin id="43" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="a_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="dst_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="con256_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="9" slack="0"/>
<pin id="62" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="con256_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="a_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="con256_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dst_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln124_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln123_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="5" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="idx_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln123_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln124_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln124_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln124_7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_7/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln124_6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="1"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_6/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln124_8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_8/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln124_7_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="1"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_7/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln124_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln124_8_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="1"/>
<pin id="148" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_8/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln123_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xor_ln124_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln124_10_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_10/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="idx_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="172" class="1005" name="b_offset_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="a_offset_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="dst_offset_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="con256_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="1"/>
<pin id="192" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="con256_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="a_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_ln124_8_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2"/>
<pin id="202" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln124_8 "/>
</bind>
</comp>

<comp id="205" class="1005" name="xor_ln124_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="58" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="102" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="139"><net_src comp="102" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="149"><net_src comp="117" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="111" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="78" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="72" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="168"><net_src comp="36" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="175"><net_src comp="40" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="180"><net_src comp="46" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="185"><net_src comp="52" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="193"><net_src comp="58" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="198"><net_src comp="65" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="203"><net_src comp="145" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="208"><net_src comp="155" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {4 }
	Port: con256 | {}
 - Input state : 
	Port: ByteXor.113 : dst | {}
	Port: ByteXor.113 : dst_offset | {1 }
	Port: ByteXor.113 : a | {2 3 }
	Port: ByteXor.113 : a_offset | {1 }
	Port: ByteXor.113 : b_offset | {1 }
	Port: ByteXor.113 : con256 | {2 3 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln123 : 1
		add_ln124 : 1
		br_ln123 : 2
		zext_ln124 : 1
		zext_ln124_7 : 1
		add_ln124_6 : 2
		zext_ln124_8 : 3
		con256_addr : 4
		add_ln124_7 : 1
		zext_ln124_9 : 2
		a_addr : 3
		add_ln124_8 : 2
		a_load : 4
		con256_load : 5
		store_ln123 : 2
	State 3
		xor_ln124 : 1
	State 4
		dst_addr : 1
		store_ln124 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln124_fu_111      |    0    |    13   |
|    add   |     add_ln124_6_fu_125     |    0    |    14   |
|          |     add_ln124_7_fu_135     |    0    |    13   |
|          |     add_ln124_8_fu_145     |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln123_fu_105     |    0    |    9    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln124_fu_155      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  b_offset_read_read_fu_40  |    0    |    0    |
|   read   |  a_offset_read_read_fu_46  |    0    |    0    |
|          | dst_offset_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln124_fu_117     |    0    |    0    |
|          |     zext_ln124_7_fu_121    |    0    |    0    |
|   zext   |     zext_ln124_8_fu_130    |    0    |    0    |
|          |     zext_ln124_9_fu_140    |    0    |    0    |
|          |    zext_ln124_10_fu_161    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    72   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_195    |    5   |
| a_offset_read_reg_177 |    5   |
|  add_ln124_8_reg_200  |    8   |
| b_offset_read_reg_172 |    9   |
|  con256_addr_reg_190  |    9   |
|dst_offset_read_reg_182|    8   |
|      idx_reg_165      |    5   |
|   xor_ln124_reg_205   |    8   |
+-----------------------+--------+
|         Total         |   57   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   57   |   90   |
+-----------+--------+--------+--------+
