Buurma, J., and Cooke, L.Low-power design using multiple VTH ASIC library. http://www.sinavigator.com/LowPowerDesign.pdf.
Yici Cai , Bin Liu , Qiang Zhou , Xianlong Hong, Voltage Island Generation in Cell Based Dual-Vdd Design, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E90-A n.1, p.267-273, January 2007[doi>10.1093/ietfec/e90-a.1.267]
Royce L. S. Ching , Evangeline F. Y. Young , Kevin C. K. Leung , Chris Chu, Post-placement voltage island generation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233632]
Liangpeng Guo , Yici Cai , Qiang Zhou , Xianlong Hong, Logic and Layout Aware Voltage Island Generation for Low Power Design, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.666-671, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358063]
Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013283]
W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , N. Dhanwad , J. Conner, Temperature-Aware Voltage Islands Architecting in System-on-Chip Design, Proceedings of the 2005 International Conference on Computer Design, p.689-696, October 02-05, 2005[doi>10.1109/ICCD.2005.103]
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, Voltage island aware floorplanning for power and timing optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233579]
Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Tao Lin , Sheqin Dong , Bei Yu , Song Chen , Satoshi Goto, A revisit to voltage partitioning problem, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785509]
Bin Liu , Yici Cai , Qiang Zhou , Xianlong Hong, Power driven placement with layout aware supply voltage assignment for voltage island generation in Dual-Vdd designs, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118437]
Hung-Yi Liu , Wan-Ping Lee , Yao-Wen Chang, A provably good approximation algorithm for power optimization using multiple supply voltages, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278698]
Qiang Ma , Evangeline F. Y. Young, Voltage island-driven floorplanning, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Wai-Kei Mak , Jr-Wei Chen, Voltage Island Generation under Performance Requirement for SoC Designs, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.798-803, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358087]
Huaizhi Wu , I-Min Liu , M. D. F. Wong , Yusu Wang, Post-placement voltage island generation under performance requirement, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.309-316, November 06-10, 2005, San Jose, CA
Huaizhi Wu , Martin D. F. Wong , I-Min Liu, Timing-constrained and voltage-island-aware voltage assignment, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147023]
Huaizhi Wu , Martin D. F. Wong, Improving voltage assignment by outlier detection and incremental placement, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278600]
Shengqi Yang , Wayne Wolf , N. Vijaykrishnan , Yuan Xie, Reliability-Aware SOC Voltage Islands Partition and Floorplan, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.343, March 02-03, 2006[doi>10.1109/ISVLSI.2006.79]
