set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {logique2.vho logique2_vhd.sdo}}
	{{"Fast Model"} {logique2_fast.vho logique2_vhd_fast.sdo}}
}
