TRACE::2022-06-02.09:00:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.09:00:15::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-02.09:00:15::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform"
		}]
}
TRACE::2022-06-02.09:00:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-02.09:00:15::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-06-02.09:00:15::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform"
		}]
}
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:15::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-02.09:00:15::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::mss does not exists at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::Creating sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::Adding the swdes entry, created swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::updating the scw layer changes to swdes at   D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::Writing mss at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:15::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-02.09:00:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-02.09:00:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-02.09:00:15::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-02.09:00:15::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-02.09:00:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:21::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-02.09:00:21::SCWMssOS::Could not open the swdb for D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2022-06-02.09:00:21::SCWMssOS::Could not open the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2022-06-02.09:00:21::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-02.09:00:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-02.09:00:21::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-02.09:00:21::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-02.09:00:21::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-02.09:00:21::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-02.09:00:21::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-02.09:00:21::SCWSystem::Not a boot domain 
LOG::2022-06-02.09:00:21::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-02.09:00:21::SCWDomain::Generating domain artifcats
TRACE::2022-06-02.09:00:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-02.09:00:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-02.09:00:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-02.09:00:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-02.09:00:21::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-02.09:00:21::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-02.09:00:21::SCWMssOS::Copying to export directory.
TRACE::2022-06-02.09:00:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-02.09:00:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-02.09:00:21::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-02.09:00:21::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-02.09:00:21::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-02.09:00:21::SCWPlatform::Started preparing the platform 
TRACE::2022-06-02.09:00:21::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-02.09:00:21::SCWSystem::dir created 
TRACE::2022-06-02.09:00:21::SCWSystem::Writing the bif 
TRACE::2022-06-02.09:00:21::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-02.09:00:21::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-02.09:00:21::SCWPlatform::Completed generating the platform
TRACE::2022-06-02.09:00:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.09:00:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-02.09:00:21::SCWPlatform::updated the xpfm file.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.09:00:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.09:00:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-02.09:00:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.09:00:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-02.09:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-02.09:00:21::SCWPlatform::Clearing the existing platform
TRACE::2022-06-02.09:00:21::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-02.09:00:21::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:21::SCWSystem::Clearing the domains completed.
TRACE::2022-06-02.09:00:21::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-02.09:00:22::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-02.09:00:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-02.09:00:22::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-02.09:00:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-02.09:00:22::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-02.09:00:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-02.09:00:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-02.09:00:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-02.09:00:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-02.09:00:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-02.09:00:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-02.09:00:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-02.09:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-02.09:00:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-02.09:00:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-02.09:00:22::SCWReader::No isolation master present  
TRACE::2022-06-04.13:51:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:09::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:09::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-04.13:51:10::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-04.13:51:10::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:10::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-04.13:51:10::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-04.13:51:10::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-04.13:51:10::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.13:51:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.13:51:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.13:51:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-04.13:51:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:10::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:51:10::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:10::SCWReader::No isolation master present  
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:17::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:17::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-04.13:51:17::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-04.13:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:17::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:17::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:51:17::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:17::SCWPlatform::update - Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-04.13:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:17::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.13:51:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-04.13:51:17::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.13:51:17::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-04.13:51:17::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:17::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-04.13:51:18::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-04.13:51:18::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-04.13:51:18::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.13:51:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.13:51:18::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.13:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:18::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:18::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:51:18::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:18::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"e19505dec6bf7a69e1fd8ed44ae9bbb5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-04.13:51:27::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-04.13:51:27::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-04.13:51:27::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-04.13:51:27::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-04.13:51:27::SCWSystem::Not a boot domain 
LOG::2022-06-04.13:51:27::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-04.13:51:27::SCWDomain::Generating domain artifcats
TRACE::2022-06-04.13:51:27::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-04.13:51:27::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-04.13:51:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:51:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:51:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:51:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.13:51:27::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.13:51:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:51:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:51:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:27::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-04.13:51:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:51:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-04.13:51:45::SCWMssOS::doing bsp build ... 
TRACE::2022-06-04.13:51:45::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-04.13:51:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-04.13:51:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.13:51:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:46::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.13:51:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:46::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-04.13:51:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-04.13:51:46::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-04.13:51:46::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-04.13:51:47::SCWMssOS::"includes"

TRACE::2022-06-04.13:51:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.13:51:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:48::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.13:51:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.13:51:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.13:51:48::SCWMssOS:: -Wextra"

TRACE::2022-06-04.13:51:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.13:51:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.13:51:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.13:51:48::SCWMssOS::all -Wextra"

TRACE::2022-06-04.13:51:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.13:51:48::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.13:51:48::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.13:51:48::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.13:51:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.13:51:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.13:51:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.13:51:49::SCWMssOS::l -Wextra"

TRACE::2022-06-04.13:51:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.13:51:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.13:51:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.13:51:49::SCWMssOS::all -Wextra"

TRACE::2022-06-04.13:51:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.13:51:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.13:51:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.13:51:49::SCWMssOS:: -Wextra"

TRACE::2022-06-04.13:51:49::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-04.13:51:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.13:51:54::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.13:51:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.13:51:54::SCWMssOS::all -Wextra"

TRACE::2022-06-04.13:51:54::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2022-06-04.13:51:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-04.13:51:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:55::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:55::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-04.13:51:55::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-04.13:51:55::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-04.13:51:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-04.13:51:55::SCWMssOS::-Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.13:51:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.13:51:55::SCWMssOS:: -Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.13:51:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.13:51:55::SCWMssOS::all -Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-04.13:51:55::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-04.13:51:55::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"includes"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-04.13:51:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-04.13:51:55::SCWMssOS::l -Wextra"

TRACE::2022-06-04.13:51:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.13:51:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-04.13:51:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-04.13:51:55::SCWMssOS::all -Wextra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.13:51:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.13:51:56::SCWMssOS::xtra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.13:51:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.13:51:56::SCWMssOS::xtra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-04.13:51:56::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-04.13:51:56::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-04.13:51:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-04.13:51:56::SCWMssOS::xtra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-04.13:51:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-04.13:51:56::SCWMssOS::Wextra"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-04.13:51:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-04.13:51:56::SCWMssOS::extra"

TRACE::2022-06-04.13:51:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-04.13:51:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-04.13:51:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-04.13:51:56::SCWMssOS:: -Wextra"

TRACE::2022-06-04.13:51:59::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-04.13:51:59::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-04.13:51:59::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-06-04.13:51:59::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_
TRACE::2022-06-04.13:51:59::SCWMssOS::testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xuartli
TRACE::2022-06-04.13:51:59::SCWMssOS::te_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o
TRACE::2022-06-04.13:51:59::SCWMssOS:: microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/
TRACE::2022-06-04.13:51:59::SCWMssOS::lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_sc
TRACE::2022-06-04.13:51:59::SCWMssOS::rub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_s
TRACE::2022-06-04.13:51:59::SCWMssOS::elftest.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/m
TRACE::2022-06-04.13:51:59::SCWMssOS::icroblaze_flush_cache_ext_range.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommo
TRACE::2022-06-04.13:51:59::SCWMssOS::n.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microb
TRACE::2022-06-04.13:51:59::SCWMssOS::laze_0/lib/xintc_selftest.o microblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions
TRACE::2022-06-04.13:51:59::SCWMssOS::.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_c
TRACE::2022-06-04.13:51:59::SCWMssOS::ache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/
TRACE::2022-06-04.13:51:59::SCWMssOS::lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testca
TRACE::2022-06-04.13:51:59::SCWMssOS::che.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2022-06-04.13:51:59::SCWMssOS::/xtmrctr_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache
TRACE::2022-06-04.13:51:59::SCWMssOS::_range.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-04.13:51:59::SCWMssOS::date_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microbl
TRACE::2022-06-04.13:51:59::SCWMssOS::aze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/
TRACE::2022-06-04.13:51:59::SCWMssOS::lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flu
TRACE::2022-06-04.13:51:59::SCWMssOS::sh_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o micro
TRACE::2022-06-04.13:51:59::SCWMssOS::blaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2022-06-04.13:51:59::SCWMssOS:: microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgp
TRACE::2022-06-04.13:51:59::SCWMssOS::io_selftest.o

TRACE::2022-06-04.13:51:59::SCWMssOS::'Finished building libraries'

TRACE::2022-06-04.13:52:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-04.13:52:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-04.13:52:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-04.13:52:00::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-04.13:52:00::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-04.13:52:00::SCWPlatform::Started preparing the platform 
TRACE::2022-06-04.13:52:00::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-04.13:52:00::SCWSystem::dir created 
TRACE::2022-06-04.13:52:00::SCWSystem::Writing the bif 
TRACE::2022-06-04.13:52:00::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-04.13:52:00::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-04.13:52:00::SCWPlatform::Completed generating the platform
TRACE::2022-06-04.13:52:00::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:52:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-04.13:52:00::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-04.13:52:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-04.13:52:00::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-04.13:52:00::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-04.13:52:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-04.13:52:00::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:52:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-04.13:52:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:52:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:52:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.13:52:00::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.13:52:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:52:00::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:52:00::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:52:00::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:52:00::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c74e6beeb42c034ba8b27c1b3a5c71e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-04.13:52:00::SCWPlatform::updated the xpfm file.
TRACE::2022-06-04.13:52:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-04.13:52:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-04.13:52:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-04.13:52:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-04.13:52:00::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-04.13:52:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-04.13:52:00::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-04.13:52:00::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-04.13:52:00::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:16:58::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:16:58::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:16:58::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.10:17:02::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.10:17:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:17:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.10:17:02::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.10:17:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.10:17:02::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.10:17:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.10:17:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:17:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.10:17:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:17:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:17:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:17:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:17:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:17:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:17:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:17:02::SCWReader::No isolation master present  
TRACE::2022-06-06.10:22:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:01::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.10:22:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:02::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:22:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:22:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:22:02::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:22:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:22:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::update - Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.10:22:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.10:22:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.10:22:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:22:02::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.10:22:02::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.10:22:02::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-06.10:22:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.10:22:02::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.10:22:02::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.10:22:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:22:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:02::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c74e6beeb42c034ba8b27c1b3a5c71e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-06.10:22:03::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.10:22:03::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.10:22:03::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:03::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.10:22:03::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:03::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.10:22:03::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-06.10:22:03::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.10:22:03::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.10:22:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.10:22:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:22:03::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.10:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:04::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:04::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:04::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.10:22:04::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.10:22:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.10:22:04::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.10:22:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.10:22:04::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:22:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.10:22:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:22:04::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:22:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:22:04::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.10:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:22:04::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:22:04::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:22:04::SCWReader::No isolation master present  
LOG::2022-06-06.10:23:12::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.10:23:12::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.10:23:12::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.10:23:12::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.10:23:12::SCWSystem::Not a boot domain 
LOG::2022-06-06.10:23:12::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.10:23:12::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.10:23:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.10:23:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.10:23:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:23:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:23:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:23:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:23:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:23:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:23:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.10:23:12::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-06-06.10:23:12::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-06-06.10:23:12::SCWPlatform::Opened new HwDB with name nexysA7fpga_3
TRACE::2022-06-06.10:23:12::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:23:12::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:23:12::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:23:12::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.10:23:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:23:13::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-06.10:26:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.10:26:03::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.10:26:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:03::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.10:26:03::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.10:26:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.10:26:03::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.10:26:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.10:26:03::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:26:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.10:26:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:03::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:26:03::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:03::SCWReader::No isolation master present  
TRACE::2022-06-06.10:26:09::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:09::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:09::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.10:26:09::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:10::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-06.10:26:10::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-06.10:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:10::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:26:10::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::update - Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-06.10:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:10::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.10:26:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.10:26:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:26:10::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.10:26:10::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.10:26:10::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-06-06.10:26:10::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.10:26:10::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.10:26:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.10:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.10:26:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-06-06.10:26:10::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-06.10:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.10:26:10::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.10:26:10::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.10:26:10::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c74e6beeb42c034ba8b27c1b3a5c71e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-06.12:39:33::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.12:39:33::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.12:39:33::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:33::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.12:39:33::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.12:39:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:33::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.12:39:34::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.12:39:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.12:39:34::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.12:39:34::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.12:39:34::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.12:39:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.12:39:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.12:39:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.12:39:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:39:34::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:34::SCWReader::No isolation master present  
TRACE::2022-06-06.12:39:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:39::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.12:39:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:40::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:40::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-06.12:39:40::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-06.12:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:39:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::update - Opened existing hwdb nexysA7fpga_3
TRACE::2022-06-06.12:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.12:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.12:39:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.12:39:40::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.12:39:40::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.12:39:40::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-06.12:39:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.12:39:40::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:39:40::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:39:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:40::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c74e6beeb42c034ba8b27c1b3a5c71e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.12:39:51::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:39:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:39:51::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:39:51::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:39:51::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:39:51::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:39:51::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:39:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:39:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:39:51::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:51::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:51::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:51::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:39:51::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:39:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:39:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:39:51::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:39:51::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:51::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:39:51::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:51::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:39:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:39:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-06.12:40:09::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:40:09::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:40:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:40:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:09::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:40:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:10::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:40:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:40:10::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:40:10::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:40:11::SCWMssOS::"includes"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:12::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:12::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:12::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:40:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:40:12::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:40:12::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:40:12::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:12::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:40:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:40:12::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:40:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:40:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:12::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:40:13::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:13::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:40:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:13::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:13::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:40:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:40:18::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:40:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:40:18::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:40:18::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:40:19::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:40:19::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:40:52::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:40:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:40:52::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:40:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:40:52::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:40:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:40:52::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:40:52::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:40:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:40:52::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:40:52::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:40:52::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:40:52::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:40:52::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:40:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:40:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:40:52::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:40:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:40:52::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2022-06-06.12:40:52::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-06.12:40:52::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-06.12:40:52::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-06.12:40:52::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.12:40:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.12:40:52::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:40:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:40:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:40:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:40:52::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:40:52::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:40:52::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:40:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:52::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:52::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:40:52::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:40:52::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"includes"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:40:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:40:52::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:52::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:52::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:40:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:40:52::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:40:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:40:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:40:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:40:52::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:53::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:40:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:40:53::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:40:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:40:53::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:53::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:40:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:40:53::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:40:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:40:53::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:40:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:40:53::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:40:53::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:40:54::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:40:54::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:47:40::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:47:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:47:40::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:47:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:47:40::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:47:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:47:40::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:47:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:47:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:47:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:47:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:47:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:47:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:47:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:47:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:47:40::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:47:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:47:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:47:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:47:40::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:47:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:47:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:47:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:47:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:47:40::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:47:40::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:47:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:47:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:47:40::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:47:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:47:40::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:47:40::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:47:40::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"includes"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:47:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:47:40::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:47:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:47:40::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:47:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:47:40::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:47:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:47:40::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:47:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:47:40::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:47:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:47:40::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:47:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:47:40::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:47:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:47:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:47:41::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:47:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:47:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:47:41::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:47:41::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:47:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:47:41::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:47:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:47:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:47:41::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:47:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:47:41::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:47:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:47:41::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:47:41::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:47:42::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:47:42::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:49:35::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:49:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:49:35::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:49:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:49:35::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:49:35::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:49:35::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:49:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:49:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:49:35::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:49:35::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:49:35::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:49:35::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:49:35::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:49:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:49:35::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:49:35::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:49:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:49:35::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:49:35::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:49:35::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:49:35::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:49:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:49:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:49:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:49:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:49:35::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:49:35::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:49:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:49:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:49:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:49:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:49:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:49:35::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:49:35::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"includes"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:49:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:49:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:49:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:49:35::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:49:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:49:35::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:49:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:49:35::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:49:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:49:35::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:49:35::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:49:35::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:49:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:49:36::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:49:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:49:36::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:49:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:49:36::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:49:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:49:36::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:49:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:49:36::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:49:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:49:36::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:49:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:49:36::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:49:36::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:49:37::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:49:37::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:51:35::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:51:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:51:35::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:51:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:51:35::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:51:35::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:51:35::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:51:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:51:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:51:35::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:51:35::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:51:35::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:51:35::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:51:35::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:51:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:51:35::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:51:35::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:51:35::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:51:35::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:51:35::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:51:35::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:51:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:51:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:51:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:51:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:51:35::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:51:35::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:51:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:51:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:51:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:51:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:51:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:51:35::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:51:35::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:51:35::SCWMssOS::"includes"

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:51:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:51:35::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:51:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:51:35::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:51:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:51:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:51:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:51:35::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:51:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:51:36::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:51:36::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:51:36::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:51:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:51:36::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:51:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:51:36::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:51:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:51:36::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:51:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:51:36::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:51:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:51:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:51:36::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:51:36::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:51:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:51:37::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:51:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:51:37::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:51:37::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:51:37::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:51:37::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:52:26::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:52:26::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:52:26::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:52:26::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:52:26::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:52:26::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:52:26::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:52:26::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:52:26::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:52:26::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:52:26::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:52:26::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:52:26::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:52:26::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:52:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:52:26::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:52:26::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:52:26::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:52:26::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:52:26::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:52:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:52:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:52:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:52:26::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:52:26::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:52:26::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:52:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:52:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:52:27::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:52:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:52:27::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:52:27::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:52:27::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"includes"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:52:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:52:27::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:52:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:52:27::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:52:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:52:27::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:52:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:52:27::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:52:27::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:52:27::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:52:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:52:27::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:52:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:52:27::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:52:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:52:27::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:52:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:52:27::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:52:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:52:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:52:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:52:27::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:52:28::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:52:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:52:28::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:52:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:52:28::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:52:28::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:52:29::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:52:29::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:56:05::SCWMssOS::cleaning the bsp 
TRACE::2022-06-06.12:56:05::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-06.12:56:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-06.12:56:06::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

ERROR::2022-06-06.12:56:06::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:56:15::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:56:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:56:15::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:56:15::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:56:15::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:56:15::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:56:15::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:56:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:56:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:56:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:56:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:56:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:56:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:56:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:56:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:56:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:56:15::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:56:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:56:15::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:56:15::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:56:15::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:56:15::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:56:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:56:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:56:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:56:15::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:56:15::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:56:15::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:56:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:56:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:56:16::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:56:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:56:16::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:56:16::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:56:16::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"includes"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:56:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:56:16::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:56:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:56:16::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:56:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:56:16::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:56:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:56:16::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:56:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:56:16::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:56:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:56:16::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:56:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:56:16::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:56:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:56:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:56:17::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:56:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:56:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:56:17::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:56:17::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:56:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:56:17::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:56:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:56:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:56:17::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:56:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:56:17::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:56:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:56:17::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:56:17::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-06.12:56:18::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:56:18::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:58:06::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:58:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:58:06::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:58:06::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:58:06::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:58:06::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:58:06::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:58:06::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:58:06::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:58:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:58:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:58:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:58:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:58:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:58:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:58:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:58:06::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:58:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:58:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:58:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:58:06::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:58:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:58:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:58:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:58:06::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:58:06::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:58:06::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:58:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:58:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:58:06::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:58:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:58:06::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:58:06::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:58:06::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"includes"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:58:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:58:06::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:58:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:58:06::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:58:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:58:06::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:58:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:58:06::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:58:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:58:06::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:58:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:58:06::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:58:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:58:06::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:58:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:58:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:58:07::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:58:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:58:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:58:07::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:58:07::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:58:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:58:07::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:58:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:58:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:58:07::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:58:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:58:07::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:58:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:58:07::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:58:07::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-06.12:58:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:58:08::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:58:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:58:08::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:58:08::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-06.12:58:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:58:09::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:58:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:58:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:58:09::SCWMssOS::"Compiling PmodSTEP..."

ERROR::2022-06-06.12:58:09::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.12:58:09::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:59:07::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.12:59:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.12:59:07::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.12:59:07::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.12:59:07::SCWSystem::Not a boot domain 
LOG::2022-06-06.12:59:07::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.12:59:07::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.12:59:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.12:59:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.12:59:07::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:07::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:07::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:07::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:59:07::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:59:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:59:07::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:59:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:59:07::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:07::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:59:07::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:07::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.12:59:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.12:59:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.12:59:07::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.12:59:07::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.12:59:07::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.12:59:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:08::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:08::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:59:08::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:59:08::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"includes"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:08::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:08::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:08::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:59:08::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:59:08::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:59:08::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:59:08::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:08::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:59:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:59:08::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:59:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:59:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:08::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:59:09::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:59:09::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:09::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.12:59:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:59:09::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:59:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:59:09::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:59:09::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-06.12:59:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:59:10::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:10::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:10::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:11::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-06.12:59:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-06.12:59:11::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.12:59:11::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.12:59:11::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.12:59:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.12:59:11::SCWMssOS::-Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:11::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:11::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::"includes"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.12:59:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.12:59:11::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.12:59:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.12:59:11::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:11::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.12:59:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.12:59:11::SCWMssOS::l -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.12:59:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.12:59:11::SCWMssOS::all -Wextra"

TRACE::2022-06-06.12:59:11::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:11::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.12:59:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.12:59:12::SCWMssOS::xtra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.12:59:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.12:59:12::SCWMssOS::xtra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.12:59:12::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-06.12:59:12::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.12:59:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.12:59:12::SCWMssOS::xtra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.12:59:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.12:59:12::SCWMssOS::extra"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.12:59:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.12:59:12::SCWMssOS::Wextra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.12:59:12::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.12:59:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.12:59:12::SCWMssOS::extra"

TRACE::2022-06-06.12:59:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.12:59:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.12:59:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.12:59:13::SCWMssOS:: -Wextra"

TRACE::2022-06-06.12:59:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-06.12:59:15::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.12:59:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-06.12:59:15::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-06.12:59:15::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-06.12:59:15::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-06.12:59:15::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-06.12:59:15::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-06.12:59:15::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-06.12:59:15::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-06.12:59:15::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-06.12:59:15::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-06.12:59:15::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-06.12:59:15::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-06.12:59:15::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-06.12:59:15::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-06.12:59:15::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-06.12:59:15::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-06.12:59:15::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-06.12:59:15::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-06.12:59:15::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-06.12:59:15::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-06.12:59:15::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-06.12:59:15::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-06.12:59:15::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-06.12:59:15::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-06.12:59:15::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-06.12:59:15::SCWMssOS::'Finished building libraries'

TRACE::2022-06-06.12:59:16::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.12:59:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.12:59:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.12:59:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.12:59:16::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-06.12:59:16::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-06.12:59:16::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.12:59:16::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-06.12:59:16::SCWSystem::dir created 
TRACE::2022-06-06.12:59:16::SCWSystem::Writing the bif 
TRACE::2022-06-06.12:59:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.12:59:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.12:59:16::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.12:59:16::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.12:59:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.12:59:16::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.12:59:16::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:59:16::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:59:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:59:16::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:59:16::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:16::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:59:16::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:16::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"413a65747b2c5768169ddcb94678aef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.12:59:16::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.12:59:16::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.12:59:16::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.12:59:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.12:59:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-06.12:59:16::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-06.12:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.12:59:16::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.12:59:16::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.12:59:16::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:23::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.14:10:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.14:10:23::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:23::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.14:10:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.14:10:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:23::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.14:10:24::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.14:10:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:24::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.14:10:24::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.14:10:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.14:10:24::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:10:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:10:24::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:10:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.14:10:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:24::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:10:24::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:24::SCWReader::No isolation master present  
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:39::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:39::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-06.14:10:39::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-06.14:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:39::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:39::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:10:39::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:39::SCWPlatform::update - Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-06.14:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:39::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:10:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:10:39::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:10:39::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.14:10:39::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.14:10:40::SCWPlatform::Opened new HwDB with name nexysA7fpga_8
TRACE::2022-06-06.14:10:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.14:10:40::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:10:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2022-06-06.14:10:40::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-06.14:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:10:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:40::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"413a65747b2c5768169ddcb94678aef1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.14:10:49::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.14:10:49::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.14:10:49::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.14:10:49::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.14:10:49::SCWSystem::Not a boot domain 
LOG::2022-06-06.14:10:49::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.14:10:49::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.14:10:49::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.14:10:49::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.14:10:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:10:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:10:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:10:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2022-06-06.14:10:49::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-06.14:10:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:10:49::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:49::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:10:49::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:49::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.14:10:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:10:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-06.14:10:53::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.14:10:53::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.14:10:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.14:10:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.14:10:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:10:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:10:53::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:10:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.14:10:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:10:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:10:53::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:10:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.14:10:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.14:10:53::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.14:10:53::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.14:10:54::SCWMssOS::"includes"

TRACE::2022-06-06.14:10:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.14:10:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:10:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:10:55::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:10:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.14:10:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:10:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:10:55::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:10:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.14:10:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:10:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:10:55::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:10:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.14:10:55::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.14:10:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.14:10:55::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.14:10:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.14:10:55::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.14:10:55::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.14:10:55::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.14:10:56::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:10:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:10:56::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.14:10:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.14:10:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.14:10:56::SCWMssOS::l -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.14:10:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:10:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:10:56::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.14:10:56::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:10:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:10:56::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.14:10:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:10:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:10:56::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:10:56::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.14:10:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.14:10:57::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.14:10:57::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.14:10:57::SCWMssOS::l -Wextra"

TRACE::2022-06-06.14:10:57::SCWMssOS::"Compiling PmodJSTK2"

TRACE::2022-06-06.14:10:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.14:10:58::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:10:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:10:58::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:10:58::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2022-06-06.14:10:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.14:10:59::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:10:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:10:59::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:10:59::SCWMssOS::"Compiling PmodSTEP..."

ERROR::2022-06-06.14:10:59::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-06.14:10:59::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.14:12:04::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.14:12:04::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.14:12:04::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.14:12:04::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.14:12:04::SCWSystem::Not a boot domain 
LOG::2022-06-06.14:12:05::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.14:12:05::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.14:12:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.14:12:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.14:12:05::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:05::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:05::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:05::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:12:05::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:12:05::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2022-06-06.14:12:05::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-06.14:12:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:12:05::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2022-06-06.14:12:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-06.14:12:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-06.14:12:05::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-06.14:12:05::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.14:12:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.14:12:05::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.14:12:05::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.14:12:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.14:12:05::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.14:12:05::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.14:12:05::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.14:12:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:05::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:05::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.14:12:05::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.14:12:05::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"includes"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:05::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:05::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:05::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.14:12:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.14:12:05::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.14:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.14:12:05::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.14:12:05::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.14:12:05::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:06::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.14:12:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.14:12:06::SCWMssOS::l -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:06::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:06::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:06::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.14:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.14:12:06::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.14:12:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.14:12:06::SCWMssOS::l -Wextra"

TRACE::2022-06-06.14:12:06::SCWMssOS::"Compiling PmodJSTK2"

TRACE::2022-06-06.14:12:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.14:12:07::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:07::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:07::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-06.14:12:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-06.14:12:09::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:09::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:09::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.14:12:09::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.14:12:09::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.14:12:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.14:12:09::SCWMssOS::-Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:09::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"includes"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.14:12:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.14:12:09::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.14:12:09::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.14:12:09::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:09::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.14:12:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.14:12:09::SCWMssOS::l -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.14:12:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.14:12:09::SCWMssOS::all -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:09::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.14:12:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.14:12:09::SCWMssOS::xtra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.14:12:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.14:12:09::SCWMssOS::xtra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.14:12:09::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-06.14:12:09::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.14:12:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.14:12:09::SCWMssOS::xtra"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.14:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.14:12:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.14:12:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.14:12:10::SCWMssOS::extra"

TRACE::2022-06-06.14:12:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.14:12:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.14:12:10::SCWMssOS::Wextra"

TRACE::2022-06-06.14:12:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.14:12:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.14:12:10::SCWMssOS:: -Wextra"

TRACE::2022-06-06.14:12:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.14:12:12::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.14:12:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.14:12:12::SCWMssOS::extra"

TRACE::2022-06-06.14:12:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-06.14:12:13::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.14:12:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-06.14:12:13::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-06.14:12:13::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-06.14:12:13::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-06.14:12:13::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-06.14:12:13::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-06.14:12:13::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-06.14:12:13::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-06.14:12:13::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-06.14:12:13::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-06.14:12:13::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-06.14:12:13::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-06.14:12:13::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-06.14:12:13::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-06.14:12:13::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-06.14:12:13::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-06.14:12:13::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-06.14:12:13::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-06.14:12:13::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-06.14:12:13::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-06.14:12:13::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-06.14:12:13::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-06.14:12:13::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-06.14:12:13::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-06.14:12:13::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-06.14:12:13::SCWMssOS::'Finished building libraries'

TRACE::2022-06-06.14:12:14::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.14:12:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.14:12:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.14:12:14::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.14:12:14::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-06.14:12:14::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-06.14:12:14::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.14:12:14::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-06.14:12:14::SCWSystem::dir created 
TRACE::2022-06-06.14:12:14::SCWSystem::Writing the bif 
TRACE::2022-06-06.14:12:14::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.14:12:14::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.14:12:14::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.14:12:14::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:12:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:12:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:12:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:12:14::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:12:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2022-06-06.14:12:14::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-06.14:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:12:14::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:14::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:12:14::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:14::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.14:12:14::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.14:12:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:12:14::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:12:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_8
TRACE::2022-06-06.14:12:14::SCWPlatform::Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-06.14:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:12:14::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:12:14::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:12:14::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.14:41:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.14:41:23::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.14:41:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened new HwDB with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.14:41:23::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.14:41:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:41:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.14:41:23::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.14:41:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.14:41:23::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:41:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:41:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:41:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.14:41:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:41:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:41:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:41:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:41:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:41:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:41:23::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:41:23::SCWReader::No isolation master present  
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:01::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:42:01::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-06.14:42:01::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-06.14:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:01::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:01::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:42:01::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:01::SCWPlatform::update - Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-06.14:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:01::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:42:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:42:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:42:01::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.14:42:01::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.14:42:02::SCWPlatform::Opened new HwDB with name nexysA7fpga_12
TRACE::2022-06-06.14:42:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.14:42:02::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:42:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-06.14:42:02::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-06.14:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:42:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:02::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.14:42:10::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.14:42:10::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.14:42:10::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.14:42:10::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.14:42:10::SCWSystem::Not a boot domain 
LOG::2022-06-06.14:42:10::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.14:42:10::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.14:42:10::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.14:42:10::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.14:42:10::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:10::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:10::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:10::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:10::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:10::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-06.14:42:10::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-06.14:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:10::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:10::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:42:10::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:10::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.14:42:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.14:42:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.14:42:10::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-06.14:42:10::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-06.14:42:10::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.14:42:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.14:42:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.14:42:11::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.14:42:11::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-06.14:42:11::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-06.14:42:11::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.14:42:11::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-06.14:42:11::SCWSystem::dir created 
TRACE::2022-06-06.14:42:11::SCWSystem::Writing the bif 
TRACE::2022-06-06.14:42:11::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.14:42:11::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.14:42:11::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.14:42:11::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.14:42:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.14:42:11::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.14:42:11::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:11::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-06.14:42:11::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-06.14:42:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:11::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:11::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:42:11::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:11::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.14:42:11::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.14:42:11::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.14:42:11::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.14:42:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.14:42:11::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-06.14:42:11::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-06.14:42:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.14:42:11::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.14:42:11::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.14:42:11::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWPlatform::Clearing the existing platform
TRACE::2022-06-06.15:14:54::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-06.15:14:54::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWSystem::Clearing the domains completed.
TRACE::2022-06-06.15:14:54::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened new HwDB with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-06.15:14:54::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-06.15:14:54::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:14:54::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-06.15:14:54::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:14:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-06.15:14:54::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:14:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:14:54::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:14:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-06.15:14:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:14:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:14:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:14:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:14:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:14:54::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:14:54::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:14:54::SCWReader::No isolation master present  
TRACE::2022-06-06.15:15:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:01::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.15:15:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:02::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:15:02::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_14
TRACE::2022-06-06.15:15:02::SCWPlatform::Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-06.15:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::update - Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-06.15:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:15:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:15:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:15:02::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-06.15:15:02::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-06.15:15:02::SCWPlatform::Opened new HwDB with name nexysA7fpga_16
TRACE::2022-06-06.15:15:02::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-06.15:15:02::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:15:02::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:15:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:02::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-06.15:15:14::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.15:15:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.15:15:14::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.15:15:14::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.15:15:14::SCWSystem::Not a boot domain 
LOG::2022-06-06.15:15:14::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.15:15:14::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.15:15:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.15:15:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:14::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:14::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:14::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.15:15:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.15:15:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.15:15:14::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-06.15:15:14::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-06.15:15:14::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.15:15:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.15:15:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.15:15:14::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.15:15:14::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-06.15:15:14::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-06.15:15:14::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.15:15:14::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-06.15:15:14::SCWSystem::dir created 
TRACE::2022-06-06.15:15:14::SCWSystem::Writing the bif 
TRACE::2022-06-06.15:15:14::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.15:15:14::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.15:15:14::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.15:15:14::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:15:14::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:15:14::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:14::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:14::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:14::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.15:15:14::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:15:14::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:15:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:15:14::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:15:14::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:15:14::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:15:14::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:20::SCWMssOS::cleaning the bsp 
TRACE::2022-06-06.15:19:20::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-06.15:19:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-06.15:19:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-06.15:19:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-06.15:19:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-06.15:19:30::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-06.15:19:30::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-06.15:19:30::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-06.15:19:30::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-06.15:19:30::SCWSystem::Not a boot domain 
LOG::2022-06-06.15:19:30::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-06.15:19:30::SCWDomain::Generating domain artifcats
TRACE::2022-06-06.15:19:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-06.15:19:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-06.15:19:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:19:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:19:30::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:19:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:30::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:30::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:30::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:30::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-06.15:19:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-06.15:19:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-06.15:19:30::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-06.15:19:30::SCWMssOS::doing bsp build ... 
TRACE::2022-06-06.15:19:30::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-06.15:19:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:30::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:30::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.15:19:30::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.15:19:30::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"includes"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:30::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:30::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:30::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.15:19:30::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.15:19:30::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:19:31::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.15:19:31::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:31::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:19:31::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.15:19:31::SCWMssOS::l -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:31::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:31::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:31::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:31::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-06.15:19:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.15:19:31::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:19:31::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.15:19:31::SCWMssOS::l -Wextra"

TRACE::2022-06-06.15:19:32::SCWMssOS::"Compiling PmodJSTK2"

TRACE::2022-06-06.15:19:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.15:19:33::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:33::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:33::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:34::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-06.15:19:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-06.15:19:34::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:34::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:34::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-06.15:19:34::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-06.15:19:34::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-06.15:19:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-06.15:19:34::SCWMssOS::-Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:34::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:34::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-06.15:19:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-06.15:19:34::SCWMssOS::Wall -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"includes"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-06.15:19:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-06.15:19:34::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:34::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-06.15:19:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-06.15:19:34::SCWMssOS::l -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.15:19:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-06.15:19:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-06.15:19:34::SCWMssOS::all -Wextra"

TRACE::2022-06-06.15:19:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:35::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.15:19:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.15:19:35::SCWMssOS::xtra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.15:19:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.15:19:35::SCWMssOS::xtra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-06.15:19:35::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-06.15:19:35::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-06.15:19:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-06.15:19:35::SCWMssOS::xtra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-06.15:19:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-06.15:19:35::SCWMssOS::Wextra"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.15:19:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.15:19:35::SCWMssOS::extra"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-06.15:19:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-06.15:19:35::SCWMssOS:: -Wextra"

TRACE::2022-06-06.15:19:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-06.15:19:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-06.15:19:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-06.15:19:35::SCWMssOS::extra"

TRACE::2022-06-06.15:19:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-06.15:19:38::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-06.15:19:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-06.15:19:38::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-06.15:19:38::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-06.15:19:38::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-06.15:19:38::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-06.15:19:38::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-06.15:19:38::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-06.15:19:38::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-06.15:19:38::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-06.15:19:38::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-06.15:19:38::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-06.15:19:38::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-06.15:19:38::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-06.15:19:38::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-06.15:19:38::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-06.15:19:38::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-06.15:19:38::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-06.15:19:38::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-06.15:19:38::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-06.15:19:38::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-06.15:19:38::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-06.15:19:38::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-06.15:19:38::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-06.15:19:38::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-06.15:19:38::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-06.15:19:39::SCWMssOS::'Finished building libraries'

TRACE::2022-06-06.15:19:39::SCWMssOS::Copying to export directory.
TRACE::2022-06-06.15:19:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-06.15:19:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-06.15:19:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-06.15:19:40::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-06.15:19:40::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-06.15:19:40::SCWPlatform::Started preparing the platform 
TRACE::2022-06-06.15:19:40::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-06.15:19:40::SCWSystem::dir created 
TRACE::2022-06-06.15:19:40::SCWSystem::Writing the bif 
TRACE::2022-06-06.15:19:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-06.15:19:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-06.15:19:40::SCWPlatform::Completed generating the platform
TRACE::2022-06-06.15:19:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-06.15:19:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-06.15:19:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-06.15:19:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:19:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:19:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:40::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-06.15:19:40::SCWPlatform::updated the xpfm file.
TRACE::2022-06-06.15:19:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-06.15:19:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-06.15:19:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-06.15:19:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-06.15:19:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-06.15:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-06.15:19:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-06.15:19:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-06.15:19:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.08:51:22::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.08:51:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.08:51:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.08:51:22::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.08:51:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.08:51:22::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.08:51:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.08:51:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.08:51:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.08:51:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.08:51:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.08:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.08:51:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.08:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.08:51:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.08:51:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.08:51:22::SCWReader::No isolation master present  
TRACE::2022-06-07.09:07:15::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.09:07:15::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.09:07:15::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.09:07:15::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.09:07:15::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.09:07:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:15::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.09:07:15::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.09:07:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.09:07:15::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.09:07:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.09:07:15::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:07:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.09:07:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:15::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:15::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:15::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:07:15::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:15::SCWReader::No isolation master present  
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:21::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.09:07:21::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.09:07:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:21::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:21::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:07:21::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:21::SCWPlatform::update - Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-07.09:07:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:21::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.09:07:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.09:07:21::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:07:21::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.09:07:21::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:21::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:21::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.09:07:22::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-07.09:07:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.09:07:22::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:22::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:07:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:07:22::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:07:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:22::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3d541c11a9ad63b9305ab15f9b37b128",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.09:07:31::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.09:07:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.09:07:31::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.09:07:31::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.09:07:31::SCWSystem::Not a boot domain 
LOG::2022-06-07.09:07:31::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.09:07:31::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.09:07:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.09:07:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.09:07:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:07:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:07:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:07:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:07:31::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:07:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:07:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:31::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.09:07:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:07:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-07.09:07:49::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.09:07:49::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.09:07:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.09:07:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.09:07:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:07:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:07:49::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:07:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.09:07:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:07:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:07:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:07:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.09:07:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.09:07:50::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.09:07:50::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.09:07:50::SCWMssOS::"includes"

TRACE::2022-06-07.09:07:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.09:07:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:07:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:07:51::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:07:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.09:07:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:07:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:07:51::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:07:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:07:51::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.09:07:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.09:07:51::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:07:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:07:52::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.09:07:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.09:07:52::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.09:07:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.09:07:52::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:07:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:07:52::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:07:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:07:52::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:07:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:07:52::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:07:52::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.09:07:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.09:07:52::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.09:07:52::SCWMssOS::"Compiling myPMODStep..."

ERROR::2022-06-07.09:07:56::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.09:07:56::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.09:11:03::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.09:11:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.09:11:03::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.09:11:03::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.09:11:03::SCWSystem::Not a boot domain 
LOG::2022-06-07.09:11:03::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.09:11:03::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.09:11:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.09:11:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.09:11:03::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:03::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:03::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:03::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:11:03::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:11:03::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:11:03::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:11:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:11:03::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2022-06-07.09:11:03::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-07.09:11:03::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-07.09:11:03::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-07.09:11:03::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.09:11:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.09:11:03::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.09:11:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.09:11:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.09:11:03::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.09:11:03::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.09:11:03::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.09:11:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:03::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:03::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.09:11:03::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.09:11:03::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.09:11:03::SCWMssOS::"includes"

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:03::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:03::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:11:03::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.09:11:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.09:11:03::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:04::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.09:11:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.09:11:04::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.09:11:04::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.09:11:04::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:11:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:11:04::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:04::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:04::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:11:04::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.09:11:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.09:11:04::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.09:11:04::SCWMssOS::"Compiling myPMODStep..."

TRACE::2022-06-07.09:11:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:11:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:05::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:05::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.09:11:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:11:06::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:11:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:11:06::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:11:06::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.09:11:06::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.09:11:06::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.09:11:50::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.09:11:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.09:11:50::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.09:11:50::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.09:11:50::SCWSystem::Not a boot domain 
LOG::2022-06-07.09:11:50::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.09:11:50::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.09:11:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.09:11:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.09:11:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:11:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:11:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:11:50::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:11:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:11:50::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:50::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:11:50::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:50::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.09:11:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.09:11:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.09:11:50::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.09:11:50::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.09:11:50::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.09:11:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.09:11:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.09:11:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.09:11:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.09:11:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.09:11:50::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.09:11:50::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.09:11:50::SCWMssOS::"includes"

TRACE::2022-06-07.09:11:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.09:11:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.09:11:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:50::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.09:11:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.09:11:51::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:51::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.09:11:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.09:11:51::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.09:11:51::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.09:11:51::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:11:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:11:51::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:51::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:51::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.09:11:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.09:11:51::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Compiling myPMODStep..."

TRACE::2022-06-07.09:11:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:11:51::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:51::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:51::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.09:11:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:11:52::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:11:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:11:52::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:11:52::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.09:11:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.09:11:53::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:53::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:53::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.09:11:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.09:11:54::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:54::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:54::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.09:11:54::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.09:11:54::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.09:11:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.09:11:54::SCWMssOS::-Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:54::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.09:11:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.09:11:54::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::"includes"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:54::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.09:11:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.09:11:54::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.09:11:54::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.09:11:54::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.09:11:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.09:11:54::SCWMssOS::l -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.09:11:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.09:11:54::SCWMssOS::all -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:54::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.09:11:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.09:11:54::SCWMssOS::xtra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.09:11:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.09:11:54::SCWMssOS::xtra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.09:11:54::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.09:11:54::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.09:11:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.09:11:54::SCWMssOS::xtra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.09:11:54::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.09:11:54::SCWMssOS::extra"

TRACE::2022-06-07.09:11:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.09:11:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.09:11:54::SCWMssOS::Wextra"

TRACE::2022-06-07.09:11:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.09:11:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.09:11:54::SCWMssOS:: -Wextra"

TRACE::2022-06-07.09:11:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.09:11:55::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.09:11:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.09:11:55::SCWMssOS::extra"

TRACE::2022-06-07.09:11:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.09:11:58::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.09:11:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.09:11:58::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.09:11:58::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.09:11:58::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.09:11:58::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.09:11:58::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.09:11:58::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.09:11:58::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.09:11:58::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.09:11:58::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.09:11:58::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.09:11:58::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.09:11:58::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.09:11:58::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.09:11:58::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.09:11:58::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.09:11:58::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.09:11:58::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.09:11:58::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.09:11:58::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.09:11:58::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.09:11:58::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.09:11:58::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.09:11:58::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.09:11:58::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.09:11:58::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.09:11:58::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.09:11:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.09:11:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.09:11:59::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.09:11:59::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.09:11:59::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.09:11:59::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.09:11:59::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.09:11:59::SCWSystem::dir created 
TRACE::2022-06-07.09:11:59::SCWSystem::Writing the bif 
TRACE::2022-06-07.09:11:59::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.09:11:59::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.09:11:59::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.09:11:59::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.09:11:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.09:11:59::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:11:59::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:11:59::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:11:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:11:59::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:11:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:11:59::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:59::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:11:59::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:59::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.09:11:59::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.09:11:59::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:11:59::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:11:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:11:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.09:11:59::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.09:11:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:11:59::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:11:59::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:11:59::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.09:31:12::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.09:31:12::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.09:31:12::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.09:31:12::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.09:31:12::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:31:12::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.09:31:12::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.09:31:12::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.09:31:12::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.09:31:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.09:31:12::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:31:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.09:31:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:31:12::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:31:12::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:31:12::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:31:12::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:31:12::SCWReader::No isolation master present  
LOG::2022-06-07.09:32:30::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.09:32:30::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.09:32:30::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.09:32:30::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.09:32:30::SCWSystem::Not a boot domain 
LOG::2022-06-07.09:32:30::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.09:32:30::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.09:32:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.09:32:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.09:32:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:32:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:32:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:32:30::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:32:30::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:30::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:32:30::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:30::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.09:32:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.09:32:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.09:32:30::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.09:32:30::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.09:32:30::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.09:32:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.09:32:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.09:32:31::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.09:32:31::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.09:32:31::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.09:32:31::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.09:32:31::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.09:32:31::SCWSystem::dir created 
TRACE::2022-06-07.09:32:31::SCWSystem::Writing the bif 
TRACE::2022-06-07.09:32:31::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.09:32:31::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.09:32:31::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.09:32:31::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.09:32:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.09:32:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.09:32:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:32:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:32:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:32:31::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:32:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:32:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:31::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.09:32:31::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.09:32:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.09:32:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.09:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.09:32:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.09:32:31::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.09:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.09:32:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.09:32:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.09:32:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:43::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.10:02:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.10:02:43::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:43::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.10:02:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.10:02:43::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:43::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:43::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:43::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened new HwDB with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.10:02:44::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.10:02:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:44::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.10:02:44::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:02:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.10:02:44::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:02:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:02:44::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:02:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.10:02:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:44::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:02:44::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:44::SCWReader::No isolation master present  
TRACE::2022-06-07.10:02:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:49::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:02:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:50::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:50::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_5
TRACE::2022-06-07.10:02:50::SCWPlatform::Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.10:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:50::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:02:50::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::update - Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-07.10:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:50::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:02:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:02:50::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:02:50::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:02:50::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:02:50::SCWPlatform::Opened new HwDB with name nexysA7fpga_7
TRACE::2022-06-07.10:02:50::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:02:50::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.10:02:50::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.10:02:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:50::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:02:50::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:50::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.10:02:59::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:02:59::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:02:59::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:02:59::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:02:59::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:02:59::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:02:59::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:02:59::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:02:59::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:02:59::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:59::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:59::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:59::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:02:59::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:02:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:02:59::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.10:02:59::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.10:02:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:02:59::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:59::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:02:59::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:59::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:02:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:02:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:02:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:02:59::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.10:02:59::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.10:02:59::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:03:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:03:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:03:00::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:03:00::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:03:00::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:03:00::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:03:00::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:03:00::SCWSystem::dir created 
TRACE::2022-06-07.10:03:00::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:03:00::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:03:00::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:03:00::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:03:00::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:03:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:03:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:03:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:03:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:03:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:03:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.10:03:00::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.10:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:03:00::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:03:00::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:03:00::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:03:00::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:03:00::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:03:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:03:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:03:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:03:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.10:03:00::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.10:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:03:00::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:03:00::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:03:00::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.10:20:27::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.10:20:27::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.10:20:27::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened new HwDB with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.10:20:27::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.10:20:27::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.10:20:27::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:20:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.10:20:27::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:20:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:20:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:20:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.10:20:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:27::SCWReader::No isolation master present  
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:42::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:42::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.10:20:42::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.10:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::update - Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.10:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:20:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:20:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:20:42::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:20:42::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:20:42::SCWPlatform::Opened new HwDB with name nexysA7fpga_11
TRACE::2022-06-07.10:20:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:20:42::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:20:42::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:20:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:42::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.10:20:51::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:20:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:20:51::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:20:51::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:20:51::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:20:51::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:20:51::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:20:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:20:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:20:51::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:51::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:51::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:51::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:51::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:20:51::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:51::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:51::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:51::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:51::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:20:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:20:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:20:51::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.10:20:51::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.10:20:51::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:20:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:20:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:20:52::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:20:52::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:20:52::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:20:52::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:20:52::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:20:52::SCWSystem::dir created 
TRACE::2022-06-07.10:20:52::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:20:52::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:20:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:20:52::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:20:52::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:20:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:20:52::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:20:52::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:52::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:20:52::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:20:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:52::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:52::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:52::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:52::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:20:52::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:20:52::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:20:52::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:20:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:20:52::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:20:52::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:20:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:20:52::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:52::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:20:52::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:20:59::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.10:20:59::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.10:20:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.10:20:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.10:20:59::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.10:20:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.10:21:00::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.10:21:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-07.10:21:08::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:21:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:21:08::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:21:08::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:21:08::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:21:08::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:21:08::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:21:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:21:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:21:08::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:08::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:08::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:08::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:21:08::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:21:08::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:21:08::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:21:08::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:08::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:21:08::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:08::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:21:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:21:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:21:08::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.10:21:08::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.10:21:08::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.10:21:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:08::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:08::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:21:08::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:21:08::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"includes"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:08::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:08::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:21:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:21:08::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:21:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:21:08::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:21:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:21:08::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:21:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:21:09::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:21:09::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:21:09::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:21:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:21:09::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:21:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:21:09::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:09::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:21:09::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.10:21:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.10:21:09::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.10:21:09::SCWMssOS::"Compiling myPMODStep..."

TRACE::2022-06-07.10:21:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:21:10::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:10::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:10::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.10:21:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:21:10::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:21:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:21:10::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:21:10::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.10:21:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:21:11::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:21:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:21:11::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:21:12::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.10:21:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.10:21:13::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:13::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:13::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:21:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:21:13::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:21:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:21:13::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:13::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:21:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:21:13::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::"includes"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:21:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:21:13::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:21:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:21:13::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:21:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:21:13::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:21:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:21:13::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:13::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:21:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:21:13::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:21:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:21:13::SCWMssOS::xtra"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:21:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:21:13::SCWMssOS::xtra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.10:21:13::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.10:21:13::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:21:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:21:13::SCWMssOS::xtra"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:21:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:21:13::SCWMssOS::extra"

TRACE::2022-06-07.10:21:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.10:21:13::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.10:21:13::SCWMssOS::Wextra"

TRACE::2022-06-07.10:21:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:21:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:21:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:21:14::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:21:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:21:15::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:21:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:21:15::SCWMssOS::extra"

TRACE::2022-06-07.10:21:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.10:21:17::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.10:21:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.10:21:17::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.10:21:17::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.10:21:17::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.10:21:17::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.10:21:17::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.10:21:17::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.10:21:17::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.10:21:17::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.10:21:17::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.10:21:17::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.10:21:17::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.10:21:17::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.10:21:17::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.10:21:17::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.10:21:17::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.10:21:17::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.10:21:17::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.10:21:17::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.10:21:17::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.10:21:17::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.10:21:17::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.10:21:17::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.10:21:17::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.10:21:17::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.10:21:18::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.10:21:18::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:21:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:21:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:21:19::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:21:19::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:21:19::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:21:19::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:21:19::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:21:19::SCWSystem::dir created 
TRACE::2022-06-07.10:21:19::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:21:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:21:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:21:19::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:21:19::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:21:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:21:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:21:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:21:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:21:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:21:19::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:21:19::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:19::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:21:19::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:19::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:21:19::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:21:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:21:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:21:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:21:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_11
TRACE::2022-06-07.10:21:19::SCWPlatform::Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.10:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:21:19::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:21:19::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:21:19::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:41::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.10:32:41::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.10:32:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.10:32:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.10:32:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.10:32:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.10:32:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.10:32:43::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.10:32:43::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.10:32:48::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.10:32:48::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.10:32:48::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:48::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.10:32:48::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.10:32:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:48::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened new HwDB with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.10:32:49::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.10:32:49::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:49::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.10:32:49::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:32:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.10:32:49::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:32:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:32:49::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:32:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.10:32:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:49::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:49::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:49::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:32:49::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:49::SCWReader::No isolation master present  
TRACE::2022-06-07.10:32:55::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:55::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:55::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:32:55::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:56::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:56::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.10:32:56::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:56::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:32:56::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::update - Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-07.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:56::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:32:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:32:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:32:56::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.10:32:56::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:32:56::SCWPlatform::Opened new HwDB with name nexysA7fpga_15
TRACE::2022-06-07.10:32:56::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:32:56::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:32:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:32:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:32:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.10:32:56::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.10:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:32:56::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:32:56::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:32:56::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.10:34:16::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:34:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:34:16::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:34:16::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:34:16::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:34:16::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:34:16::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:34:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:34:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:34:16::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:16::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:16::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:16::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:16::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.10:34:16::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.10:34:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:16::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:16::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:34:16::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:16::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:34:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:34:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:34:16::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.10:34:16::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.10:34:16::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.10:34:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:16::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:16::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:34:16::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:34:16::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"includes"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:16::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:16::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:34:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:34:16::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:34:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:34:16::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:34:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:34:16::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:34:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:34:16::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:34:17::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:34:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:34:17::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:34:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:34:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:34:17::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:34:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:34:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:34:17::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:34:17::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:17::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:34:17::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.10:34:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.10:34:17::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.10:34:17::SCWMssOS::"Compiling myPMODStep..."

TRACE::2022-06-07.10:34:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:34:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:18::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:18::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.10:34:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:34:18::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:34:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:34:18::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:34:18::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.10:34:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:34:19::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:34:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:34:19::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:34:19::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.10:34:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.10:34:20::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:34:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:34:20::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:34:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:34:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:20::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:34:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:34:20::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:34:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:34:20::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"includes"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:34:20::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:34:20::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:34:20::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:34:20::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:34:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:34:20::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:34:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:34:20::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:20::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:34:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:34:20::SCWMssOS::xtra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:34:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:34:20::SCWMssOS::xtra"

TRACE::2022-06-07.10:34:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:34:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.10:34:20::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.10:34:20::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.10:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:34:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:34:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:34:21::SCWMssOS::xtra"

TRACE::2022-06-07.10:34:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:34:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:34:21::SCWMssOS::extra"

TRACE::2022-06-07.10:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:34:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.10:34:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.10:34:21::SCWMssOS::Wextra"

TRACE::2022-06-07.10:34:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:34:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:34:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:34:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:34:22::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:34:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:34:22::SCWMssOS::extra"

TRACE::2022-06-07.10:34:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.10:34:24::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.10:34:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.10:34:24::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.10:34:24::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.10:34:24::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.10:34:24::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.10:34:24::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.10:34:24::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.10:34:24::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.10:34:24::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.10:34:24::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.10:34:24::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.10:34:24::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.10:34:24::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.10:34:24::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.10:34:24::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.10:34:24::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.10:34:24::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.10:34:24::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.10:34:24::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.10:34:24::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.10:34:24::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.10:34:24::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.10:34:24::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.10:34:24::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.10:34:24::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.10:34:24::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.10:34:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:34:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:34:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:34:26::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:34:26::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:34:26::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:34:26::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:34:26::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:34:26::SCWSystem::dir created 
TRACE::2022-06-07.10:34:26::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:34:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:34:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:34:26::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:34:26::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:34:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:34:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:34:26::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:26::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.10:34:26::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.10:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:26::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:26::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:34:26::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:26::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:34:26::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:34:26::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:26::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.10:34:26::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.10:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:26::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:26::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:34:26::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.10:34:34::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.10:34:34::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.10:34:34::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened new HwDB with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.10:34:34::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.10:34:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.10:34:34::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.10:34:34::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.10:34:34::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:34:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:34:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:34:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.10:34:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:34:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:34:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:34:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:34:34::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:34:34::SCWReader::No isolation master present  
LOG::2022-06-07.10:35:22::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:35:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:35:22::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:35:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:35:22::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:35:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:35:22::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:35:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:35:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:35:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:35:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:35:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:35:22::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:35:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:35:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:22::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:35:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:35:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:35:22::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.10:35:22::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.10:35:22::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:35:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:35:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:35:23::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:35:23::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:35:23::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:35:23::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:35:23::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:35:23::SCWSystem::dir created 
TRACE::2022-06-07.10:35:23::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:35:23::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:35:23::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:35:23::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:35:23::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:35:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:35:23::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:35:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:35:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:35:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:35:23::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:35:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:23::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:35:23::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:23::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:35:23::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:35:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:35:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:35:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:35:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:35:23::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:35:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:35:23::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:35:23::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:03::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.10:46:03::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.10:46:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.10:46:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.10:46:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.10:46:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.10:46:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.10:46:05::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.10:46:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2022-06-07.10:46:18::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.10:46:18::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.10:46:18::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.10:46:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.10:46:18::SCWSystem::Not a boot domain 
LOG::2022-06-07.10:46:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.10:46:18::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.10:46:18::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.10:46:18::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.10:46:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:46:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:46:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:46:18::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:46:18::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:18::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:46:18::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:18::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.10:46:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.10:46:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.10:46:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.10:46:18::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.10:46:18::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.10:46:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:18::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:18::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:46:18::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:46:18::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"includes"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:18::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:18::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:46:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:46:18::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:46:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:46:18::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:46:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:46:18::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:46:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:46:18::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:46:19::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:46:19::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:46:19::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:46:19::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:46:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:46:19::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:19::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-06-07.10:46:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-06-07.10:46:19::SCWMssOS::ll -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-07.10:46:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:46:19::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:19::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:19::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.10:46:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:46:20::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:46:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:46:20::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:46:20::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.10:46:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:46:21::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:46:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:46:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:46:21::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.10:46:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.10:46:22::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:22::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:22::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.10:46:22::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.10:46:22::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.10:46:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.10:46:22::SCWMssOS::-Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:22::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/myPMODStep_v1_0/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-06-07.10:46:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-06-07.10:46:22::SCWMssOS::-Wall -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:46:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:46:22::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"includes"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.10:46:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.10:46:22::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.10:46:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.10:46:22::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.10:46:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.10:46:22::SCWMssOS::l -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.10:46:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.10:46:22::SCWMssOS::all -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:22::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:46:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:46:22::SCWMssOS::xtra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:46:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:46:22::SCWMssOS::xtra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.10:46:22::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.10:46:22::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.10:46:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.10:46:22::SCWMssOS::xtra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:46:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:46:22::SCWMssOS::extra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.10:46:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.10:46:22::SCWMssOS:: -Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.10:46:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.10:46:22::SCWMssOS::Wextra"

TRACE::2022-06-07.10:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.10:46:22::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.10:46:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.10:46:22::SCWMssOS::extra"

TRACE::2022-06-07.10:46:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.10:46:26::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.10:46:26::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.10:46:26::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.10:46:26::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.10:46:26::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.10:46:26::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.10:46:26::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.10:46:26::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.10:46:26::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.10:46:26::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.10:46:26::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.10:46:26::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.10:46:26::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.10:46:26::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.10:46:26::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.10:46:26::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.10:46:26::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.10:46:26::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.10:46:26::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.10:46:26::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.10:46:26::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.10:46:26::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.10:46:26::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.10:46:26::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.10:46:26::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.10:46:26::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.10:46:26::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.10:46:27::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.10:46:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.10:46:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.10:46:27::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.10:46:27::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.10:46:27::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.10:46:27::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.10:46:27::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.10:46:27::SCWSystem::dir created 
TRACE::2022-06-07.10:46:27::SCWSystem::Writing the bif 
TRACE::2022-06-07.10:46:27::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.10:46:27::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.10:46:27::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.10:46:27::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.10:46:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.10:46:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.10:46:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:46:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:46:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:46:27::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:46:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:46:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:27::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/Final_prj_2/project_5.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.10:46:27::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.10:46:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.10:46:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.10:46:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.10:46:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.10:46:27::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.10:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.10:46:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.10:46:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.10:46:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:33::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.11:24:33::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.11:24:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.11:24:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.11:24:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/myPMODStep_v1_0/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.11:24:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.11:24:35::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.11:24:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.11:24:36::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.11:24:36::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.11:24:36::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:36::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.11:24:36::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.11:24:36::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:36::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:36::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:36::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened new HwDB with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.11:24:37::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.11:24:37::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.11:24:37::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.11:24:37::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.11:24:37::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:24:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.11:24:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:24:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.11:24:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:24:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:37::SCWReader::No isolation master present  
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:53::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:53::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.11:24:53::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:53::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:24:53::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::update - Opened existing hwdb nexysA7fpga_19
TRACE::2022-06-07.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:53::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:24:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.11:24:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:24:53::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.11:24:53::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.11:24:53::SCWPlatform::Opened new HwDB with name nexysA7fpga_20
TRACE::2022-06-07.11:24:53::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.11:24:53::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:24:53::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:24:53::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-06-07.11:24:53::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-06-07.11:24:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:24:53::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:24:53::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:24:53::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"6bcfeb2392eff1a95453581ffc1b924b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.11:25:01::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.11:25:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.11:25:01::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.11:25:01::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.11:25:01::SCWSystem::Not a boot domain 
LOG::2022-06-07.11:25:01::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.11:25:01::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.11:25:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.11:25:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.11:25:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:25:02::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:25:02::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-06-07.11:25:02::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-06-07.11:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:25:02::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:02::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:25:02::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:02::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.11:25:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:02::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-07.11:25:14::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.11:25:14::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.11:25:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.11:25:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.11:25:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:14::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.11:25:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:14::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.11:25:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.11:25:14::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.11:25:14::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.11:25:15::SCWMssOS::"includes"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:16::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:16::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:16::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.11:25:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.11:25:16::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.11:25:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.11:25:16::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.11:25:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.11:25:16::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:16::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.11:25:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.11:25:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.11:25:17::SCWMssOS::l -Wextra"

TRACE::2022-06-07.11:25:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.11:25:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:17::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.11:25:17::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:17::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.11:25:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:17::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:17::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.11:25:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.11:25:18::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.11:25:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.11:25:18::SCWMssOS::l -Wextra"

TRACE::2022-06-07.11:25:18::SCWMssOS::"Compiling PmodJSTK2"

TRACE::2022-06-07.11:25:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.11:25:19::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:19::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:19::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:19::SCWMssOS::"Compiling pmodOLEDrgb"

TRACE::2022-06-07.11:25:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.11:25:20::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:20::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:20::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-07.11:25:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.11:25:21::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:21::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:21::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.11:25:21::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.11:25:21::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.11:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.11:25:21::SCWMssOS::-Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::"includes"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.11:25:21::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.11:25:21::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.11:25:21::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.11:25:21::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.11:25:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.11:25:21::SCWMssOS::l -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.11:25:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.11:25:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.11:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.11:25:21::SCWMssOS::xtra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.11:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.11:25:21::SCWMssOS::xtra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.11:25:21::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.11:25:21::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.11:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.11:25:21::SCWMssOS::xtra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.11:25:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.11:25:21::SCWMssOS::extra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.11:25:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.11:25:21::SCWMssOS::Wextra"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.11:25:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.11:25:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.11:25:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.11:25:22::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.11:25:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.11:25:22::SCWMssOS::extra"

TRACE::2022-06-07.11:25:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.11:25:24::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.11:25:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.11:25:24::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.11:25:24::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.11:25:24::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.11:25:24::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.11:25:24::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.11:25:24::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.11:25:24::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.11:25:24::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.11:25:24::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.11:25:24::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.11:25:24::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.11:25:24::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.11:25:24::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.11:25:24::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.11:25:24::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.11:25:24::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.11:25:24::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.11:25:24::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.11:25:24::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.11:25:24::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.11:25:24::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.11:25:24::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.11:25:24::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.11:25:24::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.11:25:25::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.11:25:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.11:25:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.11:25:26::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.11:25:26::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.11:25:26::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.11:25:26::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.11:25:26::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.11:25:26::SCWSystem::dir created 
TRACE::2022-06-07.11:25:26::SCWSystem::Writing the bif 
TRACE::2022-06-07.11:25:26::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.11:25:26::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.11:25:26::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.11:25:26::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:25:26::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-06-07.11:25:26::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-07.11:25:26::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-07.11:25:26::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-07.11:25:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.11:25:26::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:26::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:25:26::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:25:26::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:25:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-06-07.11:25:26::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-06-07.11:25:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:25:26::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:26::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:25:26::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:26::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3aecdf5aca2449b5136563fa5dd8f553",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.11:25:26::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.11:25:26::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:25:26::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:25:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:25:26::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_20
TRACE::2022-06-07.11:25:26::SCWPlatform::Opened existing hwdb nexysA7fpga_20
TRACE::2022-06-07.11:25:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:25:26::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:25:26::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:25:26::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.11:40:48::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.11:40:48::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.11:40:48::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened new HwDB with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.11:40:48::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.11:40:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:48::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.11:40:48::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.11:40:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.11:40:48::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:40:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.11:40:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:40:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.11:40:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:48::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:40:48::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:48::SCWReader::No isolation master present  
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:56::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:56::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_22
TRACE::2022-06-07.11:40:56::SCWPlatform::Opened existing hwdb nexysA7fpga_22
TRACE::2022-06-07.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:56::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:40:56::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::update - Opened existing hwdb nexysA7fpga_23
TRACE::2022-06-07.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:56::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:40:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.11:40:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:40:56::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.11:40:56::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.11:40:56::SCWPlatform::Opened new HwDB with name nexysA7fpga_24
TRACE::2022-06-07.11:40:56::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.11:40:56::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:40:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:40:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:40:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-07.11:40:56::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-07.11:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:40:56::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:40:56::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:40:56::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3aecdf5aca2449b5136563fa5dd8f553",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.11:41:06::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.11:41:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.11:41:06::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.11:41:06::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.11:41:06::SCWSystem::Not a boot domain 
LOG::2022-06-07.11:41:06::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.11:41:06::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.11:41:06::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.11:41:06::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.11:41:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:41:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:41:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-07.11:41:06::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-07.11:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:41:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:41:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:06::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.11:41:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.11:41:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.11:41:06::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.11:41:06::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.11:41:06::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.11:41:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.11:41:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.11:41:07::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.11:41:07::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.11:41:07::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.11:41:07::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.11:41:07::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.11:41:07::SCWSystem::dir created 
TRACE::2022-06-07.11:41:07::SCWSystem::Writing the bif 
TRACE::2022-06-07.11:41:07::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.11:41:07::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.11:41:07::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.11:41:07::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.11:41:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.11:41:07::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.11:41:07::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:41:07::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:41:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-07.11:41:07::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-07.11:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:41:07::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:07::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:41:07::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:07::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_FinalProject/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3aecdf5aca2449b5136563fa5dd8f553",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.11:41:07::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.11:41:07::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.11:41:07::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.11:41:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.11:41:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_24
TRACE::2022-06-07.11:41:07::SCWPlatform::Opened existing hwdb nexysA7fpga_24
TRACE::2022-06-07.11:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.11:41:07::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.11:41:07::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.11:41:07::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:44::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.12:00:44::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.12:00:44::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:44::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.12:00:44::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.12:00:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:44::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened new HwDB with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.12:00:45::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.12:00:45::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:45::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:45::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:45::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:45::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:00:45::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.12:00:45::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.12:00:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.12:00:45::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:00:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:00:45::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:00:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.12:00:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:00:45::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:00:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:00:45::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:00:45::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:00:45::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:00:45::SCWReader::No isolation master present  
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:00::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.12:01:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:01:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:01:00::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:01:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:00::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_26
TRACE::2022-06-07.12:01:00::SCWPlatform::Opened existing hwdb nexysA7fpga_26
TRACE::2022-06-07.12:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:00::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:00::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:01:00::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:00::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:00::SCWPlatform::update - Opened existing hwdb nexysA7fpga_27
TRACE::2022-06-07.12:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:00::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:01:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:01:00::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:01:00::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.12:01:00::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:01:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.12:01:01::SCWPlatform::Opened new HwDB with name nexysA7fpga_28
TRACE::2022-06-07.12:01:01::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.12:01:01::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:01::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:01:01::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:01:01::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:01::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:01:01::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:01:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:01::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:01::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:01:01::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:01::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_OG/project_5_pmod_og_ip.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3aecdf5aca2449b5136563fa5dd8f553",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.12:01:09::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.12:01:09::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.12:01:09::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.12:01:09::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.12:01:09::SCWSystem::Not a boot domain 
LOG::2022-06-07.12:01:09::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.12:01:09::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.12:01:09::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.12:01:09::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.12:01:09::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:09::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:09::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:09::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:01:09::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:01:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:01:09::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:01:09::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:01:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:01:09::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:09::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:01:09::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:09::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.12:01:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:01:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-07.12:01:18::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.12:01:18::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.12:01:19::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.12:01:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.12:01:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:01:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:01:19::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:01:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.12:01:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:01:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:01:19::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:01:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.12:01:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.12:01:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.12:01:20::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.12:01:20::SCWMssOS::"includes"

TRACE::2022-06-07.12:01:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.12:01:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:01:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:01:21::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:01:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:01:22::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:01:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:01:22::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.12:01:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.12:01:22::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.12:01:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.12:01:22::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:01:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:01:22::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:01:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.12:01:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:01:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:01:22::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:01:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.12:01:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:01:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:01:23::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:01:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.12:01:23::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:01:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:01:23::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:01:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:01:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:01:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:01:23::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:01:23::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.12:01:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:01:26::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:01:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:01:26::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:01:26::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.12:01:26::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.12:01:26::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.12:02:25::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.12:02:25::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.12:02:25::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.12:02:25::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.12:02:25::SCWSystem::Not a boot domain 
LOG::2022-06-07.12:02:25::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.12:02:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.12:02:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.12:02:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.12:02:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:02:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:02:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:02:25::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:02:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:02:25::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2022-06-07.12:02:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-07.12:02:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-07.12:02:25::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-07.12:02:25::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.12:02:25::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.12:02:25::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.12:02:25::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.12:02:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.12:02:25::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.12:02:25::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.12:02:25::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.12:02:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.12:02:25::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.12:02:25::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.12:02:25::SCWMssOS::"includes"

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:25::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:02:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:25::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.12:02:26::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.12:02:26::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.12:02:26::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.12:02:26::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:26::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:02:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:02:26::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:26::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:26::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:02:26::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:26::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:26::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.12:02:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:02:27::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:02:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:02:27::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:02:27::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.12:02:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:02:27::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:27::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:28::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.12:02:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:02:29::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:29::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:29::SCWMssOS::"Compiling PmodSTEP..."

ERROR::2022-06-07.12:02:29::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.12:02:29::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.12:02:44::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.12:02:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.12:02:44::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.12:02:44::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.12:02:44::SCWSystem::Not a boot domain 
LOG::2022-06-07.12:02:44::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.12:02:44::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.12:02:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.12:02:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.12:02:44::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:44::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:44::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:44::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:02:44::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:02:44::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:02:44::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:02:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:02:44::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:44::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:02:44::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:44::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.12:02:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.12:02:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.12:02:44::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.12:02:44::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.12:02:44::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.12:02:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:45::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:45::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.12:02:45::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.12:02:45::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"includes"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:45::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:45::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:45::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.12:02:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.12:02:45::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.12:02:45::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.12:02:45::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.12:02:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:45::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:02:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:02:46::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:46::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:46::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:46::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.12:02:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:02:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:02:46::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:02:46::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.12:02:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:02:47::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:47::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:47::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.12:02:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:48::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:48::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-07.12:02:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.12:02:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:49::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:49::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.12:02:49::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.12:02:49::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.12:02:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.12:02:49::SCWMssOS::-Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:49::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:49::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.12:02:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.12:02:49::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"includes"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.12:02:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.12:02:49::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:49::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.12:02:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.12:02:49::SCWMssOS::l -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.12:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.12:02:49::SCWMssOS::all -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:49::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.12:02:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.12:02:49::SCWMssOS::xtra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.12:02:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.12:02:49::SCWMssOS::xtra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.12:02:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.12:02:49::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.12:02:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.12:02:49::SCWMssOS::xtra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.12:02:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.12:02:49::SCWMssOS::Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.12:02:49::SCWMssOS:: -Wextra"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.12:02:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.12:02:49::SCWMssOS::extra"

TRACE::2022-06-07.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.12:02:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.12:02:49::SCWMssOS::extra"

TRACE::2022-06-07.12:02:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.12:02:53::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.12:02:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.12:02:53::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.12:02:53::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.12:02:53::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.12:02:53::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.12:02:53::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.12:02:53::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.12:02:53::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.12:02:53::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.12:02:53::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.12:02:53::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.12:02:53::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.12:02:53::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.12:02:53::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.12:02:53::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.12:02:53::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.12:02:53::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.12:02:53::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.12:02:53::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.12:02:53::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.12:02:53::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.12:02:53::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.12:02:53::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.12:02:53::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.12:02:53::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.12:02:53::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.12:02:54::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.12:02:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.12:02:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.12:02:55::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.12:02:55::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.12:02:55::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.12:02:55::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.12:02:55::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.12:02:55::SCWSystem::dir created 
TRACE::2022-06-07.12:02:55::SCWSystem::Writing the bif 
TRACE::2022-06-07.12:02:55::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.12:02:55::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.12:02:55::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.12:02:55::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:02:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:02:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:02:55::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:02:55::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:02:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:02:55::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:02:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:02:55::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:55::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:02:55::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:55::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_OG/project_5_pmod_og_ip.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"a51cd6b65809a41a5ed76f4da6c4f267",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.12:02:55::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.12:02:55::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:02:55::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:02:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:02:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_28
TRACE::2022-06-07.12:02:55::SCWPlatform::Opened existing hwdb nexysA7fpga_28
TRACE::2022-06-07.12:02:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:02:55::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:02:55::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:02:55::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:30::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.12:20:30::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.12:20:30::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:30::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.12:20:30::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.12:20:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:30::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened new HwDB with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.12:20:31::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.12:20:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.12:20:31::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.12:20:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.12:20:31::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:20:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:20:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:20:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.12:20:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:31::SCWReader::No isolation master present  
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:37::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.12:20:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:37::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:37::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_30
TRACE::2022-06-07.12:20:37::SCWPlatform::Opened existing hwdb nexysA7fpga_30
TRACE::2022-06-07.12:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:37::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:37::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:37::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:37::SCWPlatform::update - Opened existing hwdb nexysA7fpga_31
TRACE::2022-06-07.12:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:37::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:20:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:20:37::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:20:37::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.12:20:37::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.12:20:38::SCWPlatform::Opened new HwDB with name nexysA7fpga_32
TRACE::2022-06-07.12:20:38::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.12:20:38::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:38::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:20:38::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:38::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:38::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_32
TRACE::2022-06-07.12:20:38::SCWPlatform::Opened existing hwdb nexysA7fpga_32
TRACE::2022-06-07.12:20:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:38::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:38::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:38::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:38::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_OG/project_5_pmod_og_ip.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"a51cd6b65809a41a5ed76f4da6c4f267",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.12:20:47::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.12:20:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.12:20:47::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.12:20:47::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.12:20:47::SCWSystem::Not a boot domain 
LOG::2022-06-07.12:20:47::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.12:20:47::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.12:20:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.12:20:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.12:20:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_32
TRACE::2022-06-07.12:20:47::SCWPlatform::Opened existing hwdb nexysA7fpga_32
TRACE::2022-06-07.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:47::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:47::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:47::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:47::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.12:20:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.12:20:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.12:20:47::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.12:20:47::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.12:20:47::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.12:20:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.12:20:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.12:20:48::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.12:20:48::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.12:20:48::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.12:20:48::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.12:20:48::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.12:20:48::SCWSystem::dir created 
TRACE::2022-06-07.12:20:48::SCWSystem::Writing the bif 
TRACE::2022-06-07.12:20:48::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.12:20:48::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.12:20:48::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.12:20:48::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.12:20:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.12:20:48::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.12:20:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_32
TRACE::2022-06-07.12:20:48::SCWPlatform::Opened existing hwdb nexysA7fpga_32
TRACE::2022-06-07.12:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:48::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:48::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:48::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:48::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_OG/project_5_pmod_og_ip.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"a51cd6b65809a41a5ed76f4da6c4f267",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.12:20:48::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.12:20:48::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.12:20:48::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.12:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.12:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_32
TRACE::2022-06-07.12:20:48::SCWPlatform::Opened existing hwdb nexysA7fpga_32
TRACE::2022-06-07.12:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.12:20:48::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.12:20:48::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.12:20:48::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:37::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:37::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:37::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened new HwDB with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.14:44:40::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.14:44:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:44:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.14:44:40::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.14:44:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.14:44:40::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.14:44:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.14:44:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:44:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.14:44:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:44:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:44:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:44:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Opened existing hwdb nexysA7fpga
TRACE::2022-06-07.14:44:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:44:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:44:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:44:40::SCWReader::No isolation master present  
TRACE::2022-06-07.14:44:40::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.14:44:40::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.14:44:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.14:44:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.14:44:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.14:44:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.14:44:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.14:44:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.14:44:42::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.14:44:43::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.14:44:48::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.14:44:48::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.14:44:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-07.14:44:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.14:44:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.14:44:50::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.14:44:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.14:45:14::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.14:45:14::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.14:45:14::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.14:45:15::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.14:45:19::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.14:45:19::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.14:45:19::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.14:45:19::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.14:45:19::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.14:45:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:19::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.14:45:19::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.14:45:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.14:45:19::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.14:45:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.14:45:19::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:45:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.14:45:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:19::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:45:19::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:19::SCWReader::No isolation master present  
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:31::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:31::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-06-07.14:45:31::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-06-07.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:45:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::update - Opened existing hwdb nexysA7fpga_1
TRACE::2022-06-07.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:31::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.14:45:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.14:45:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:45:31::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.14:45:31::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.14:45:31::SCWPlatform::Opened new HwDB with name nexysA7fpga_2
TRACE::2022-06-07.14:45:31::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.14:45:31::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:31::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:31::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:45:31::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:31::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:45:31::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:31::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"a51cd6b65809a41a5ed76f4da6c4f267",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.14:45:47::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.14:45:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.14:45:47::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.14:45:47::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.14:45:47::SCWSystem::Not a boot domain 
LOG::2022-06-07.14:45:47::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.14:45:47::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.14:45:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.14:45:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.14:45:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:45:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:45:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:45:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:45:47::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:45:47::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:47::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:45:47::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:47::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.14:45:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:45:48::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-07.14:45:57::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.14:45:57::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.14:45:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.14:45:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:45:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:45:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:45:58::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:45:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:45:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:45:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:45:58::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:45:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:45:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:45:58::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:45:58::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:45:59::SCWMssOS::"includes"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:46:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:46:00::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:46:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:46:00::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:46:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:46:00::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:46:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:46:00::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:46:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:46:00::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:46:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:46:00::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:46:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:46:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:46:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:46:00::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:46:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:46:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:46:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:46:01::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:46:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:46:01::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:46:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:46:01::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:46:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:46:01::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:46:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:46:01::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:46:01::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.14:46:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:46:04::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:46:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:46:04::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:46:04::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.14:46:05::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.14:46:05::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.14:47:20::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.14:47:20::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.14:47:20::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.14:47:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.14:47:20::SCWSystem::Not a boot domain 
LOG::2022-06-07.14:47:20::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.14:47:20::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.14:47:20::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.14:47:20::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.14:47:20::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:47:20::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:47:20::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:47:20::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:47:20::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:47:20::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:47:20::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:47:20::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2022-06-07.14:47:20::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-06-07.14:47:20::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-06-07.14:47:20::SCWMssOS::Cleared the swdb table entry
TRACE::2022-06-07.14:47:20::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.14:47:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.14:47:20::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.14:47:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:47:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.14:47:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.14:47:20::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.14:47:20::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.14:47:20::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.14:47:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:47:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:47:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:47:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:47:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:47:20::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:47:20::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"includes"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:47:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:47:20::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:47:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:47:20::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:47:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:47:20::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:47:20::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:47:20::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:47:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:47:20::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:47:20::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:47:20::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:47:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:47:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:47:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:47:21::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:47:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:47:21::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:47:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:47:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:47:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:47:21::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.14:47:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:47:21::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:47:21::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:47:21::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:47:21::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.14:47:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:47:22::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:47:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:47:22::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:47:22::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.14:47:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:47:23::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:47:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:47:23::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:47:23::SCWMssOS::"Compiling PmodSTEP..."

ERROR::2022-06-07.14:47:23::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.14:47:23::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.14:48:24::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.14:48:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.14:48:24::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.14:48:24::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.14:48:24::SCWSystem::Not a boot domain 
LOG::2022-06-07.14:48:24::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.14:48:24::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.14:48:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.14:48:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.14:48:24::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:24::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:24::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:24::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:48:24::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:48:24::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:48:24::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:48:24::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:24::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:48:24::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:24::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.14:48:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.14:48:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.14:48:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.14:48:24::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.14:48:24::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.14:48:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.14:48:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:48:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:24::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:48:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:24::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:48:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:48:24::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:48:24::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:48:24::SCWMssOS::"includes"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:25::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:25::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:48:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:48:25::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:48:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:48:25::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:25::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:48:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:48:25::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:25::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:25::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:48:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:25::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:25::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.14:48:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:48:26::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:48:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:48:26::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:48:26::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.14:48:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:48:26::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:26::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:26::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.14:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:48:27::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:27::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:27::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-07.14:48:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.14:48:28::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:28::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:28::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:48:28::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:48:28::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:48:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:48:28::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:28::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:28::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::"includes"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:48:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:48:28::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:48:28::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:48:28::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:28::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:48:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:48:28::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:48:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:48:28::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:28::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:48:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:48:28::SCWMssOS::xtra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:48:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:48:28::SCWMssOS::xtra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.14:48:28::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.14:48:28::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:48:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:48:28::SCWMssOS::xtra"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.14:48:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.14:48:28::SCWMssOS::Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.14:48:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.14:48:28::SCWMssOS::extra"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:48:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:48:28::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:48:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:48:28::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.14:48:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.14:48:28::SCWMssOS::extra"

TRACE::2022-06-07.14:48:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.14:48:32::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.14:48:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.14:48:32::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.14:48:32::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.14:48:32::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.14:48:32::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.14:48:32::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.14:48:32::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.14:48:32::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.14:48:32::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.14:48:32::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.14:48:32::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.14:48:32::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.14:48:32::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.14:48:32::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.14:48:32::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.14:48:32::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.14:48:32::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.14:48:32::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.14:48:32::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.14:48:32::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.14:48:32::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.14:48:32::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.14:48:32::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.14:48:32::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.14:48:32::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.14:48:32::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.14:48:33::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.14:48:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.14:48:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.14:48:33::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.14:48:33::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.14:48:33::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.14:48:33::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.14:48:33::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.14:48:33::SCWSystem::dir created 
TRACE::2022-06-07.14:48:33::SCWSystem::Writing the bif 
TRACE::2022-06-07.14:48:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.14:48:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.14:48:33::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.14:48:33::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.14:48:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.14:48:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:48:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:48:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:48:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:48:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:48:33::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:33::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:48:33::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:33::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.14:48:33::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.14:48:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:48:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:48:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:48:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:48:33::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:48:33::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:48:33::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:48:33::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2022-06-07.14:54:50::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.14:54:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.14:54:50::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.14:54:50::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.14:54:50::SCWSystem::Not a boot domain 
LOG::2022-06-07.14:54:50::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.14:54:50::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.14:54:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.14:54:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.14:54:50::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:50::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:50::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:50::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:54:50::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:54:50::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:54:50::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:54:50::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:50::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:54:50::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:50::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.14:54:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.14:54:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.14:54:50::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2022-06-07.14:54:50::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.14:54:50::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.14:54:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.14:54:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:54:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:54:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:50::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:54:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:54:50::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:54:50::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"includes"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:51::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:51::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:51::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:54:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:54:51::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:54:51::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:54:51::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:54:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:54:51::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:51::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:54:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:54:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:54:52::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:54:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:52::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:54:52::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:52::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:54:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:52::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.14:54:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:54:52::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:54:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:54:52::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:54:52::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.14:54:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:54:53::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:53::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:53::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.14:54:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:54:54::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:54::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:54::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.14:54:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.14:54:54::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.14:54:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:54:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:54::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:54:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:54::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.14:54:55::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.14:54:55::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.14:54:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.14:54:55::SCWMssOS::-Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:55::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:55::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.14:54:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.14:54:55::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.14:54:55::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.14:54:55::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:55::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::"includes"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.14:54:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.14:54:55::SCWMssOS::l -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.14:54:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.14:54:55::SCWMssOS::all -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:55::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:54:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:54:55::SCWMssOS::xtra"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:54:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:54:55::SCWMssOS::xtra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.14:54:55::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.14:54:55::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.14:54:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.14:54:55::SCWMssOS::xtra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.14:54:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.14:54:55::SCWMssOS::Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.14:54:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.14:54:55::SCWMssOS::extra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.14:54:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.14:54:55::SCWMssOS:: -Wextra"

TRACE::2022-06-07.14:54:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.14:54:55::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.14:54:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.14:54:55::SCWMssOS::extra"

TRACE::2022-06-07.14:54:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.14:54:56::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.14:54:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.14:54:56::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.14:54:56::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.14:54:56::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.14:54:56::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.14:54:56::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.14:54:56::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.14:54:56::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.14:54:56::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.14:54:56::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.14:54:56::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.14:54:56::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.14:54:56::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.14:54:56::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.14:54:56::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.14:54:56::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.14:54:56::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.14:54:56::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.14:54:56::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.14:54:56::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.14:54:56::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.14:54:56::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.14:54:56::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.14:54:56::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.14:54:56::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.14:54:56::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.14:54:56::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.14:54:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.14:54:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.14:54:57::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.14:54:57::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.14:54:57::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.14:54:57::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.14:54:57::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.14:54:57::SCWSystem::dir created 
TRACE::2022-06-07.14:54:57::SCWSystem::Writing the bif 
TRACE::2022-06-07.14:54:57::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.14:54:57::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.14:54:57::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.14:54:57::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.14:54:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.14:54:57::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.14:54:57::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:54:57::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:54:57::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:54:57::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:57::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:54:57::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:57::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.14:54:57::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.14:54:57::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.14:54:57::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.14:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.14:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_2
TRACE::2022-06-07.14:54:57::SCWPlatform::Opened existing hwdb nexysA7fpga_2
TRACE::2022-06-07.14:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.14:54:57::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.14:54:57::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.14:54:57::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:00:54::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.15:00:54::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.15:00:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.15:00:55::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.15:00:56::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.15:01:03::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.15:01:03::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.15:01:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

TRACE::2022-06-07.15:01:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s clean 

TRACE::2022-06-07.15:01:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2022-06-07.15:01:05::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s clean 

TRACE::2022-06-07.15:01:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2022-06-07.15:01:25::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.15:01:25::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.15:01:25::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.15:01:25::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened new HwDB with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.15:01:25::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.15:01:25::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:25::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.15:01:25::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:01:25::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.15:01:25::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:01:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:01:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:01:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.15:01:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:25::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:25::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:25::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:01:25::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:25::SCWReader::No isolation master present  
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:33::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:33::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_4
TRACE::2022-06-07.15:01:33::SCWPlatform::Opened existing hwdb nexysA7fpga_4
TRACE::2022-06-07.15:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:33::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:01:33::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::update - Opened existing hwdb nexysA7fpga_5
TRACE::2022-06-07.15:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:33::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:01:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:01:33::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:01:33::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:01:33::SCWPlatform::Opened new HwDB with name nexysA7fpga_6
TRACE::2022-06-07.15:01:33::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:01:33::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_6
TRACE::2022-06-07.15:01:33::SCWPlatform::Opened existing hwdb nexysA7fpga_6
TRACE::2022-06-07.15:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:33::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:01:33::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:33::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-07.15:01:39::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.15:01:39::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.15:01:39::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.15:01:39::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened new HwDB with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.15:01:39::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.15:01:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:39::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.15:01:39::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:01:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.15:01:39::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:01:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:01:39::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:01:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.15:01:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:01:39::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:01:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:01:39::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:01:39::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:01:39::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:01:39::SCWReader::No isolation master present  
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:06::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_7
TRACE::2022-06-07.15:02:06::SCWPlatform::Opened existing hwdb nexysA7fpga_7
TRACE::2022-06-07.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:06::SCWPlatform::update - Opened existing hwdb nexysA7fpga_8
TRACE::2022-06-07.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:06::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:02:06::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:02:06::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:02:07::SCWPlatform::Opened new HwDB with name nexysA7fpga_9
TRACE::2022-06-07.15:02:07::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:02:07::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:07::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:02:07::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:07::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:07::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:07::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:07::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:07::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.15:02:07::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:07::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:07::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:07::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:07::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/Vivado_OG/project_5_pmod_og_ip.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.15:02:22::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:02:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:02:22::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:02:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:02:22::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:02:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:02:22::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:02:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:02:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:02:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_9
TRACE::2022-06-07.15:02:22::SCWPlatform::Opened existing hwdb nexysA7fpga_9
TRACE::2022-06-07.15:02:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:22::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:02:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-06-07.15:02:25::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.15:02:25::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.15:02:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.15:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:02:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:02:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:25::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:02:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.15:02:25::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.15:02:25::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.15:02:26::SCWMssOS::"includes"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:27::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:27::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:27::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.15:02:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.15:02:27::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.15:02:27::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.15:02:27::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:27::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:02:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:02:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:02:27::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:02:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:02:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:28::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:02:28::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:28::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:02:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:28::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:28::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.15:02:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:02:28::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:02:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:02:28::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:02:29::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.15:02:29::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.15:02:29::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:02:29::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.15:02:29::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.15:02:29::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:29::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.15:02:29::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.15:02:29::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:29::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:29::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:29::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened new HwDB with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.15:02:30::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.15:02:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:30::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.15:02:30::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:02:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.15:02:30::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:02:30::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:02:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.15:02:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:30::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:30::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:30::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:30::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:30::SCWReader::No isolation master present  
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:42::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:42::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_10
TRACE::2022-06-07.15:02:42::SCWPlatform::Opened existing hwdb nexysA7fpga_10
TRACE::2022-06-07.15:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::update - Opened existing hwdb nexysA7fpga_11
TRACE::2022-06-07.15:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:02:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:02:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:02:42::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:02:42::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:02:42::SCWPlatform::Opened new HwDB with name nexysA7fpga_12
TRACE::2022-06-07.15:02:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:02:42::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-07.15:02:42::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-07.15:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:42::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.15:02:51::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:02:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:02:51::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:02:51::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:02:51::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:02:51::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:02:51::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:02:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:02:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:02:51::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:51::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:51::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:51::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:02:51::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:02:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:02:51::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_12
TRACE::2022-06-07.15:02:52::SCWPlatform::Opened existing hwdb nexysA7fpga_12
TRACE::2022-06-07.15:02:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:02:52::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:52::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:02:52::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:52::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:02:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:02:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.15:02:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.15:02:52::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.15:02:52::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.15:02:52::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.15:02:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:52::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:52::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.15:02:52::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.15:02:52::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"includes"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:02:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:02:52::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:52::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:52::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.15:02:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.15:02:52::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.15:02:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.15:02:52::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.15:02:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:02:52::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:52::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:02:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:02:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:02:53::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:02:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:02:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:02:53::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:02:53::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:53::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:02:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:02:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:02:53::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.15:02:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:02:53::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:02:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:02:53::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:02:53::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.15:02:54::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.15:02:54::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:03:09::SCWMssOS::cleaning the bsp 
TRACE::2022-06-07.15:03:09::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2022-06-07.15:03:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2022-06-07.15:03:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s clean 

TRACE::2022-06-07.15:03:10::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s clean 

ERROR::2022-06-07.15:03:10::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:03:27::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.15:03:27::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.15:03:27::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.15:03:27::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened new HwDB with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.15:03:27::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.15:03:27::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.15:03:27::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:03:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.15:03:27::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:03:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:03:27::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:03:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.15:03:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:03:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:27::SCWReader::No isolation master present  
TRACE::2022-06-07.15:03:33::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:33::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:33::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:03:33::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:34::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:34::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_13
TRACE::2022-06-07.15:03:34::SCWPlatform::Opened existing hwdb nexysA7fpga_13
TRACE::2022-06-07.15:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:03:34::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::update - Opened existing hwdb nexysA7fpga_14
TRACE::2022-06-07.15:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:34::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:03:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:03:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:03:34::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:03:34::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:03:34::SCWPlatform::Opened new HwDB with name nexysA7fpga_15
TRACE::2022-06-07.15:03:34::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:03:34::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:03:34::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:03:34::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:03:34::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:03:34::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:03:34::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:03:34::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.15:04:06::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:04:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:04:06::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:04:06::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:04:06::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:04:06::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:04:06::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:04:06::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:04:06::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:04:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:04:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:04:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:04:06::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:04:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:04:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:06::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:04:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.15:04:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.15:04:06::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.15:04:06::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.15:04:06::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.15:04:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.15:04:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:04:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:06::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:04:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:06::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:04:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.15:04:06::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.15:04:06::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"includes"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:07::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:07::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:07::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.15:04:07::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.15:04:07::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.15:04:07::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.15:04:07::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:07::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:04:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:04:07::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:07::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:07::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:04:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:07::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:07::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.15:04:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:04:08::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:04:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:04:08::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:04:08::SCWMssOS::"Compiling PmodXXXX..."

ERROR::2022-06-07.15:04:09::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_domain
ERROR::2022-06-07.15:04:09::SCWSystem::Error in Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.15:04:56::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:04:56::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:04:56::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:04:56::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:04:56::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:04:56::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:04:56::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:04:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:04:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:04:56::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:56::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:56::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:56::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:04:56::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:04:56::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:04:56::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:04:56::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:56::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:04:56::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:56::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:04:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:04:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.15:04:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.15:04:56::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2022-06-07.15:04:56::SCWMssOS::doing bsp build ... 
TRACE::2022-06-07.15:04:56::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2022-06-07.15:04:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-07.15:04:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:04:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:56::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:04:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:56::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:04:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.15:04:56::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.15:04:56::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.15:04:56::SCWMssOS::"includes"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:04:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:04:57::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:57::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:57::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.15:04:57::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.15:04:57::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.15:04:57::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.15:04:57::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:57::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:04:57::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:04:57::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:57::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:57::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:04:57::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:04:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:04:57::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:04:57::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-06-07.15:04:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:04:58::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:04:58::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:04:58::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:04:58::SCWMssOS::"Compiling PmodXXXX..."

TRACE::2022-06-07.15:04:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:04:59::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:04:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:04:59::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:04:59::SCWMssOS::"Compiling PmodOLEDrgb..."

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:05:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:05:00::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Compiling PmodSTEP..."

TRACE::2022-06-07.15:05:00::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-06-07.15:05:00::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:05:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:05:00::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:05:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:05:00::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2022-06-07.15:05:00::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2022-06-07.15:05:00::SCWMssOS::ctions -Wall -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-06-07.15:05:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-06-07.15:05:00::SCWMssOS::-Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:05:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:05:00::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:05:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:05:00::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodJSTK2_v1_0/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::"includes"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/PmodJSTK2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-06-07.15:05:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2022-06-07.15:05:00::SCWMssOS::Wall -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-06-07.15:05:00::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-06-07.15:05:00::SCWMssOS:: -Wall -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodSTEP_v1_0/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/PmodSTEP_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:05:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:05:00::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-06-07.15:05:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-06-07.15:05:00::SCWMssOS::l -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-06-07.15:05:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-06-07.15:05:00::SCWMssOS::all -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:05:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:05:00::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.15:05:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.15:05:00::SCWMssOS::xtra"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.15:05:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.15:05:00::SCWMssOS::xtra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-06-07.15:05:00::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2022-06-07.15:05:00::SCWMssOS::ons -Wall -Wextra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-06-07.15:05:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-06-07.15:05:00::SCWMssOS::xtra"

TRACE::2022-06-07.15:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-06-07.15:05:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.15:05:00::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.15:05:00::SCWMssOS::extra"

TRACE::2022-06-07.15:05:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-06-07.15:05:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-06-07.15:05:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-06-07.15:05:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-06-07.15:05:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-06-07.15:05:01::SCWMssOS:: -Wextra"

TRACE::2022-06-07.15:05:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-06-07.15:05:01::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-06-07.15:05:01::SCWMssOS::Wextra"

TRACE::2022-06-07.15:05:01::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-06-07.15:05:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-06-07.15:05:01::SCWMssOS::extra"

TRACE::2022-06-07.15:05:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-06-07.15:05:04::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-07.15:05:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xwdttb_g.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o 
TRACE::2022-06-07.15:05:04::SCWMssOS::microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/_
TRACE::2022-06-07.15:05:04::SCWMssOS::exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_rang
TRACE::2022-06-07.15:05:04::SCWMssOS::e.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xwdttb_config.o microblaz
TRACE::2022-06-07.15:05:04::SCWMssOS::e_0/lib/xbram_sinit.o microblaze_0/lib/xwdttb.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze
TRACE::2022-06-07.15:05:04::SCWMssOS::_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/m
TRACE::2022-06-07.15:05:04::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invali
TRACE::2022-06-07.15:05:04::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_di
TRACE::2022-06-07.15:05:04::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2022-06-07.15:05:04::SCWMssOS::laze_0/lib/xtmrctr_intr.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microb
TRACE::2022-06-07.15:05:04::SCWMssOS::laze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xintc_selftest.o microblaze_0
TRACE::2022-06-07.15:05:04::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microbl
TRACE::2022-06-07.15:05:04::SCWMssOS::aze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_s
TRACE::2022-06-07.15:05:04::SCWMssOS::leep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/li
TRACE::2022-06-07.15:05:04::SCWMssOS::b/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selfte
TRACE::2022-06-07.15:05:04::SCWMssOS::st.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xio.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/microblaze
TRACE::2022-06-07.15:05:04::SCWMssOS::_enable_dcache.o microblaze_0/lib/xwdttb_sinit.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o
TRACE::2022-06-07.15:05:04::SCWMssOS:: microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_ica
TRACE::2022-06-07.15:05:04::SCWMssOS::che.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/microblaze_inva
TRACE::2022-06-07.15:05:04::SCWMssOS::lidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_
TRACE::2022-06-07.15:05:04::SCWMssOS::testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcach
TRACE::2022-06-07.15:05:04::SCWMssOS::e.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2022-06-07.15:05:04::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xtmrctr_stats.o microbl
TRACE::2022-06-07.15:05:04::SCWMssOS::aze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xwdttb_selftest.o microblaze_0/lib/f
TRACE::2022-06-07.15:05:04::SCWMssOS::cntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-06-07.15:05:04::SCWMssOS::'Finished building libraries'

TRACE::2022-06-07.15:05:05::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.15:05:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.15:05:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.15:05:06::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.15:05:06::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.15:05:06::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.15:05:06::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.15:05:06::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.15:05:06::SCWSystem::dir created 
TRACE::2022-06-07.15:05:06::SCWSystem::Writing the bif 
TRACE::2022-06-07.15:05:06::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.15:05:06::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.15:05:06::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.15:05:06::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:05:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:05:06::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:05:06::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:06::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.15:05:06::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.15:05:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:05:06::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:06::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2022-06-07.15:05:18::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:05:18::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:05:18::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:05:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:05:18::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:05:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:05:18::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:05:18::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:05:18::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:05:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:05:18::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:18::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:18::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:05:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.15:05:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.15:05:18::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.15:05:18::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.15:05:18::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.15:05:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.15:05:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.15:05:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.15:05:18::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.15:05:18::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.15:05:18::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.15:05:18::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.15:05:18::SCWSystem::dir created 
TRACE::2022-06-07.15:05:18::SCWSystem::Writing the bif 
TRACE::2022-06-07.15:05:18::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.15:05:18::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.15:05:18::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.15:05:18::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:05:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:05:18::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:05:18::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:18::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:18::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:18::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.15:05:18::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.15:05:19::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:19::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:19::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:19::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:19::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:19::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_15
TRACE::2022-06-07.15:05:19::SCWPlatform::Opened existing hwdb nexysA7fpga_15
TRACE::2022-06-07.15:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:19::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:19::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:19::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWPlatform::Clearing the existing platform
TRACE::2022-06-07.15:05:40::SCWSystem::Clearing the existing sysconfig
TRACE::2022-06-07.15:05:40::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWSystem::Clearing the domains completed.
TRACE::2022-06-07.15:05:40::SCWPlatform::Clearing the opened hw db.
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened new HwDB with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWReader::Active system found as  FinalProject_Platform
TRACE::2022-06-07.15:05:40::SCWReader::Handling sysconfig FinalProject_Platform
TRACE::2022-06-07.15:05:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-07.15:05:40::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:05:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-07.15:05:40::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:05:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:05:40::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-06-07.15:05:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:40::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:40::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:40::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:40::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:40::SCWReader::No isolation master present  
TRACE::2022-06-07.15:05:46::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:46::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:46::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:05:46::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:47::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:47::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_16
TRACE::2022-06-07.15:05:47::SCWPlatform::Opened existing hwdb nexysA7fpga_16
TRACE::2022-06-07.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:47::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:47::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/tempdsa/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::update - Opened existing hwdb nexysA7fpga_17
TRACE::2022-06-07.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:47::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:05:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:05:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:47::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2022-06-07.15:05:47::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-07.15:05:47::SCWPlatform::Opened new HwDB with name nexysA7fpga_18
TRACE::2022-06-07.15:05:47::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2022-06-07.15:05:47::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:47::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:47::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.15:05:47::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.15:05:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:47::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:47::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:47::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-07.15:05:54::SCWPlatform::Started generating the artifacts platform FinalProject_Platform
TRACE::2022-06-07.15:05:54::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-07.15:05:54::SCWPlatform::Started generating the artifacts for system configuration FinalProject_Platform
LOG::2022-06-07.15:05:54::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2022-06-07.15:05:54::SCWSystem::Not a boot domain 
LOG::2022-06-07.15:05:54::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2022-06-07.15:05:54::SCWDomain::Generating domain artifcats
TRACE::2022-06-07.15:05:54::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-07.15:05:54::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-07.15:05:54::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:54::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:54::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.15:05:54::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.15:05:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:54::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:54::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:54::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:54::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2022-06-07.15:05:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-07.15:05:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-07.15:05:54::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2022-06-07.15:05:54::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-07.15:05:54::SCWMssOS::Copying to export directory.
TRACE::2022-06-07.15:05:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-07.15:05:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-07.15:05:55::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2022-06-07.15:05:55::SCWSystem::Completed Processing the sysconfig FinalProject_Platform
LOG::2022-06-07.15:05:55::SCWPlatform::Completed generating the artifacts for system configuration FinalProject_Platform
TRACE::2022-06-07.15:05:55::SCWPlatform::Started preparing the platform 
TRACE::2022-06-07.15:05:55::SCWSystem::Writing the bif file for system config FinalProject_Platform
TRACE::2022-06-07.15:05:55::SCWSystem::dir created 
TRACE::2022-06-07.15:05:55::SCWSystem::Writing the bif 
TRACE::2022-06-07.15:05:55::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-07.15:05:55::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-07.15:05:55::SCWPlatform::Completed generating the platform
TRACE::2022-06-07.15:05:55::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-07.15:05:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-07.15:05:55::SCWMssOS::Commit changes completed.
TRACE::2022-06-07.15:05:55::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:55::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.15:05:55::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.15:05:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:55::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:55::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:55::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:55::SCWWriter::formatted JSON is {
	"platformName":	"FinalProject_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FinalProject_Platform",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FinalProject_Platform",
	"systems":	[{
			"systemName":	"FinalProject_Platform",
			"systemDesc":	"FinalProject_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FinalProject_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"b58fc9558d31ab626554e2b0ceb5188a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-07.15:05:55::SCWPlatform::updated the xpfm file.
TRACE::2022-06-07.15:05:55::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw
TRACE::2022-06-07.15:05:55::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/hw/nexysA7fpga.xsa
TRACE::2022-06-07.15:05:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-06-07.15:05:55::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_18
TRACE::2022-06-07.15:05:55::SCWPlatform::Opened existing hwdb nexysA7fpga_18
TRACE::2022-06-07.15:05:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-07.15:05:55::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2022-06-07.15:05:55::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2022-06-07.15:05:55::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/544_Final_Project/FinalProject_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
