Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 14:50:29 2024
| Host         : DESKTOP-O6IK6JF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-16  Warning           Large setup violation           127         
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (194)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (194)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.198     -340.636                    338                  930        0.379        0.000                      0                  930        3.750        0.000                       0                   185  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.198     -340.636                    338                  930        0.379        0.000                      0                  930        3.750        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          338  Failing Endpoints,  Worst Slack       -2.198ns,  Total Violation     -340.636ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 4.041ns (33.999%)  route 7.845ns (66.001%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          0.809     8.508    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.632 r  U_CPU_Core/U_DataPath/U_PC/y_carry__0_i_4/O
                         net (fo=13, routed)          0.536     9.168    U_CPU_Core/U_DataPath/U_PC/w_extendOut[4]
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.292 r  U_CPU_Core/U_DataPath/U_PC/i__carry_i_11/O
                         net (fo=98, routed)          1.581    10.873    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_5
    SLICE_X35Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.997 r  U_CPU_Core/U_DataPath/U_PC/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.997    U_CPU_Core/U_DataPath/U_ALU/S[2]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.395 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.395    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.509 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.509    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_1
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.623 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.623    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_1
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.079    12.816    U_CPU_Core/U_DataPath/U_ALU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.940 r  U_CPU_Core/U_DataPath/U_ALU/y_carry_i_6/O
                         net (fo=1, routed)           0.295    13.235    U_CPU_Core/U_DataPath/U_PC/y_carry_i_4__0_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.359 r  U_CPU_Core/U_DataPath/U_PC/y_carry_i_5_comp/O
                         net (fo=32, routed)          0.407    13.766    U_CPU_Core/U_DataPath/U_PC/w_PCAdderSrcMuxSel
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124    13.890 r  U_CPU_Core/U_DataPath/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.890    U_CPU_Core/U_DataPath/U_Adder_PC/S[1]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.440 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.440    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.554    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__0_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.668    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__1_n_1
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.782    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__2_n_1
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.896    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__3_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.010    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__4_n_1
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.124 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.124    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__5_n_1
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.437 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__6/O[3]
                         net (fo=2, routed)           0.574    16.012    U_CPU_Core/U_DataPath/U_PC/w_PCData[31]
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.306    16.318 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.654    16.972    U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/D
    SLICE_X42Y42         RAMD32                                       r  U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.446    14.787    U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/WCLK
    SLICE_X42Y42         RAMD32                                       r  U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.774    U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -16.972    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 3.927ns (33.113%)  route 7.932ns (66.887%))
  Logic Levels:           20  (CARRY4=11 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          0.809     8.508    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.632 r  U_CPU_Core/U_DataPath/U_PC/y_carry__0_i_4/O
                         net (fo=13, routed)          0.536     9.168    U_CPU_Core/U_DataPath/U_PC/w_extendOut[4]
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.292 r  U_CPU_Core/U_DataPath/U_PC/i__carry_i_11/O
                         net (fo=98, routed)          1.581    10.873    U_CPU_Core/U_DataPath/U_PC/q_reg[2]_5
    SLICE_X35Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.997 r  U_CPU_Core/U_DataPath/U_PC/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.997    U_CPU_Core/U_DataPath/U_ALU/S[2]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.395 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.395    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.509 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.509    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_1
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.623 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.623    U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_1
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  U_CPU_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.079    12.816    U_CPU_Core/U_DataPath/U_ALU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.940 r  U_CPU_Core/U_DataPath/U_ALU/y_carry_i_6/O
                         net (fo=1, routed)           0.295    13.235    U_CPU_Core/U_DataPath/U_PC/y_carry_i_4__0_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.359 r  U_CPU_Core/U_DataPath/U_PC/y_carry_i_5_comp/O
                         net (fo=32, routed)          0.407    13.766    U_CPU_Core/U_DataPath/U_PC/w_PCAdderSrcMuxSel
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124    13.890 r  U_CPU_Core/U_DataPath/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.890    U_CPU_Core/U_DataPath/U_Adder_PC/S[1]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.440 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.440    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.554    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__0_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.668 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.668    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__1_n_1
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.782    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__2_n_1
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.896 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.896    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__3_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.010 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.010    U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__4_n_1
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.323 r  U_CPU_Core/U_DataPath/U_Adder_PC/y_carry__5/O[3]
                         net (fo=2, routed)           0.517    15.840    U_CPU_Core/U_DataPath/U_PC/w_PCData[27]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.306    16.146 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.799    16.946    U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X42Y43         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447    14.788    U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y43         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.785    U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_0_0/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 1.696ns (14.799%)  route 9.764ns (85.201%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.854    11.711    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54/O
                         net (fo=31, routed)          1.402    13.236    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54_n_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.360 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.492    13.852    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.976 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13/O
                         net (fo=2, routed)           0.949    14.925    U_CPU_Core/U_DataPath/U_PC/w_Addr[21]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.049 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.890    15.939    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.063 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2/O
                         net (fo=8, routed)           0.484    16.547    U_RAM/ram_reg_0_63_0_0/WE
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.443    14.784    U_RAM/ram_reg_0_63_0_0/WCLK
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X34Y42         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.404    U_RAM/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_1_1/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 1.696ns (14.799%)  route 9.764ns (85.201%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.854    11.711    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54/O
                         net (fo=31, routed)          1.402    13.236    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54_n_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.360 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.492    13.852    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.976 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13/O
                         net (fo=2, routed)           0.949    14.925    U_CPU_Core/U_DataPath/U_PC/w_Addr[21]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.049 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.890    15.939    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.063 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2/O
                         net (fo=8, routed)           0.484    16.547    U_RAM/ram_reg_0_63_1_1/WE
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.443    14.784    U_RAM/ram_reg_0_63_1_1/WCLK
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X34Y42         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.404    U_RAM/ram_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_2_2/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 1.696ns (14.799%)  route 9.764ns (85.201%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.854    11.711    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54/O
                         net (fo=31, routed)          1.402    13.236    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54_n_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.360 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.492    13.852    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.976 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13/O
                         net (fo=2, routed)           0.949    14.925    U_CPU_Core/U_DataPath/U_PC/w_Addr[21]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.049 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.890    15.939    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.063 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2/O
                         net (fo=8, routed)           0.484    16.547    U_RAM/ram_reg_0_63_2_2/WE
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.443    14.784    U_RAM/ram_reg_0_63_2_2/WCLK
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X34Y42         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.404    U_RAM/ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_3_3/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 1.696ns (14.799%)  route 9.764ns (85.201%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.854    11.711    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54/O
                         net (fo=31, routed)          1.402    13.236    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54_n_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.360 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.492    13.852    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_26_n_1
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.976 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_13/O
                         net (fo=2, routed)           0.949    14.925    U_CPU_Core/U_DataPath/U_PC/w_Addr[21]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.049 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.890    15.939    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124    16.063 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_2/O
                         net (fo=8, routed)           0.484    16.547    U_RAM/ram_reg_0_63_3_3/WE
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.443    14.784    U_RAM/ram_reg_0_63_3_3/WCLK
    SLICE_X34Y42         RAMS64E                                      r  U_RAM/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X34Y42         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.404    U_RAM/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_14_14/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 1.696ns (14.849%)  route 9.726ns (85.151%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.799    11.656    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.780 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61/O
                         net (fo=62, routed)          1.433    13.213    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61_n_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.641    13.978    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_1
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.102 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23/O
                         net (fo=35, routed)          0.860    14.962    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.086 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9/O
                         net (fo=3, routed)           0.747    15.833    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9_n_1
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_8_8_i_2/O
                         net (fo=8, routed)           0.552    16.508    U_RAM/ram_reg_0_63_14_14/WE
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_14_14/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442    14.783    U_RAM/ram_reg_0_63_14_14/WCLK
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_14_14/SP/CLK
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X34Y40         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.403    U_RAM/ram_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -16.508    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_15_15/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 1.696ns (14.849%)  route 9.726ns (85.151%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.799    11.656    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.780 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61/O
                         net (fo=62, routed)          1.433    13.213    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61_n_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.641    13.978    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_1
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.102 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23/O
                         net (fo=35, routed)          0.860    14.962    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.086 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9/O
                         net (fo=3, routed)           0.747    15.833    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9_n_1
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_8_8_i_2/O
                         net (fo=8, routed)           0.552    16.508    U_RAM/ram_reg_0_63_15_15/WE
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442    14.783    U_RAM/ram_reg_0_63_15_15/WCLK
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_15_15/SP/CLK
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X34Y40         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.403    U_RAM/ram_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -16.508    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_8_8/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 1.696ns (14.849%)  route 9.726ns (85.151%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.799    11.656    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.780 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61/O
                         net (fo=62, routed)          1.433    13.213    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61_n_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.641    13.978    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_1
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.102 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23/O
                         net (fo=35, routed)          0.860    14.962    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.086 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9/O
                         net (fo=3, routed)           0.747    15.833    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9_n_1
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_8_8_i_2/O
                         net (fo=8, routed)           0.552    16.508    U_RAM/ram_reg_0_63_8_8/WE
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_8_8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442    14.783    U_RAM/ram_reg_0_63_8_8/WCLK
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_8_8/SP/CLK
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X34Y40         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.403    U_RAM/ram_reg_0_63_8_8/SP
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -16.508    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_9_9/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.422ns  (logic 1.696ns (14.849%)  route 9.726ns (85.151%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.565     5.086    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=34, routed)          1.030     6.572    U_CPU_Core/U_DataPath/U_PC/Q[4]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.696 r  U_CPU_Core/U_DataPath/U_PC/g0_b1/O
                         net (fo=121, routed)         0.880     7.575    U_CPU_Core/U_DataPath/U_PC/w_InstrMemData[2]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.699 r  U_CPU_Core/U_DataPath/U_PC/y_carry__6_i_6__0/O
                         net (fo=39, routed)          1.184     8.883    U_CPU_Core/U_DataPath/U_PC/w_extType[0]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  U_CPU_Core/U_DataPath/U_PC/y_carry__3_i_1/O
                         net (fo=6, routed)           0.429     9.436    U_CPU_Core/U_DataPath/U_PC/w_extendOut[19]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  U_CPU_Core/U_DataPath/U_PC/i__carry__1_i_14/O
                         net (fo=13, routed)          1.172    10.732    U_CPU_Core/U_DataPath/U_PC/w_AluSrcMuxOut[19]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.856 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99/O
                         net (fo=8, routed)           0.799    11.656    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_99_n_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.780 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61/O
                         net (fo=62, routed)          1.433    13.213    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61_n_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.641    13.978    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36_n_1
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.102 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_23/O
                         net (fo=35, routed)          0.860    14.962    U_CPU_Core/U_DataPath/U_PC/w_Addr[13]
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    15.086 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9/O
                         net (fo=3, routed)           0.747    15.833    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_9_n_1
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_8_8_i_2/O
                         net (fo=8, routed)           0.552    16.508    U_RAM/ram_reg_0_63_9_9/WE
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_9_9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.442    14.783    U_RAM/ram_reg_0_63_9_9/WCLK
    SLICE_X34Y40         RAMS64E                                      r  U_RAM/ram_reg_0_63_9_9/SP/CLK
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X34Y40         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.403    U_RAM/ram_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -16.508    
  -------------------------------------------------------------------
                         slack                                 -2.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.571%)  route 0.284ns (60.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_FND/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.284     1.870    U_FND/U_ClkDiv/CLK
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.915 r  U_FND/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.915    U_FND/U_ClkDiv/r_tick_i_1_n_1
    SLICE_X43Y50         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     1.536    U_FND/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.278ns (53.590%)  route 0.241ns (46.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.128     1.574 f  U_FND/U_ClkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.698    U_FND/U_ClkDiv/counter[3]
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.099     1.797 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.117     1.914    U_FND/U_ClkDiv/counter[16]_i_2_n_1
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.051     1.965 r  U_FND/U_ClkDiv/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.965    U_FND/U_ClkDiv/counter_0[8]
    SLICE_X47Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[8]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.107     1.569    U_FND/U_ClkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.272ns (53.047%)  route 0.241ns (46.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.128     1.574 f  U_FND/U_ClkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.698    U_FND/U_ClkDiv/counter[3]
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.099     1.797 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.117     1.914    U_FND/U_ClkDiv/counter[16]_i_2_n_1
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  U_FND/U_ClkDiv/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_FND/U_ClkDiv/counter_0[6]
    SLICE_X47Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[6]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.092     1.554    U_FND/U_ClkDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.694%)  route 0.242ns (53.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U_FND/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.094     1.704    U_FND/U_ClkDiv/counter[0]
    SLICE_X47Y51         LUT1 (Prop_lut1_I0_O)        0.048     1.752 r  U_FND/U_ClkDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.148     1.900    U_FND/U_ClkDiv/counter_0[0]
    SLICE_X46Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    U_FND/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y51         FDCE (Hold_fdce_C_D)         0.023     1.469    U_FND/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=34, routed)          0.301     1.888    U_CPU_Core/U_DataPath/U_PC/Q[5]
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  U_CPU_Core/U_DataPath/U_PC/g0_b7/O
                         net (fo=93, routed)          0.355     2.288    U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRD1
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y40         RAMD32                                       r  U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y36   U_CPU_Core/U_DataPath/U_PC/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X42Y35   U_CPU_Core/U_DataPath/U_PC/q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y36   U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   U_CPU_Core/U_DataPath/U_PC/q_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_PC/q_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y36   U_CPU_Core/U_DataPath/U_PC/q_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y40   U_CPU_Core/U_DataPath/U_PC/q_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y40   U_CPU_Core/U_DataPath/U_PC/q_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42   U_RAM/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42   U_RAM/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42   U_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42   U_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   U_RAM/ram_reg_0_63_13_13/SP/CLK



