#include <stdlib.h>
#include <stdio.h>
#include <sys/types.h>
#include <unistd.h>
#include <fcntl.h>

//https://software.intel.com/en-us/articles/using-intel-streaming-simd-extensions-and-intel-integrated-performance-primitives-to-accelerate-algorithms/
//https://github.com/siemion/SETI_GBT/blob/master/src/fold.c
#include <pmmintrin.h>

#ifdef IPP
#include <ipp.h>
#include <ippdefs.h>
#endif

//typedef double FLOAT; // comentado y cambiado para poder cargar 4 valores.
typedef float FLOAT; // # error "SSE3 instruction set not enabled"


// Cycle Counter Code
//
// Can be replaced with ippGetCpuFreqMhz and ippGetCpuClocks
// when IPP core functions are available.
//
typedef unsigned int UINT32;
typedef unsigned long long int UINT64;
typedef unsigned char UINT8;

UINT64 startTSC = 0;
UINT64 stopTSC = 0;
UINT64 cycleCnt = 0;

#define PMC_ASM(instructions,N,buf) \
__asm__ __volatile__ ( instructions : "=A" (buf) : "c" (N) )

#define PMC_ASM_READ_TSC(buf) \
__asm__ __volatile__ ( "rdtsc" : "=A" (buf) )

//#define PMC_ASM_READ_PMC(N,buf) PMC_ASM("rdpmc" "\n\t" "andl $255,%%edx",N,buf)
#define PMC_ASM_READ_PMC(N,buf) PMC_ASM("rdpmc",N,buf)

#define PMC_ASM_READ_CR(N,buf) \
__asm__ __volatile__ ( "movl %%cr" #N ",%0" : "=r" (buf) )

UINT64 readTSC(void)
{
    UINT64 ts;

    __asm__ volatile(".byte 0x0f,0x31" : "=A" (ts));
    return ts;
}


UINT64 cyclesElapsed(UINT64 stopTS, UINT64 startTS)
{
    return (stopTS - startTS);
}

#ifdef IPP
void printCpuType(IppCpuType cpuType)
{
    if(cpuType==0) {printf("ippCpuUnknown 0x00\n"); return;}
    if(cpuType==0x01) {printf("ippCpuPP 0x01 Intel Pentium processor\n");return;}
    if(cpuType==0x02) {printf("ippCpuPMX 0x02 Pentium processor with MMX technology\n");return;}
    if(cpuType==0x03) {printf("ippCpuPPR 0x03 Pentium Pro processor\n");return;}
    if(cpuType==0x04) {printf("ippCpuPII 0x04 Pentium II processor\n");return;}
    if(cpuType==0x05) {printf("ippCpuPIII 0x05 Pentium III processor and Pentium III Xeon processor\n");return;}
    if(cpuType==0x06) {printf("ippCpuP4 0x06 Pentium 4 processor and Intel Xeon processor\n");return;}
    if(cpuType==0x07) {printf("ippCpuP4HT 0x07 Pentium 4 Processor with HT Technology\n");return;}
    if(cpuType==0x08) {printf("ippCpuP4HT2 0x08 Pentium 4 processor with Streaming SIMD Extensions 3\n");return;}
    if(cpuType==0x09) {printf("ippCpuCentrino 0x09 Intel Centrino mobile technology\n");return;}
    if(cpuType==0x0a) {printf("ippCpuCoreSolo 0x0a Intel Core Solo processor\n");return;}
    if(cpuType==0x0b) {printf("ippCpuCoreDuo 0x0b Intel Core Duo processor\n");return;}
    if(cpuType==0x10) {printf("ippCpuITP 0x10 Intel Itanium processor\n");return;}
    if(cpuType==0x11) {printf("ippCpuITP2 0x11 Intel Itanium 2 processor\n");return;}
    if(cpuType==0x20) {printf("ippCpuEM64T 0x20 Intel 64 Instruction Set Architecture\n");return;}
    if(cpuType==0x21) {printf("ippCpuC2D 0x21 Intel Core 2 Duo processor\n");return;}
    if(cpuType==0x22) {printf("ippCpuC2Q 0x22 Intel Core 2 Quad processor\n");return;}
    if(cpuType==0x23) {printf("ippCpuPenryn 0x23 Intel Core 2 processor with Intel SSE4.1\n");return;}
    if(cpuType==0x24) {printf("ippCpuBonnell 0x24 Intel Atom processor\n");return;}
    if(cpuType==0x25) {printf("ippCpuNehalem 0x25\n"); return;}
    if(cpuType==0x26) {printf("ippCpuNext 0x26\n"); return;}
    if(cpuType==0x40) {printf("ippCpuSSE 0x40 Processor supports Streaming SIMD Extensions instruction set\n");return;}
    if(cpuType==0x41) {printf("ippCpuSSE2 0x41 Processor supports Streaming SIMD Extensions 2 instruction set\n");return;}
    if(cpuType==0x42) {printf("ippCpuSSE3 0x42 Processor supports Streaming SIMD Extensions 3 instruction set\n");return;}
    if(cpuType==0x43) {printf("ippCpuSSSE3 0x43 Processor supports Supplemental Streaming SIMD Extension 3 instruction set\n");return;}
    if(cpuType==0x44) {printf("ippCpuSSE41 0x44 Processor supports Streaming SIMD Extensions 4.1 instruction set\n");return;}
    if(cpuType==0x45) {printf("ippCpuSSE42 0x45 Processor supports Streaming SIMD Extensions 4.2 instruction set\n");return;}
    if(cpuType==0x60) {printf("ippCpuX8664 0x60 Processor supports 64 bit extension\n");return;}
    else printf("CPU UNKNOWN\n");
    return;
}

void printCpuCapability(pStatus)
{
    printf("pStatus=%d\n",(UINT32)pStatus);
    if((UINT32)pStatus & ippCPUID_MMX) printf("Intel Architecture MMX technology supported\n");
    if((UINT32)pStatus & ippCPUID_SSE) printf("Streaming SIMD Extensions\n");
    if((UINT32)pStatus & ippCPUID_SSE2) printf("Streaming SIMD Extensions 2\n");
    if((UINT32)pStatus & ippCPUID_SSE3) printf("Streaming SIMD Extensions 3\n");
    if((UINT32)pStatus & ippCPUID_SSSE3) printf("Supplemental Streaming SIMD Extensions 3\n");
    if((UINT32)pStatus & ippCPUID_MOVBE) printf("The processor supports MOVBE instruction\n");
    if((UINT32)pStatus & ippCPUID_SSE41) printf("Streaming SIMD Extensions 4.1\n");
    if((UINT32)pStatus & ippCPUID_SSE42) printf("Streaming SIMD Extensions 4.2\n");
}
#endif

// PPM Edge Enhancement Code
//

UINT8 header[22];

UINT8 R[76800] __attribute__((aligned(16)));
UINT8 G[76800] __attribute__((aligned(16)));
UINT8 B[76800] __attribute__((aligned(16)));

UINT8 convR[76800];
UINT8 convG[76800];
UINT8 convB[76800];

#define K 4.0

//FLOAT PSF[9] = {-K/8.0, -K/8.0, -K/8.0, -K/8.0, K+1.0, -K/8.0, -K/8.0, -K/8.0, -K/8.0};
// modificado para poder cargar 4 vaores.
FLOAT PSF[12] __attribute__((aligned(16))) = {-K/8.0, -K/8.0, -K/8.0, 0, -K/8.0, K+1.0, -K/8.0, 0, -K/8.0, -K/8.0, -K/8.0, 0};

int main(int argc, char *argv[])
{
    int fdin, fdout, bytesRead=0, bytesLeft, i, j;
    UINT64 microsecs=0, clksPerMicro=0, millisecs=0;
    FLOAT temp, clkRate;

#ifdef IPP
    IppCpuType cpuType;
    IppStatus pStatus;
    Ipp64u pFeatureMask;
    Ipp32u pCpuidInfoRegs[4];
    
    cpuType=ippGetCpuType();
    pStatus=ippGetCpuFeatures(&pFeatureMask, pCpuidInfoRegs);
    
    printCpuType(cpuType);
    printCpuCapability(pStatus);
#endif

    // Estimate CPU clock rate
    startTSC = readTSC();
    usleep(1000000);
    stopTSC = readTSC();
    cycleCnt = cyclesElapsed(stopTSC, startTSC);

//    printf("Cycle Count=%llu\n", cycleCnt);
    clkRate = ((FLOAT)cycleCnt)/1000000.0;
    clksPerMicro=(UINT64)clkRate;
//    printf("Based on usleep accuracy, CPU clk rate = %llu clks/sec,", cycleCnt);
//    printf(" %7.1f Mhz\n", clkRate);

    //printf("argc = %d\n", argc);

    if(argc < 2)
    {
        printf("Usage: sharpen file.ppm\n");
        exit(-1);
    }
    else
    {
        //printf("PSF:\n");
        //for(i=0;i<9;i++)
        //{
        //    printf("PSF[%d]=%lf\n", i, PSF[i]);
        //}

        //printf("Will open file %s\n", argv[1]);

        if((fdin = open(argv[1], O_RDONLY, 0644)) < 0)
        {
            printf("Error opening %s\n", argv[1]);
        }
        //else
        //    printf("File opened successfully\n");

        if((fdout = open("sharpen.ppm", (O_RDWR | O_CREAT), 0666)) < 0)
        {
            printf("Error opening %s\n", argv[1]);
        }
        //else
        //    printf("Output file=%s opened successfully\n", "sharpen.ppm");
    }

    bytesLeft=21;

    //printf("Reading header\n");

    do
    {
        //printf("bytesRead=%d, bytesLeft=%d\n", bytesRead, bytesLeft);
        bytesRead = (int) read(fdin, (void *)header, bytesLeft);
        bytesLeft -= bytesRead;
    } while(bytesLeft > 0);

    header[21]='\0';

    //printf("header = %s\n", header);

    // Read RGB data
    for(i=0; i<76800; i++)
    {
        read(fdin, (void *)&R[i], 1); convR[i]=R[i];
        read(fdin, (void *)&G[i], 1); convG[i]=G[i];
        read(fdin, (void *)&B[i], 1); convB[i]=B[i];
    }

    // Start of convolution time stamp
    startTSC = readTSC();

    __m128 mmx0_v, mmx1_v_t;

    __m128 mmx2_v_PSF1 = _mm_load_ps(PSF+0);
    __m128 mmx3_v_PSF2 = _mm_load_ps(PSF+4);
    __m128 mmx4_v_PFS3 = _mm_load_ps(PSF+8);


    // Skip first and last row, no neighbors to convolve with
    for(i=1; i<239; i++)
    {
        // Skip first and last column, no neighbors to convolve with
        for(j=1; j<319; j++)
        {

            //*****************************************************************//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &R[((i-1)*320)+j-1]) );
            mmx1_v_t = _mm_mul_ps(mmx2_v_PSF1, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &R[((i)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx3_v_PSF2, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &R[((i+1)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx4_v_PFS3, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v );
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);

            _mm_store_ss(&temp, mmx1_v_t);
            if(temp<0.0) temp=0.0;
            if(temp>255.0) temp=255.0;
            convR[(i*320)+j]=(UINT8)temp;

            //*****************************************************************//


            //*****************************************************************//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &G[((i-1)*320)+j-1]) );
            mmx1_v_t = _mm_mul_ps(mmx2_v_PSF1, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &G[((i)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx3_v_PSF2, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &G[((i+1)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx4_v_PFS3, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v );
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);

            _mm_store_ss(&temp, mmx1_v_t);
            if(temp<0.0) temp=0.0;
            if(temp>255.0) temp=255.0;
            convG[(i*320)+j]=(UINT8)temp;

            //*****************************************************************//


            //*****************************************************************//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &B[((i-1)*320)+j-1]) );
            mmx1_v_t = _mm_mul_ps(mmx2_v_PSF1, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &B[((i)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx3_v_PSF2, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v);
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx0_v = _mm_cvtpu8_ps( *((__m64 *) &B[((i+1)*320)+j-1]) );
            mmx0_v = _mm_mul_ps(mmx4_v_PFS3, mmx0_v);
            mmx1_v_t = _mm_add_ps(mmx1_v_t, mmx0_v );
            //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);
            mmx1_v_t = _mm_hadd_ps(mmx1_v_t, mmx1_v_t);

            _mm_store_ss(&temp, mmx1_v_t);
            if(temp<0.0) temp=0.0;
            if(temp>255.0) temp=255.0;
            convB[(i*320)+j]=(UINT8)temp;

            //*****************************************************************//
        }
    }

    // End of convolution time stamp
    stopTSC = readTSC();
    cycleCnt = cyclesElapsed(stopTSC, startTSC);
    microsecs = cycleCnt/clksPerMicro;
    millisecs = microsecs/1000;

	_mm_empty();

    printf("Convolution time in cycles=%llu\n", cycleCnt);

    write(fdout, (void *)header, 21);

    // Write RGB data
    for(i=0; i<76800; i++)
    {
        write(fdout, (void *)&convR[i], 1);
        write(fdout, (void *)&convG[i], 1);
        write(fdout, (void *)&convB[i], 1);
    }


    close(fdin);
    close(fdout);

}
