[2025-09-17 03:52:37] START suite=qualcomm_srv trace=srv625_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv625_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2611853 heartbeat IPC: 3.829 cumulative IPC: 3.829 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5057360 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5057360 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5057361 heartbeat IPC: 4.089 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14210933 heartbeat IPC: 1.092 cumulative IPC: 1.092 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23343526 heartbeat IPC: 1.095 cumulative IPC: 1.094 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32409978 heartbeat IPC: 1.103 cumulative IPC: 1.097 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 41549274 heartbeat IPC: 1.094 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 50600099 heartbeat IPC: 1.105 cumulative IPC: 1.098 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 59792081 heartbeat IPC: 1.088 cumulative IPC: 1.096 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 68875541 heartbeat IPC: 1.101 cumulative IPC: 1.097 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 78001422 heartbeat IPC: 1.096 cumulative IPC: 1.097 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv625_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 87086240 heartbeat IPC: 1.101 cumulative IPC: 1.097 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 91260942 cumulative IPC: 1.096 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 91260942 cumulative IPC: 1.096 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv625_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 100000001 cycles: 91260942
CPU 0 Branch Prediction Accuracy: 90.91% MPKI: 15.99 Average ROB Occupancy at Mispredict: 26.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.384
BRANCH_INDIRECT: 0.4167
BRANCH_CONDITIONAL: 13.04
BRANCH_DIRECT_CALL: 0.9242
BRANCH_INDIRECT_CALL: 0.6036
BRANCH_RETURN: 0.6179


====Backend Stall Breakdown====
ROB_STALL: 86591
LQ_STALL: 0
SQ_STALL: 524408


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.022224
REPLAY_LOAD: 84.53968
NON_REPLAY_LOAD: 18.182987

== Total ==
ADDR_TRANS: 4951
REPLAY_LOAD: 5326
NON_REPLAY_LOAD: 76314

== Counts ==
ADDR_TRANS: 45
REPLAY_LOAD: 63
NON_REPLAY_LOAD: 4197

cpu0->cpu0_STLB TOTAL        ACCESS:    1862588 HIT:    1858434 MISS:       4154 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1862588 HIT:    1858434 MISS:       4154 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 213.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8280580 HIT:    7079983 MISS:    1200597 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6733763 HIT:    5746724 MISS:     987039 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555949 HIT:     374745 MISS:     181204 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983331 HIT:     957944 MISS:      25387 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7537 HIT:        570 MISS:       6967 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.21 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15010523 HIT:    8056961 MISS:    6953562 MSHR_MERGE:    1641922
cpu0->cpu0_L1I LOAD         ACCESS:   15010523 HIT:    8056961 MISS:    6953562 MSHR_MERGE:    1641922
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30467165 HIT:   26978463 MISS:    3488702 MSHR_MERGE:    1503081
cpu0->cpu0_L1D LOAD         ACCESS:   17121641 HIT:   15311188 MISS:    1810453 MSHR_MERGE:     388327
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13337042 HIT:   11666424 MISS:    1670618 MSHR_MERGE:    1114660
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8482 HIT:        851 MISS:       7631 MSHR_MERGE:         94
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12453977 HIT:   10545706 MISS:    1908271 MSHR_MERGE:     958785
cpu0->cpu0_ITLB LOAD         ACCESS:   12453977 HIT:   10545706 MISS:    1908271 MSHR_MERGE:     958785
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28880165 HIT:   27655709 MISS:    1224456 MSHR_MERGE:     311354
cpu0->cpu0_DTLB LOAD         ACCESS:   28880165 HIT:   27655709 MISS:    1224456 MSHR_MERGE:     311354
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.906 cycles
cpu0->LLC TOTAL        ACCESS:    1464781 HIT:    1414501 MISS:      50280 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     987039 HIT:     968812 MISS:      18227 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     181204 HIT:     153099 MISS:      28105 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     289571 HIT:     289395 MISS:        176 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6967 HIT:       3195 MISS:       3772 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3383
  ROW_BUFFER_MISS:      46719
  AVG DBUS CONGESTED CYCLE: 3.398
Channel 0 WQ ROW_BUFFER_HIT:        872
  ROW_BUFFER_MISS:      20298
  FULL:          0
Channel 0 REFRESHES ISSUED:       7605

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       520900       401950       107682         2431
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          173          358          235
  STLB miss resolved @ L2C                0           72          119          261           65
  STLB miss resolved @ LLC                0          158          297         1619          535
  STLB miss resolved @ MEM                0            2          295         2180         1992

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163151        51446      1243536       157576          345
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           46          124           15
  STLB miss resolved @ L2C                0           31           60           84            1
  STLB miss resolved @ LLC                0           66          219          547           42
  STLB miss resolved @ MEM                0            0           58          211           48
[2025-09-17 04:05:15] END   suite=qualcomm_srv trace=srv625_ap (rc=0)
