# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab8.ip_user_files/bd/secondTry/sim/secondTry.vhd" \
"../../../../lab8.srcs/sources_1/imports/hdl/secondTry_wrapper.vhd" \
"../../../../lab8.srcs/sim_1/new/secondTest.vhd" \

# Do not sort compile order
nosort
