// Seed: 2729638795
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wire  id_2
);
endmodule
module module_1 #(
    parameter id_4 = 32'd76
) (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    output supply0 _id_4,
    input supply1 id_5,
    output tri1 id_6
);
  logic [(  {  1  {  -1  }  }  ==  id_4  ) : -1  ==  -1] id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output wand id_0,
    output logic id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5
);
  assign id_0 = 1;
  parameter id_7 = -1, id_8 = id_2(
      -1
  ), id_9 = -1, id_10 = 1'd0, id_11 = 1, id_12 = id_4 !== -1, id_13 = 1 & id_4 & -1 == id_10 & 1 &
      1 & id_4 <= id_4, id_14 = id_4, id_15 = -1 == id_10, id_16 = 1'h0;
  always @(negedge id_9.id_12 or id_13) id_1 = 1 == ~id_3;
  wire id_17;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5
  );
  parameter id_18 = 1;
  localparam id_19 = 1'h0;
  assign id_5 = -1 - -1;
endmodule
