$date
	Sat Oct 22 18:59:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#94610
b10111 &
b10111 %
1$
b10111 !
1"
#94611
0"
#94614
b1000110 &
b1000110 %
#94618
b100011 &
b100011 %
#94622
b1101010 &
b1101010 %
#94626
b110101 &
b110101 %
#94630
b10100000 &
b10100000 %
#94634
b1010000 &
b1010000 %
#94638
b101000 &
b101000 %
#94642
b10100 &
b10100 %
#94646
b1010 &
b1010 %
#94650
b101 &
b101 %
#94654
b10000 &
b10000 %
#94658
b1000 &
b1000 %
#94662
b100 &
b100 %
#94666
b10 &
b10 %
#94670
b1 &
1#
b1 %
#94674
b0 &
b0 %
0#
0$
#1103128
b11001 !
1"
#1103130
b11001 &
b11001 %
1$
#1103131
0"
#1103134
b1001100 &
b1001100 %
#1103138
b100110 &
b100110 %
#1103142
b10011 &
b10011 %
#1103146
b111010 &
b111010 %
#1103150
b11101 &
b11101 %
#1103154
b1011000 &
b1011000 %
#1103158
b101100 &
b101100 %
#1103162
b10110 &
b10110 %
#1103166
b1011 &
b1011 %
#1103170
b100010 &
b100010 %
#1103174
b10001 &
b10001 %
#1103178
b110100 &
b110100 %
#1103182
b11010 &
b11010 %
#1103186
b1101 &
b1101 %
#1103190
b101000 &
b101000 %
#1103194
b10100 &
b10100 %
#1103198
b1010 &
b1010 %
#1103202
b101 &
b101 %
#1103206
b10000 &
b10000 %
#1103210
b1000 &
b1000 %
#1103214
b100 &
b100 %
#1103218
b10 &
b10 %
#1103222
b1 &
1#
b1 %
#1103226
b0 &
b0 %
0#
0$
#2118904
b10110 !
1"
#2118906
b10110 &
b10110 %
1$
#2118907
0"
#2118910
b1011 &
b1011 %
#2118914
b100010 &
b100010 %
#2118918
b10001 &
b10001 %
#2118922
b110100 &
b110100 %
#2118926
b11010 &
b11010 %
#2118930
b1101 &
b1101 %
#2118934
b101000 &
b101000 %
#2118938
b10100 &
b10100 %
#2118942
b1010 &
b1010 %
#2118946
b101 &
b101 %
#2118950
b10000 &
b10000 %
#2118954
b1000 &
b1000 %
#2118958
b100 &
b100 %
#2118962
b10 &
b10 %
#2118966
b1 &
1#
b1 %
#2118970
b0 &
b0 %
0#
0$
#4500012
