# ==============================================================
# File generated on Thu Aug 26 19:00:58 EDT 2021
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================
add_files src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp
add_files src/axiDataMoverReadWriteConverter/readWriteConverterOffset.cpp
set_part xcku040-ffva1156-2-e
create_clock -name default -period 6.66
config_rtl -reset=all
config_rtl -reset_async=1
