// Seed: 646712429
module module_0 ();
  assign id_1 = id_1;
  genvar id_2;
  assign id_1 = -1;
  always id_1 <= 1;
  initial id_1 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
  module_0 modCall_1 ();
  id_5(
      id_2, - -1, 1'h0, 1, id_2#(.id_4(id_3))
  );
endmodule
module module_2 (
    output wand  id_0,
    input  tri1  id_1,
    output uwire id_2,
    id_4
);
  tri1 id_5 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
endmodule
