TROL__LoopbackHalfRate__SHIFT 0x6
#define LM_CONTROL__LoopbackFifoPtr_MASK 0x700
#define LM_CONTROL__LoopbackFifoPtr__SHIFT 0x8
#define LM_PCIETXMUX0__TXLANE0_MASK 0xff
#define LM_PCIETXMUX0__TXLANE0__SHIFT 0x0
#define LM_PCIETXMUX0__TXLANE1_MASK 0xff00
#define LM_PCIETXMUX0__TXLANE1__SHIFT 0x8
#define LM_PCIETXMUX0__TXLANE2_MASK 0xff0000
#define LM_PCIETXMUX0__TXLANE2__SHIFT 0x10
#define LM_PCIETXMUX0__TXLANE3_MASK 0xff000000
#define LM_PCIETXMUX0__TXLANE3__SHIFT 0x18
#define LM_PCIETXMUX1__TXLANE4_MASK 0xff
#define LM_PCIETXMUX1__TXLANE4__SHIFT 0x0
#define LM_PCIETXMUX1__TXLANE5_MASK 0xff00
#define LM_PCIETXMUX1__TXLANE5__SHIFT 0x8
#define LM_PCIETXMUX1__TXLANE6_MASK 0xff0000
#define LM_PCIETXMUX1__TXLANE6__SHIFT 0x10
#define LM_PCIETXMUX1__TXLANE7_MASK 0xff000000
#define LM_PCIETXMUX1__TXLANE7__SHIFT 0x18
#define LM_PCIETXMUX2__TXLANE8_MASK 0xff
#define LM_PCIETXMUX2__TXLANE8__SHIFT 0x0
#define LM_PCIETXMUX2__TXLANE9_MASK 0xff00
#define LM_PCIETXMUX2__TXLANE9__SHIFT 0x8
#define LM_PCIETXMUX2__TXLANE10_MASK 0xff0000
#define LM_PCIETXMUX2__TXLANE10__SHIFT 0x10
#define LM_PCIETXMUX2__TXLANE11_MASK 0xff000000
#define LM_PCIETXMUX2__TXLANE11__SHIFT 0x18
#define LM_PCIETXMUX3__TXLANE12_MASK 0xff
#define LM_PCIETXMUX3__TXLANE12__SHIFT 0x0
#define LM_PCIETXMUX3__TXLANE13_MASK 0xff00
#define LM_PCIETXMUX3__TXLANE13__SHIFT 0x8
#define LM_PCIETXMUX3__TXLANE14_MASK 0xff0000
#define LM_PCIETXMUX3__TXLANE14__SHIFT 0x10
#define LM_PCIETXMUX3__TXLANE15_MASK 0xff000000
#define LM_PCIETXMUX3__TXLANE15__SHIFT 0x18
#define LM_PCIERXMUX0__RXLANE0_MASK 0xff
#define LM_PCIERXMUX0__RXLANE0__SHIFT 0x0
#define LM_PCIERXMUX0__RXLANE1_MASK 0xff00
#define LM_PCIERXMUX0__RXLANE1__SHIFT 0x8
#define LM_PCIERXMUX0__RXLANE2_MASK 0xff0000
#define LM_PCIERXMUX0__RXLANE2__SHIFT 0x10
#define LM_PCIERXMUX0__RXLANE3_MASK 0xff000000
#define LM_PCIERXMUX0__RXLANE3__SHIFT 0x18
#define LM_PCIERXMUX1__RXLANE4_MASK 0xff
#define LM_PCIERXMUX1__RXLANE4__SHIFT 0x0
#define LM_PCIERXMUX1__RXLANE5_MASK 0xff00
#define LM_PCIERXMUX1__RXLANE5__SHIFT 0x8
#define LM_PCIERXMUX1__RXLANE6_MASK 0xff0000
#define LM_PCIERXMUX1__RXLANE6__SHIFT 0x10
#define LM_PCIERXMUX1__RXLANE7_MASK 0xff000000
#define LM_PCIERXMUX1__RXLANE7__SHIFT 0x18
#define LM_PCIERXMUX2__RXLANE8_MASK 0xff
#define LM_PCIERXMUX2__RXLANE8__SHIFT 0x0
#define LM_PCIERXMUX2__RXLANE9_MASK 0xff00
#define LM_PCIERXMUX2__RXLANE9__SHIFT 0x8
#define LM_PCIERXMUX2__RXLANE10_MASK 0xff0000
#define LM_PCIERXMUX2__RXLANE10__SHIFT 0x10
#define LM_PCIERXMUX2__RXLANE11_MASK 0xff000000
#define LM_PCIERXMUX2__RXLANE11__SHIFT 0x18
#define LM_PCIERXMUX3__RXLANE12_MASK 0xff
#define LM_PCIERXMUX3__RXLANE12__SHIFT 0x0
#define LM_PCIERXMUX3__RXLANE13_MASK 0xff00
#define LM_PCIERXMUX3__RXLANE13__SHIFT 0x8
#define LM_PCIERXMUX3__RXLANE14_MASK 0xff0000
#define LM_PCIERXMUX3__RXLANE14__SHIFT 0x10
#define LM_PCIERXMUX3__RXLANE15_MASK 0xff000000
#define LM_PCIERXMUX3__RXLANE15__SHIFT 0x18
#define LM_LANEENABLE__LANE_enable_MASK 0xffff
#define LM_LANEENABLE__LANE_enable__SHIFT 0x0
#define LM_PRBSCONTROL__PRBSPCIeSelect_MASK 0xffff
#define LM_PRBSCONTROL__PRBSPCIeSelect__SHIFT 0x0
#define LM_PRBSCONTROL__LMLaneDegrade0_MASK 0x10000000
#define LM_PRBSCONTROL__LMLaneDegrade0__SHIFT 0x1c
#define LM_PRBSCONTROL__LMLaneDegrade1_MASK 0x20000000
#define LM_PRBSCONTROL__LMLaneDegrade1__SHIFT 0x1d
#define LM_PRBSCONTROL__LMLaneDegrade2_MASK 0x40000000
#define LM_PRBSCONTROL__LMLaneDegrade2__SHIFT 0x1e
#define LM_PRBSCONTROL__LMLaneDegrade3_MASK 0x80000000
#define LM_PRBSCONTROL__LMLaneDegrade3__SHIFT 0x1f
#define LM_POWERCONTROL__LMTxPhyCmd0_MASK 0x7
#define LM_POWERCONTROL__LMTxPhyCmd0__SHIFT 0x0
#define LM_POWERCONTROL__LMRxPhyCmd0_MASK 0x38
#define LM_POWERCONTROL__LMRxPhyCmd0__SHIFT 0x3
#define LM_POWERCONTROL__LMLinkSpeed0_MASK 0xc0
#define LM_POWERCONTROL__LMLinkSpeed0__SHIFT 0x6
#define LM_POWERCONTROL__LMTxPhyCmd1_MASK 0x700
#define LM_POWERCONTROL__LMTxPhyCmd1__SHIFT 0x8
#define LM_POWERCONTROL__LMRxPhyCmd1_MASK 0x3800
#define LM_POWERCONTROL__LMRxPhyCmd1__SHIFT 0xb
#define LM_POWERCONTROL__LMLinkSpeed1_MASK 0xc000
#define LM_POWERCONTROL__LMLinkSpeed1__SHIFT 0xe
#define LM_POWERCONTROL__LMTxPhyCmd2_MASK 0x70000
#define LM_POWERCONTROL__LMTxPhyCmd2__SHIFT 0x10
#define LM_POWERCONTROL__LMRxPhyCmd2_MASK 0x380000
#define LM_POWERCONTROL__LMRxPhyCmd2__SHIFT 0x13
#define LM_POWERCONTROL__LMLinkSpeed2_MASK 0xc00000
#define LM_POWERCONTROL__LMLinkSpeed2__SHIFT 0x16
#define LM_POWERCONTROL__LMTxPhyCmd3_MASK 0x7000000
#define LM_POWERCONTROL__LMTxPhyCmd3__SHIFT 0x18
#define LM_POWERCONTROL__LMRxPhyCmd3_MASK 0x38000000
#define LM_POWERCONTROL__LMRxPhyCmd3__SHIFT 0x1b
#define LM_POWERCONTROL__LMLinkSpeed3_MASK 0xc0000000
#define LM_POWERCONTROL__LMLinkSpeed3__SHIFT 0x1e
#define LM_POWERCONTROL1__LMTxEn0_MASK 0x1
#define LM_POWERCONTROL1__LMTxEn0__SHIFT 0x0
#define LM_POWERCONTROL1__LMTxClkEn0_MASK 0x2
#define LM_POWERCONTROL1__LMTxClkEn0__SHIFT 0x1
#define LM_POWERCONTROL1__LMTxMargin0_MASK 0x1c
#define LM_POWERCONTROL1__LMTxMargin0__SHIFT 0x2
#define LM_POWERCONTROL1__LMSkipBit0_MASK 0x20
#define LM_POWERCONTROL1__LMSkipBit0__SHIFT 0x5
#define LM_POWERCONTROL1__LMLaneUnused0_MASK 0x40
#define LM_POWERCONTROL1__LMLaneUnused0__SHIFT 0x6
#define LM_POWERCONTROL1__LMTxMarginEn0_MASK 0x80
#define LM_POWERCONTROL1__LMTxMarginEn0__SHIFT 0x7
#define LM_POWERCONTROL1__LMDeemph0_MASK 0x100
#define LM_POWERCONTROL1__LMDeemph0__SHIFT 0x8
#define LM_POWERCONTROL1__LMTxEn1_MASK 0x200
#define LM_POWERCONTROL1__LMTxEn1__SHIFT 0x9
#define LM_POWERCONTROL1__LMTxClkEn1_MASK 0x400
#define LM_POWERCONTROL1__LMTxClkEn1__SHIFT 0xa
#define LM_POWERCONTROL1__LMTxMargin1_MASK 0x3800
#define LM_POWERCONTROL1__LMTxMargin1__SHIFT 0xb
#define LM_POWERCONTROL1__LMSkipBit1_MASK 0x4000
#define LM_POWERCONTROL1__LMSkipBit1__SHIFT 0xe
#define LM_POWERCONTROL1__LMLaneUnused1_MASK 0x8000
#define LM_POWERCONTROL1__LMLaneUnused1__SHIFT 0xf
#define LM_POWERCONTROL1__LMTxMarginEn1_MASK 0x10000
#define LM_POWERCONTROL1__LMTxMarginEn1__SHIFT 0x10
#define LM_POWERCONTROL1__LMDeemph1_MASK 0x20000
#define LM_POWERCONTROL1__LMDeemph1__SHIFT 0x11
#define LM_POWERCONTROL1__LMTxEn2_MASK 0x40000
#define LM_POWERCONTROL1__LMTxEn2__SHIFT 0x12
#define LM_POWERCONTROL1__LMTxClkEn2_MASK 0x80000
#define LM_POWERCONTROL1__LMTxClkEn2__SHIFT 0x13
#define LM_POWERCONTROL1__LMTxMargin2_MASK 0x700000
#define LM_POWERCONTROL1__LMTxMargin2__SHIFT 0x14
#define LM_POWERCONTROL1__LMSkipBit2_MASK 0x800000
#define LM_POWERCONTROL1__LMSkipBit2__SHIFT 0x17
#define LM_POWERCONTROL1__LMLaneUnused2_MASK 0x1000000
#define LM_POWERCONTROL1__LMLaneUnused2__SHIFT 0x18
#define LM_POWERCONTROL1__LMTxMarginEn2_MASK 0x2000000
#define LM_POWERCONTROL1__LMTxMarginEn2__SHIFT 0x19
#define LM_POWERCONTROL1__LMDeemph2_MASK 0x4000000
#define LM_POWERCONTROL1__LMDeemph2__SHIFT 0x1a
#define LM_POWERCONTROL1__TxCoeffID0_MASK 0x18000000
#define LM_POWERCONTROL1__TxCoeffID0__SHIFT 0x1b
#define LM_POWERCONTROL1__TxCoeffID1_MASK 0x60000000
#define LM_POWERCONTROL1__TxCoeffID1__SHIFT 0x1d
#define LM_POWERCONTROL2__LMTxEn3_MASK 0x1
#define LM_POWERCONTROL2__LMTxEn3__SHIFT 0x0
#define LM_POWERCONTROL2__LMTxClkEn3_MASK 0x2
#define LM_POWERCONTROL2__LMTxClkEn3__SHIFT 0x1
#define LM_POWERCONTROL2__LMTxMargin3_MASK 0x1c
#define LM_POWERCONTROL2__LMTxMargin3__SHIFT 0x2
#define LM_POWERCONTROL2__LMSkipBit3_MASK 0x20
#define LM_POWERCONTROL2__LMSkipBit3__SHIFT 0x5
#define LM_POWERCONTROL2__LMLaneUnused3_MASK 0x40
#define LM_POWERCONTROL2__LMLaneUnused3__SHIFT 0x6
#define LM_POWERCONTROL2__LMTxMarginEn3_MASK 0x80
#define LM_POWERCONTROL2__LMTxMarginEn3__SHIFT 0x7
#define LM_POWERCONTROL2__LMDeemph3_MASK 0x100
#define LM_POWERCONTROL2__LMDeemph3__SHIFT 0x8
#define LM_POWERCONTROL2__TxCoeffID2_MASK 0x600
#define LM_POWERCONTROL2__TxCoeffID2__SHIFT 0x9
#define LM_POWERCONTROL2__TxCoeffID3_MASK 0x1800
#define LM_POWERCONTROL2__TxCoeffID3__SHIFT 0xb
#define LM_POWERCONTROL2__TxCoeff0_MASK 0x7e000
#define LM_POWERCONTROL2__TxCoeff0__SHIFT 0xd
#define LM_POWERCONTROL2__TxCoeff1_MASK 0x1f80000
#define LM_POWERCONTROL2__TxCoeff1__SHIFT 0x13
#define LM_POWERCONTROL2__TxCoeff2_MASK 0x7e000000
#define LM_POWERCONTROL2__TxCoeff2__SHIFT 0x19
#define LM_POWERCONTROL3__TxCoeff3_MASK 0x3f
#define LM_POWERCONTROL3__TxCoeff3__SHIFT 0x0
#define LM_POWERCONTROL3__RxEqCtl0_MASK 0xfc0
#define LM_POWERCONTROL3__RxEqCtl0__SHIFT 0x6
#define LM_POWERCONTROL3__RxEqCtl1_MASK 0x3f000
#define LM_POWERCONTROL3__RxEqCtl1__SHIFT 0xc
#define LM_POWERCONTROL3__RxEqCtl2_MASK 0xfc0000
#define LM_POWERCONTROL3__RxEqCtl2__SHIFT 0x12
#define LM_POWERCONTROL3__RxEqCtl3_MASK 0x3f000000
#define LM_POWERCONTROL3__RxEqCtl3__SHIFT 0x18
#define LM_POWERCONTROL4__LinkNum0_MASK 0x7
#define LM_POWERCONTROL4__LinkNum0__SHIFT 0x0
#define LM_POWERCONTROL4__LinkNum1_MASK 0x38
#define LM_POWERCONTROL4__LinkNum1__SHIFT 0x3
#define LM_POWERCONTROL4__LinkNum2_MASK 0x1c0
#define LM_POWERCONTROL4__LinkNum2__SHIFT 0x6
#define LM_POWERCONTROL4__LinkNum3_MASK 0xe00
#define LM_POWERCONTROL4__LinkNum3__SHIFT 0x9
#define LM_POWERCONTROL4__LaneNum0_MASK 0xf000
#define LM_POWERCONTROL4__LaneNum0__SHIFT 0xc
#define LM_POWERCONTROL4__LaneNum1_MASK 0xf0000
#define LM_POWERCONTROL4__LaneNum1__SHIFT 0x10
#define LM_POWERCONTROL4__LaneNum2_MASK 0xf00000
#define LM_POWERCONTROL4__LaneNum2__SHIFT 0x14
#define LM_POWERCONTROL4__LaneNum3_MASK 0xf000000
#define LM_POWERCONTROL4__LaneNum3__SHIFT 0x18
#define LM_POWERCONTROL4__SpcMode0_MASK 0x10000000
#define LM_POWERCONTROL4__SpcMode0__SHIFT 0x1c
#define LM_POWERCONTROL4__SpcMode1_MASK 0x20000000
#define LM_POWERCONTROL4__SpcMode1__SHIFT 0x1d
#define LM_POWERCONTROL4__SpcMode2_MASK 0x40000000
#define LM_POWERCONTROL4__SpcMode2__SHIFT 0x1e
#define LM_POWERCONTROL4__SpcMode3_MASK 0x80000000
#define LM_POWERCONTROL4__SpcMode3__SHIFT 0x1f
#define PB0_GLB_CTRL_REG0__BACKUP_MASK 0xffff
#define PB0_GLB_CTRL_REG0__BACKUP__SHIFT 0x0
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK 0x30000
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH__SHIFT 0x10
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK 0x700000
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL__SHIFT 0x14
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK 0x800000
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN__SHIFT 0x17
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK 0x1000000
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR__SHIFT 0x18
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK 0x2000000
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN__SHIFT 0x19
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK 0x4000000
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN__SHIFT 0x1a
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK 0xc0000000
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE__SHIFT 0x1e
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK 0x1
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN__SHIFT 0x0
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK 0x7e
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL__SHIFT 0x1
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK 0x80
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN__SHIFT 0x7
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK 0x3f00
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL__SHIFT 0x8
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK 0x4000
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN__SHIFT 0xe
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK 0x3f8000
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL__SHIFT 0xf
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK 0x400000
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN__SHIFT 0x16
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK 0x3f800000
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL__SHIFT 0x17
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK 0x40000000
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN__SHIFT 0x1e
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK 0x80000000
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT 0x1f
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK 0x1
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN__SHIFT 0x0
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK 0xfe
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL__SHIFT 0x1
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK 0x100
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN__SHIFT 0x8
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK 0xfe00
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL__SHIFT 0x9
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK 0x10000
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN__SHIFT 0x10
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK 0xfe0000
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL__SHIFT 0x11
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK 0x1000000
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN__SHIFT 0x18
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK 0xfe000000
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL__SHIFT 0x19
#define PB0_GLB_CTRL_REG3__RXDBG_SEL_MASK 0x1f
#define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT 0x0
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK 0x60
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL__SHIFT 0x5
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK 0x180
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL__SHIFT 0x7
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK 0x600
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL__SHIFT 0x9
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK 0x800
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT 0xb
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK 0x1000
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN__SHIFT 0xc
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK 0x1c000
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL__SHIFT 0xe
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK 0x1c0000
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL__SHIFT 0x12
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK 0x200000
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL__SHIFT 0x15
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK 0x400000
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN__SHIFT 0x16
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK 0x7800000
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL__SHIFT 0x17
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK 0x8000000
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN__SHIFT 0x1b
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK 0x70000000
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL__SHIFT 0x1c
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK 0x80000000
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE__SHIFT 0x1f
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK 0xffff
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST__SHIFT 0x0
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK 0x30000
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL__SHIFT 0x10
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK 0x40000
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN__SHIFT 0x12
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK 0x3c00000
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC__SHIFT 0x16
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK 0x4000000
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL__SHIFT 0x1a
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK 0x8000000
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD__SHIFT 0x1b
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK 0x10000000
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE__SHIFT 0x1c
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK 0xff
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15_MASK 0x8
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15__SHIFT 0x3
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT_MASK 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT__SHIFT 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK 0xf00
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP__SHIFT 0x8
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK 0xf000
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK 0xf0000
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK 0x100000
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK 0x1000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK 0x2000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1__SHIFT 0xd
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK 0x4000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2__SHIF