// Seed: 4265418651
module module_0 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  wire id_12;
  assign id_0 = id_2;
  id_13(
      .id_0(id_2), .id_1(1), .id_2(-1), .id_3(id_10), .id_4(id_4), .id_5(-1), .id_6(), .id_7(-1)
  );
  assign module_1.type_8 = 0;
  always id_0 = -1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 void id_4,
    input tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    output logic id_10,
    input wor id_11
);
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_3,
      id_2,
      id_11,
      id_0,
      id_0
  );
  initial id_10 <= 1;
endmodule
