// Seed: 3019629667
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2
);
  id_4 :
  assert property (@(posedge 1 - id_0) id_4) return id_1;
  genvar id_5;
endmodule
macromodule module_1 (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    input logic id_5,
    input wor id_6,
    input supply1 id_7
);
  reg id_9;
  initial id_9 <= id_5;
  logic [7:0] id_10, id_11, id_12, id_13, id_14;
  assign id_11[1 : 1] = 1;
  module_0(
      id_7, id_7, id_0
  );
endmodule
