// Seed: 948028887
module module_0;
  assign module_2.id_3   = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  initial begin : LABEL_0
    id_1 <= id_0;
    id_1 <= id_0 << 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wand id_2;
  wand id_3 = 1, id_4;
  tri id_5, id_6;
  assign id_6 = id_2;
  uwire id_7, id_8 = 1'b0;
  module_0 modCall_1 ();
  id_9(
      id_6, id_8 + id_5, id_8, id_3
  );
  wire id_10, id_11;
endmodule
