
ScarlettA1Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017d4  08009bb8  08009bb8  00019bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b38c  0800b38c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b38c  0800b38c  0001b38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b394  0800b394  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b394  0800b394  0001b394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b398  0800b398  0001b398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800b39c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000051d4  2000008c  0800b428  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005260  0800b428  00025260  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025644  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005262  00000000  00000000  00045741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d58  00000000  00000000  0004a9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016bb  00000000  00000000  0004c700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c979  00000000  00000000  0004ddbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026da0  00000000  00000000  0007a734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b963  00000000  00000000  000a14d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007cc8  00000000  00000000  001ace38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  001b4b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	08009ba0 	.word	0x08009ba0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	08009ba0 	.word	0x08009ba0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_uldivmod>:
 8000250:	b953      	cbnz	r3, 8000268 <__aeabi_uldivmod+0x18>
 8000252:	b94a      	cbnz	r2, 8000268 <__aeabi_uldivmod+0x18>
 8000254:	2900      	cmp	r1, #0
 8000256:	bf08      	it	eq
 8000258:	2800      	cmpeq	r0, #0
 800025a:	bf1c      	itt	ne
 800025c:	f04f 31ff 	movne.w	r1, #4294967295
 8000260:	f04f 30ff 	movne.w	r0, #4294967295
 8000264:	f000 b970 	b.w	8000548 <__aeabi_idiv0>
 8000268:	f1ad 0c08 	sub.w	ip, sp, #8
 800026c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000270:	f000 f806 	bl	8000280 <__udivmoddi4>
 8000274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027c:	b004      	add	sp, #16
 800027e:	4770      	bx	lr

08000280 <__udivmoddi4>:
 8000280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000284:	9e08      	ldr	r6, [sp, #32]
 8000286:	460d      	mov	r5, r1
 8000288:	4604      	mov	r4, r0
 800028a:	460f      	mov	r7, r1
 800028c:	2b00      	cmp	r3, #0
 800028e:	d14a      	bne.n	8000326 <__udivmoddi4+0xa6>
 8000290:	428a      	cmp	r2, r1
 8000292:	4694      	mov	ip, r2
 8000294:	d965      	bls.n	8000362 <__udivmoddi4+0xe2>
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	b143      	cbz	r3, 80002ae <__udivmoddi4+0x2e>
 800029c:	fa02 fc03 	lsl.w	ip, r2, r3
 80002a0:	f1c3 0220 	rsb	r2, r3, #32
 80002a4:	409f      	lsls	r7, r3
 80002a6:	fa20 f202 	lsr.w	r2, r0, r2
 80002aa:	4317      	orrs	r7, r2
 80002ac:	409c      	lsls	r4, r3
 80002ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002b2:	fa1f f58c 	uxth.w	r5, ip
 80002b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ba:	0c22      	lsrs	r2, r4, #16
 80002bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002c4:	fb01 f005 	mul.w	r0, r1, r5
 80002c8:	4290      	cmp	r0, r2
 80002ca:	d90a      	bls.n	80002e2 <__udivmoddi4+0x62>
 80002cc:	eb1c 0202 	adds.w	r2, ip, r2
 80002d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002d4:	f080 811c 	bcs.w	8000510 <__udivmoddi4+0x290>
 80002d8:	4290      	cmp	r0, r2
 80002da:	f240 8119 	bls.w	8000510 <__udivmoddi4+0x290>
 80002de:	3902      	subs	r1, #2
 80002e0:	4462      	add	r2, ip
 80002e2:	1a12      	subs	r2, r2, r0
 80002e4:	b2a4      	uxth	r4, r4
 80002e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002f2:	fb00 f505 	mul.w	r5, r0, r5
 80002f6:	42a5      	cmp	r5, r4
 80002f8:	d90a      	bls.n	8000310 <__udivmoddi4+0x90>
 80002fa:	eb1c 0404 	adds.w	r4, ip, r4
 80002fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000302:	f080 8107 	bcs.w	8000514 <__udivmoddi4+0x294>
 8000306:	42a5      	cmp	r5, r4
 8000308:	f240 8104 	bls.w	8000514 <__udivmoddi4+0x294>
 800030c:	4464      	add	r4, ip
 800030e:	3802      	subs	r0, #2
 8000310:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000314:	1b64      	subs	r4, r4, r5
 8000316:	2100      	movs	r1, #0
 8000318:	b11e      	cbz	r6, 8000322 <__udivmoddi4+0xa2>
 800031a:	40dc      	lsrs	r4, r3
 800031c:	2300      	movs	r3, #0
 800031e:	e9c6 4300 	strd	r4, r3, [r6]
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	428b      	cmp	r3, r1
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0xbc>
 800032a:	2e00      	cmp	r6, #0
 800032c:	f000 80ed 	beq.w	800050a <__udivmoddi4+0x28a>
 8000330:	2100      	movs	r1, #0
 8000332:	e9c6 0500 	strd	r0, r5, [r6]
 8000336:	4608      	mov	r0, r1
 8000338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033c:	fab3 f183 	clz	r1, r3
 8000340:	2900      	cmp	r1, #0
 8000342:	d149      	bne.n	80003d8 <__udivmoddi4+0x158>
 8000344:	42ab      	cmp	r3, r5
 8000346:	d302      	bcc.n	800034e <__udivmoddi4+0xce>
 8000348:	4282      	cmp	r2, r0
 800034a:	f200 80f8 	bhi.w	800053e <__udivmoddi4+0x2be>
 800034e:	1a84      	subs	r4, r0, r2
 8000350:	eb65 0203 	sbc.w	r2, r5, r3
 8000354:	2001      	movs	r0, #1
 8000356:	4617      	mov	r7, r2
 8000358:	2e00      	cmp	r6, #0
 800035a:	d0e2      	beq.n	8000322 <__udivmoddi4+0xa2>
 800035c:	e9c6 4700 	strd	r4, r7, [r6]
 8000360:	e7df      	b.n	8000322 <__udivmoddi4+0xa2>
 8000362:	b902      	cbnz	r2, 8000366 <__udivmoddi4+0xe6>
 8000364:	deff      	udf	#255	; 0xff
 8000366:	fab2 f382 	clz	r3, r2
 800036a:	2b00      	cmp	r3, #0
 800036c:	f040 8090 	bne.w	8000490 <__udivmoddi4+0x210>
 8000370:	1a8a      	subs	r2, r1, r2
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2101      	movs	r1, #1
 800037c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000380:	fb07 2015 	mls	r0, r7, r5, r2
 8000384:	0c22      	lsrs	r2, r4, #16
 8000386:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800038a:	fb0e f005 	mul.w	r0, lr, r5
 800038e:	4290      	cmp	r0, r2
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x124>
 8000392:	eb1c 0202 	adds.w	r2, ip, r2
 8000396:	f105 38ff 	add.w	r8, r5, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x122>
 800039c:	4290      	cmp	r0, r2
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2b8>
 80003a2:	4645      	mov	r5, r8
 80003a4:	1a12      	subs	r2, r2, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ac:	fb07 2210 	mls	r2, r7, r0, r2
 80003b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x14e>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x14c>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2c2>
 80003cc:	4610      	mov	r0, r2
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003d6:	e79f      	b.n	8000318 <__udivmoddi4+0x98>
 80003d8:	f1c1 0720 	rsb	r7, r1, #32
 80003dc:	408b      	lsls	r3, r1
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ea:	fa20 f307 	lsr.w	r3, r0, r7
 80003ee:	40fd      	lsrs	r5, r7
 80003f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f4:	4323      	orrs	r3, r4
 80003f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003fa:	fa1f fe8c 	uxth.w	lr, ip
 80003fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000402:	0c1c      	lsrs	r4, r3, #16
 8000404:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000408:	fb08 f50e 	mul.w	r5, r8, lr
 800040c:	42a5      	cmp	r5, r4
 800040e:	fa02 f201 	lsl.w	r2, r2, r1
 8000412:	fa00 f001 	lsl.w	r0, r0, r1
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b0>
 8000418:	eb1c 0404 	adds.w	r4, ip, r4
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2b4>
 8000424:	42a5      	cmp	r5, r4
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2b4>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4464      	add	r4, ip
 8000430:	1b64      	subs	r4, r4, r5
 8000432:	b29d      	uxth	r5, r3
 8000434:	fbb4 f3f9 	udiv	r3, r4, r9
 8000438:	fb09 4413 	mls	r4, r9, r3, r4
 800043c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000440:	fb03 fe0e 	mul.w	lr, r3, lr
 8000444:	45a6      	cmp	lr, r4
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1da>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2ac>
 8000452:	45a6      	cmp	lr, r4
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2ac>
 8000456:	3b02      	subs	r3, #2
 8000458:	4464      	add	r4, ip
 800045a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800045e:	fba3 9502 	umull	r9, r5, r3, r2
 8000462:	eba4 040e 	sub.w	r4, r4, lr
 8000466:	42ac      	cmp	r4, r5
 8000468:	46c8      	mov	r8, r9
 800046a:	46ae      	mov	lr, r5
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x29c>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x298>
 8000470:	b156      	cbz	r6, 8000488 <__udivmoddi4+0x208>
 8000472:	ebb0 0208 	subs.w	r2, r0, r8
 8000476:	eb64 040e 	sbc.w	r4, r4, lr
 800047a:	fa04 f707 	lsl.w	r7, r4, r7
 800047e:	40ca      	lsrs	r2, r1
 8000480:	40cc      	lsrs	r4, r1
 8000482:	4317      	orrs	r7, r2
 8000484:	e9c6 7400 	strd	r7, r4, [r6]
 8000488:	4618      	mov	r0, r3
 800048a:	2100      	movs	r1, #0
 800048c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000490:	f1c3 0120 	rsb	r1, r3, #32
 8000494:	fa02 fc03 	lsl.w	ip, r2, r3
 8000498:	fa20 f201 	lsr.w	r2, r0, r1
 800049c:	fa25 f101 	lsr.w	r1, r5, r1
 80004a0:	409d      	lsls	r5, r3
 80004a2:	432a      	orrs	r2, r5
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80004b0:	fb07 1510 	mls	r5, r7, r0, r1
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ba:	fb00 f50e 	mul.w	r5, r0, lr
 80004be:	428d      	cmp	r5, r1
 80004c0:	fa04 f403 	lsl.w	r4, r4, r3
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x258>
 80004c6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b0>
 80004d0:	428d      	cmp	r5, r1
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b0>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1b49      	subs	r1, r1, r5
 80004da:	b292      	uxth	r2, r2
 80004dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80004e0:	fb07 1115 	mls	r1, r7, r5, r1
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ec:	4291      	cmp	r1, r2
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x282>
 80004f0:	eb1c 0202 	adds.w	r2, ip, r2
 80004f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2a8>
 80004fa:	4291      	cmp	r1, r2
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2a8>
 80004fe:	3d02      	subs	r5, #2
 8000500:	4462      	add	r2, ip
 8000502:	1a52      	subs	r2, r2, r1
 8000504:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0xfc>
 800050a:	4631      	mov	r1, r6
 800050c:	4630      	mov	r0, r6
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xa2>
 8000510:	4639      	mov	r1, r7
 8000512:	e6e6      	b.n	80002e2 <__udivmoddi4+0x62>
 8000514:	4610      	mov	r0, r2
 8000516:	e6fb      	b.n	8000310 <__udivmoddi4+0x90>
 8000518:	4548      	cmp	r0, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f0>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000524:	3b01      	subs	r3, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f0>
 8000528:	4645      	mov	r5, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x282>
 800052c:	462b      	mov	r3, r5
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1da>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x258>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b0>
 8000538:	3d02      	subs	r5, #2
 800053a:	4462      	add	r2, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x124>
 800053e:	4608      	mov	r0, r1
 8000540:	e70a      	b.n	8000358 <__udivmoddi4+0xd8>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x14e>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000552:	463b      	mov	r3, r7
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <MX_DAC_Init+0x4c>)
 800055c:	4a0f      	ldr	r2, [pc, #60]	; (800059c <MX_DAC_Init+0x50>)
 800055e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000560:	480d      	ldr	r0, [pc, #52]	; (8000598 <MX_DAC_Init+0x4c>)
 8000562:	f001 fc07 	bl	8001d74 <HAL_DAC_Init>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800056c:	f000 fd62 	bl	8001034 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000570:	2300      	movs	r3, #0
 8000572:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000574:	2300      	movs	r3, #0
 8000576:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000578:	463b      	mov	r3, r7
 800057a:	2200      	movs	r2, #0
 800057c:	4619      	mov	r1, r3
 800057e:	4806      	ldr	r0, [pc, #24]	; (8000598 <MX_DAC_Init+0x4c>)
 8000580:	f001 fc7e 	bl	8001e80 <HAL_DAC_ConfigChannel>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800058a:	f000 fd53 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800058e:	bf00      	nop
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	200000a8 	.word	0x200000a8
 800059c:	40007400 	.word	0x40007400

080005a0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08a      	sub	sp, #40	; 0x28
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a19      	ldr	r2, [pc, #100]	; (8000624 <HAL_DAC_MspInit+0x84>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d12b      	bne.n	800061a <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80005c2:	4b19      	ldr	r3, [pc, #100]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c6:	4a18      	ldr	r2, [pc, #96]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80005cc:	6413      	str	r3, [r2, #64]	; 0x40
 80005ce:	4b16      	ldr	r3, [pc, #88]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	4b13      	ldr	r3, [pc, #76]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a12      	ldr	r2, [pc, #72]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b10      	ldr	r3, [pc, #64]	; (8000628 <HAL_DAC_MspInit+0x88>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = BLDCMotorStep_Pin;
 80005f2:	2310      	movs	r3, #16
 80005f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005f6:	2303      	movs	r3, #3
 80005f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BLDCMotorStep_GPIO_Port, &GPIO_InitStruct);
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	4619      	mov	r1, r3
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <HAL_DAC_MspInit+0x8c>)
 8000606:	f002 f811 	bl	800262c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2105      	movs	r1, #5
 800060e:	2036      	movs	r0, #54	; 0x36
 8000610:	f001 fb86 	bl	8001d20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000614:	2036      	movs	r0, #54	; 0x36
 8000616:	f001 fb9f 	bl	8001d58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800061a:	bf00      	nop
 800061c:	3728      	adds	r7, #40	; 0x28
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40007400 	.word	0x40007400
 8000628:	40023800 	.word	0x40023800
 800062c:	40020000 	.word	0x40020000

08000630 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000636:	4b0c      	ldr	r3, [pc, #48]	; (8000668 <MX_DMA_Init+0x38>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	4a0b      	ldr	r2, [pc, #44]	; (8000668 <MX_DMA_Init+0x38>)
 800063c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000640:	6313      	str	r3, [r2, #48]	; 0x30
 8000642:	4b09      	ldr	r3, [pc, #36]	; (8000668 <MX_DMA_Init+0x38>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800064e:	2200      	movs	r2, #0
 8000650:	2105      	movs	r1, #5
 8000652:	203b      	movs	r0, #59	; 0x3b
 8000654:	f001 fb64 	bl	8001d20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000658:	203b      	movs	r0, #59	; 0x3b
 800065a:	f001 fb7d 	bl	8001d58 <HAL_NVIC_EnableIRQ>

}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40023800 	.word	0x40023800

0800066c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of OLEDTask */
  OLEDTaskHandle = osThreadNew(StartOLEDTask, NULL, &OLEDTask_attributes);
 8000670:	4a38      	ldr	r2, [pc, #224]	; (8000754 <MX_FREERTOS_Init+0xe8>)
 8000672:	2100      	movs	r1, #0
 8000674:	4838      	ldr	r0, [pc, #224]	; (8000758 <MX_FREERTOS_Init+0xec>)
 8000676:	f006 fa99 	bl	8006bac <osThreadNew>
 800067a:	4603      	mov	r3, r0
 800067c:	4a37      	ldr	r2, [pc, #220]	; (800075c <MX_FREERTOS_Init+0xf0>)
 800067e:	6013      	str	r3, [r2, #0]

  /* creation of DispatcherTask */
  DispatcherTaskHandle = osThreadNew(StartDispatcherTask, NULL, &DispatcherTask_attributes);
 8000680:	4a37      	ldr	r2, [pc, #220]	; (8000760 <MX_FREERTOS_Init+0xf4>)
 8000682:	2100      	movs	r1, #0
 8000684:	4837      	ldr	r0, [pc, #220]	; (8000764 <MX_FREERTOS_Init+0xf8>)
 8000686:	f006 fa91 	bl	8006bac <osThreadNew>
 800068a:	4603      	mov	r3, r0
 800068c:	4a36      	ldr	r2, [pc, #216]	; (8000768 <MX_FREERTOS_Init+0xfc>)
 800068e:	6013      	str	r3, [r2, #0]

  /* creation of StopTask */
  StopTaskHandle = osThreadNew(StartStopTask, NULL, &StopTask_attributes);
 8000690:	4a36      	ldr	r2, [pc, #216]	; (800076c <MX_FREERTOS_Init+0x100>)
 8000692:	2100      	movs	r1, #0
 8000694:	4836      	ldr	r0, [pc, #216]	; (8000770 <MX_FREERTOS_Init+0x104>)
 8000696:	f006 fa89 	bl	8006bac <osThreadNew>
 800069a:	4603      	mov	r3, r0
 800069c:	4a35      	ldr	r2, [pc, #212]	; (8000774 <MX_FREERTOS_Init+0x108>)
 800069e:	6013      	str	r3, [r2, #0]

  /* creation of DrivingLightsTa */
  DrivingLightsTaHandle = osThreadNew(StartDrivingLightsTask, NULL, &DrivingLightsTa_attributes);
 80006a0:	4a35      	ldr	r2, [pc, #212]	; (8000778 <MX_FREERTOS_Init+0x10c>)
 80006a2:	2100      	movs	r1, #0
 80006a4:	4835      	ldr	r0, [pc, #212]	; (800077c <MX_FREERTOS_Init+0x110>)
 80006a6:	f006 fa81 	bl	8006bac <osThreadNew>
 80006aa:	4603      	mov	r3, r0
 80006ac:	4a34      	ldr	r2, [pc, #208]	; (8000780 <MX_FREERTOS_Init+0x114>)
 80006ae:	6013      	str	r3, [r2, #0]

  /* creation of LEDStripeTask */
  LEDStripeTaskHandle = osThreadNew(StartLEDStripeTask, NULL, &LEDStripeTask_attributes);
 80006b0:	4a34      	ldr	r2, [pc, #208]	; (8000784 <MX_FREERTOS_Init+0x118>)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4834      	ldr	r0, [pc, #208]	; (8000788 <MX_FREERTOS_Init+0x11c>)
 80006b6:	f006 fa79 	bl	8006bac <osThreadNew>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a33      	ldr	r2, [pc, #204]	; (800078c <MX_FREERTOS_Init+0x120>)
 80006be:	6013      	str	r3, [r2, #0]

  /* creation of LeftBlinkersTas */
  LeftBlinkersTasHandle = osThreadNew(StartLeftBlinkersTask, NULL, &LeftBlinkersTas_attributes);
 80006c0:	4a33      	ldr	r2, [pc, #204]	; (8000790 <MX_FREERTOS_Init+0x124>)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4833      	ldr	r0, [pc, #204]	; (8000794 <MX_FREERTOS_Init+0x128>)
 80006c6:	f006 fa71 	bl	8006bac <osThreadNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a32      	ldr	r2, [pc, #200]	; (8000798 <MX_FREERTOS_Init+0x12c>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* creation of RightBlinkersTa */
  RightBlinkersTaHandle = osThreadNew(StartRightBlinkersTask, NULL, &RightBlinkersTa_attributes);
 80006d0:	4a32      	ldr	r2, [pc, #200]	; (800079c <MX_FREERTOS_Init+0x130>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	4832      	ldr	r0, [pc, #200]	; (80007a0 <MX_FREERTOS_Init+0x134>)
 80006d6:	f006 fa69 	bl	8006bac <osThreadNew>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a31      	ldr	r2, [pc, #196]	; (80007a4 <MX_FREERTOS_Init+0x138>)
 80006de:	6013      	str	r3, [r2, #0]

  /* creation of ParkLeftTask */
  ParkLeftTaskHandle = osThreadNew(StartParkLeftTask, NULL, &ParkLeftTask_attributes);
 80006e0:	4a31      	ldr	r2, [pc, #196]	; (80007a8 <MX_FREERTOS_Init+0x13c>)
 80006e2:	2100      	movs	r1, #0
 80006e4:	4831      	ldr	r0, [pc, #196]	; (80007ac <MX_FREERTOS_Init+0x140>)
 80006e6:	f006 fa61 	bl	8006bac <osThreadNew>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a30      	ldr	r2, [pc, #192]	; (80007b0 <MX_FREERTOS_Init+0x144>)
 80006ee:	6013      	str	r3, [r2, #0]

  /* creation of ParkRightTask */
  ParkRightTaskHandle = osThreadNew(StartParkRightTask, NULL, &ParkRightTask_attributes);
 80006f0:	4a30      	ldr	r2, [pc, #192]	; (80007b4 <MX_FREERTOS_Init+0x148>)
 80006f2:	2100      	movs	r1, #0
 80006f4:	4830      	ldr	r0, [pc, #192]	; (80007b8 <MX_FREERTOS_Init+0x14c>)
 80006f6:	f006 fa59 	bl	8006bac <osThreadNew>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a2f      	ldr	r2, [pc, #188]	; (80007bc <MX_FREERTOS_Init+0x150>)
 80006fe:	6013      	str	r3, [r2, #0]

  /* creation of AccelerateTask */
  AccelerateTaskHandle = osThreadNew(StartAccelerateTask, NULL, &AccelerateTask_attributes);
 8000700:	4a2f      	ldr	r2, [pc, #188]	; (80007c0 <MX_FREERTOS_Init+0x154>)
 8000702:	2100      	movs	r1, #0
 8000704:	482f      	ldr	r0, [pc, #188]	; (80007c4 <MX_FREERTOS_Init+0x158>)
 8000706:	f006 fa51 	bl	8006bac <osThreadNew>
 800070a:	4603      	mov	r3, r0
 800070c:	4a2e      	ldr	r2, [pc, #184]	; (80007c8 <MX_FREERTOS_Init+0x15c>)
 800070e:	6013      	str	r3, [r2, #0]

  /* creation of DecelerateTask */
  DecelerateTaskHandle = osThreadNew(StartDecelerateTask, NULL, &DecelerateTask_attributes);
 8000710:	4a2e      	ldr	r2, [pc, #184]	; (80007cc <MX_FREERTOS_Init+0x160>)
 8000712:	2100      	movs	r1, #0
 8000714:	482e      	ldr	r0, [pc, #184]	; (80007d0 <MX_FREERTOS_Init+0x164>)
 8000716:	f006 fa49 	bl	8006bac <osThreadNew>
 800071a:	4603      	mov	r3, r0
 800071c:	4a2d      	ldr	r2, [pc, #180]	; (80007d4 <MX_FREERTOS_Init+0x168>)
 800071e:	6013      	str	r3, [r2, #0]

  /* creation of TurnLeftTask */
  TurnLeftTaskHandle = osThreadNew(StartTurnLeftTask, NULL, &TurnLeftTask_attributes);
 8000720:	4a2d      	ldr	r2, [pc, #180]	; (80007d8 <MX_FREERTOS_Init+0x16c>)
 8000722:	2100      	movs	r1, #0
 8000724:	482d      	ldr	r0, [pc, #180]	; (80007dc <MX_FREERTOS_Init+0x170>)
 8000726:	f006 fa41 	bl	8006bac <osThreadNew>
 800072a:	4603      	mov	r3, r0
 800072c:	4a2c      	ldr	r2, [pc, #176]	; (80007e0 <MX_FREERTOS_Init+0x174>)
 800072e:	6013      	str	r3, [r2, #0]

  /* creation of TurnRightTask */
  TurnRightTaskHandle = osThreadNew(StartTurnRightTask, NULL, &TurnRightTask_attributes);
 8000730:	4a2c      	ldr	r2, [pc, #176]	; (80007e4 <MX_FREERTOS_Init+0x178>)
 8000732:	2100      	movs	r1, #0
 8000734:	482c      	ldr	r0, [pc, #176]	; (80007e8 <MX_FREERTOS_Init+0x17c>)
 8000736:	f006 fa39 	bl	8006bac <osThreadNew>
 800073a:	4603      	mov	r3, r0
 800073c:	4a2b      	ldr	r2, [pc, #172]	; (80007ec <MX_FREERTOS_Init+0x180>)
 800073e:	6013      	str	r3, [r2, #0]

  /* creation of ConnectionTask */
  ConnectionTaskHandle = osThreadNew(StartConnectionTask, NULL, &ConnectionTask_attributes);
 8000740:	4a2b      	ldr	r2, [pc, #172]	; (80007f0 <MX_FREERTOS_Init+0x184>)
 8000742:	2100      	movs	r1, #0
 8000744:	482b      	ldr	r0, [pc, #172]	; (80007f4 <MX_FREERTOS_Init+0x188>)
 8000746:	f006 fa31 	bl	8006bac <osThreadNew>
 800074a:	4603      	mov	r3, r0
 800074c:	4a2a      	ldr	r2, [pc, #168]	; (80007f8 <MX_FREERTOS_Init+0x18c>)
 800074e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	08009cac 	.word	0x08009cac
 8000758:	080007fd 	.word	0x080007fd
 800075c:	200000c4 	.word	0x200000c4
 8000760:	08009cd0 	.word	0x08009cd0
 8000764:	08000885 	.word	0x08000885
 8000768:	200000c8 	.word	0x200000c8
 800076c:	08009cf4 	.word	0x08009cf4
 8000770:	080009a1 	.word	0x080009a1
 8000774:	200000cc 	.word	0x200000cc
 8000778:	08009d18 	.word	0x08009d18
 800077c:	080009b1 	.word	0x080009b1
 8000780:	200000d0 	.word	0x200000d0
 8000784:	08009d3c 	.word	0x08009d3c
 8000788:	080009d1 	.word	0x080009d1
 800078c:	200000d4 	.word	0x200000d4
 8000790:	08009d60 	.word	0x08009d60
 8000794:	080009e1 	.word	0x080009e1
 8000798:	200000d8 	.word	0x200000d8
 800079c:	08009d84 	.word	0x08009d84
 80007a0:	08000a19 	.word	0x08000a19
 80007a4:	200000dc 	.word	0x200000dc
 80007a8:	08009da8 	.word	0x08009da8
 80007ac:	08000a51 	.word	0x08000a51
 80007b0:	200000e0 	.word	0x200000e0
 80007b4:	08009dcc 	.word	0x08009dcc
 80007b8:	08000a61 	.word	0x08000a61
 80007bc:	200000e4 	.word	0x200000e4
 80007c0:	08009df0 	.word	0x08009df0
 80007c4:	08000a71 	.word	0x08000a71
 80007c8:	200000e8 	.word	0x200000e8
 80007cc:	08009e14 	.word	0x08009e14
 80007d0:	08000a81 	.word	0x08000a81
 80007d4:	200000ec 	.word	0x200000ec
 80007d8:	08009e38 	.word	0x08009e38
 80007dc:	08000ab1 	.word	0x08000ab1
 80007e0:	200000f0 	.word	0x200000f0
 80007e4:	08009e5c 	.word	0x08009e5c
 80007e8:	08000ac1 	.word	0x08000ac1
 80007ec:	200000f4 	.word	0x200000f4
 80007f0:	08009e80 	.word	0x08009e80
 80007f4:	08000ad1 	.word	0x08000ad1
 80007f8:	200000f8 	.word	0x200000f8

080007fc <StartOLEDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLEDTask */
	// Prepare bodyVersion string
	strcat(bodyVersion, versionName);
 8000804:	481a      	ldr	r0, [pc, #104]	; (8000870 <StartOLEDTask+0x74>)
 8000806:	f7ff fd1b 	bl	8000240 <strlen>
 800080a:	4603      	mov	r3, r0
 800080c:	461a      	mov	r2, r3
 800080e:	4b18      	ldr	r3, [pc, #96]	; (8000870 <StartOLEDTask+0x74>)
 8000810:	4413      	add	r3, r2
 8000812:	4a18      	ldr	r2, [pc, #96]	; (8000874 <StartOLEDTask+0x78>)
 8000814:	6810      	ldr	r0, [r2, #0]
 8000816:	6018      	str	r0, [r3, #0]

	// Initiate display
	ssd1306_Init();
 8000818:	f000 fd1e 	bl	8001258 <ssd1306_Init>
	uint8_t y = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	73fb      	strb	r3, [r7, #15]
	ssd1306_Fill(Black);
 8000820:	2000      	movs	r0, #0
 8000822:	f000 fd83 	bl	800132c <ssd1306_Fill>

  /* Infinite loop */
  for(;;)
  {
	  // Set header
	  ssd1306_SetCursor(2, y);
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	4619      	mov	r1, r3
 800082a:	2002      	movs	r0, #2
 800082c:	f000 fec0 	bl	80015b0 <ssd1306_SetCursor>
	  ssd1306_WriteString(headerBootingUp, Font_7x10, White);
 8000830:	4a11      	ldr	r2, [pc, #68]	; (8000878 <StartOLEDTask+0x7c>)
 8000832:	2301      	movs	r3, #1
 8000834:	ca06      	ldmia	r2, {r1, r2}
 8000836:	4811      	ldr	r0, [pc, #68]	; (800087c <StartOLEDTask+0x80>)
 8000838:	f000 fe94 	bl	8001564 <ssd1306_WriteString>
	  y += 30;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	331e      	adds	r3, #30
 8000840:	73fb      	strb	r3, [r7, #15]

	  // Set body
	  ssd1306_SetCursor(2, y);
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	4619      	mov	r1, r3
 8000846:	2002      	movs	r0, #2
 8000848:	f000 feb2 	bl	80015b0 <ssd1306_SetCursor>
	  ssd1306_WriteString(bodyVersion, Font_11x18, White);
 800084c:	4a0c      	ldr	r2, [pc, #48]	; (8000880 <StartOLEDTask+0x84>)
 800084e:	2301      	movs	r3, #1
 8000850:	ca06      	ldmia	r2, {r1, r2}
 8000852:	4807      	ldr	r0, [pc, #28]	; (8000870 <StartOLEDTask+0x74>)
 8000854:	f000 fe86 	bl	8001564 <ssd1306_WriteString>
	  y += 36;
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3324      	adds	r3, #36	; 0x24
 800085c:	73fb      	strb	r3, [r7, #15]

	  ssd1306_UpdateScreen();
 800085e:	f000 fd7d 	bl	800135c <ssd1306_UpdateScreen>
	  y = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	73fb      	strb	r3, [r7, #15]

	  vTaskSuspend(NULL);
 8000866:	2000      	movs	r0, #0
 8000868:	f007 fa5c 	bl	8007d24 <vTaskSuspend>
	  ssd1306_SetCursor(2, y);
 800086c:	e7db      	b.n	8000826 <StartOLEDTask+0x2a>
 800086e:	bf00      	nop
 8000870:	20000010 	.word	0x20000010
 8000874:	08009ca8 	.word	0x08009ca8
 8000878:	2000001c 	.word	0x2000001c
 800087c:	20000000 	.word	0x20000000
 8000880:	20000024 	.word	0x20000024

08000884 <StartDispatcherTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDispatcherTask */
void StartDispatcherTask(void *argument)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDispatcherTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 800088c:	2000      	movs	r0, #0
 800088e:	f007 fa49 	bl	8007d24 <vTaskSuspend>

	  switch(RxBuffer[0]) {
 8000892:	4b36      	ldr	r3, [pc, #216]	; (800096c <StartDispatcherTask+0xe8>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	3b01      	subs	r3, #1
 8000898:	2b0d      	cmp	r3, #13
 800089a:	d861      	bhi.n	8000960 <StartDispatcherTask+0xdc>
 800089c:	a201      	add	r2, pc, #4	; (adr r2, 80008a4 <StartDispatcherTask+0x20>)
 800089e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008a2:	bf00      	nop
 80008a4:	080008dd 	.word	0x080008dd
 80008a8:	080008e9 	.word	0x080008e9
 80008ac:	080008f5 	.word	0x080008f5
 80008b0:	08000901 	.word	0x08000901
 80008b4:	0800090d 	.word	0x0800090d
 80008b8:	08000919 	.word	0x08000919
 80008bc:	08000925 	.word	0x08000925
 80008c0:	08000961 	.word	0x08000961
 80008c4:	08000961 	.word	0x08000961
 80008c8:	08000961 	.word	0x08000961
 80008cc:	08000931 	.word	0x08000931
 80008d0:	0800093d 	.word	0x0800093d
 80008d4:	08000949 	.word	0x08000949
 80008d8:	08000955 	.word	0x08000955
		case 0x01:		// Stop vehicle.
			vTaskResume(StopTaskHandle);
 80008dc:	4b24      	ldr	r3, [pc, #144]	; (8000970 <StartDispatcherTask+0xec>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f007 facb 	bl	8007e7c <vTaskResume>
			break;
 80008e6:	e040      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x02:		// Toggle driving lights.
			vTaskResume(DrivingLightsTaHandle);
 80008e8:	4b22      	ldr	r3, [pc, #136]	; (8000974 <StartDispatcherTask+0xf0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f007 fac5 	bl	8007e7c <vTaskResume>
			break;
 80008f2:	e03a      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x03:		// Toggle RGB stripe.
			vTaskResume(LEDStripeTaskHandle);
 80008f4:	4b20      	ldr	r3, [pc, #128]	; (8000978 <StartDispatcherTask+0xf4>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f007 fabf 	bl	8007e7c <vTaskResume>
			break;
 80008fe:	e034      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x04:		// Turn left blinkers on.
			vTaskResume(LeftBlinkersTasHandle);
 8000900:	4b1e      	ldr	r3, [pc, #120]	; (800097c <StartDispatcherTask+0xf8>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4618      	mov	r0, r3
 8000906:	f007 fab9 	bl	8007e7c <vTaskResume>
			break;
 800090a:	e02e      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x05:		// Turn right blinkers on.
			vTaskResume(RightBlinkersTaHandle);
 800090c:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <StartDispatcherTask+0xfc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4618      	mov	r0, r3
 8000912:	f007 fab3 	bl	8007e7c <vTaskResume>
			break;
 8000916:	e028      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x06:		// Toggle parking to the left.
			vTaskResume(ParkLeftTaskHandle);
 8000918:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <StartDispatcherTask+0x100>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f007 faad 	bl	8007e7c <vTaskResume>
			break;
 8000922:	e022      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x07:		// Toggle parking to the right.
			vTaskResume(ParkRightTaskHandle);
 8000924:	4b18      	ldr	r3, [pc, #96]	; (8000988 <StartDispatcherTask+0x104>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4618      	mov	r0, r3
 800092a:	f007 faa7 	bl	8007e7c <vTaskResume>
			break;
 800092e:	e01c      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x0B:		// Accelerate.
			vTaskResume(AccelerateTaskHandle);
 8000930:	4b16      	ldr	r3, [pc, #88]	; (800098c <StartDispatcherTask+0x108>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4618      	mov	r0, r3
 8000936:	f007 faa1 	bl	8007e7c <vTaskResume>
			break;
 800093a:	e016      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x0C:		// Decelerate.
			vTaskResume(DecelerateTaskHandle);
 800093c:	4b14      	ldr	r3, [pc, #80]	; (8000990 <StartDispatcherTask+0x10c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f007 fa9b 	bl	8007e7c <vTaskResume>
			break;
 8000946:	e010      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x0D:		// Turn left.
			vTaskResume(TurnLeftTaskHandle);
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <StartDispatcherTask+0x110>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4618      	mov	r0, r3
 800094e:	f007 fa95 	bl	8007e7c <vTaskResume>
			break;
 8000952:	e00a      	b.n	800096a <StartDispatcherTask+0xe6>
		case 0x0E:		// Turn right.
			vTaskResume(TurnRightTaskHandle);
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <StartDispatcherTask+0x114>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4618      	mov	r0, r3
 800095a:	f007 fa8f 	bl	8007e7c <vTaskResume>
			break;
 800095e:	e004      	b.n	800096a <StartDispatcherTask+0xe6>
		default:		// Acknowledge connection.
			vTaskResume(ConnectionTaskHandle);
 8000960:	4b0e      	ldr	r3, [pc, #56]	; (800099c <StartDispatcherTask+0x118>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4618      	mov	r0, r3
 8000966:	f007 fa89 	bl	8007e7c <vTaskResume>
	  vTaskSuspend(NULL);
 800096a:	e78f      	b.n	800088c <StartDispatcherTask+0x8>
 800096c:	200000bc 	.word	0x200000bc
 8000970:	200000cc 	.word	0x200000cc
 8000974:	200000d0 	.word	0x200000d0
 8000978:	200000d4 	.word	0x200000d4
 800097c:	200000d8 	.word	0x200000d8
 8000980:	200000dc 	.word	0x200000dc
 8000984:	200000e0 	.word	0x200000e0
 8000988:	200000e4 	.word	0x200000e4
 800098c:	200000e8 	.word	0x200000e8
 8000990:	200000ec 	.word	0x200000ec
 8000994:	200000f0 	.word	0x200000f0
 8000998:	200000f4 	.word	0x200000f4
 800099c:	200000f8 	.word	0x200000f8

080009a0 <StartStopTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStopTask */
void StartStopTask(void *argument)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStopTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 80009a8:	2000      	movs	r0, #0
 80009aa:	f007 f9bb 	bl	8007d24 <vTaskSuspend>
 80009ae:	e7fb      	b.n	80009a8 <StartStopTask+0x8>

080009b0 <StartDrivingLightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDrivingLightsTask */
void StartDrivingLightsTask(void *argument)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDrivingLightsTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 80009b8:	2000      	movs	r0, #0
 80009ba:	f007 f9b3 	bl	8007d24 <vTaskSuspend>
	  HAL_GPIO_TogglePin(DrivingLights_GPIO_Port, DrivingLights_Pin);
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	4802      	ldr	r0, [pc, #8]	; (80009cc <StartDrivingLightsTask+0x1c>)
 80009c4:	f001 fff7 	bl	80029b6 <HAL_GPIO_TogglePin>
	  vTaskSuspend(NULL);
 80009c8:	e7f6      	b.n	80009b8 <StartDrivingLightsTask+0x8>
 80009ca:	bf00      	nop
 80009cc:	40020800 	.word	0x40020800

080009d0 <StartLEDStripeTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLEDStripeTask */
void StartLEDStripeTask(void *argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDStripeTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 80009d8:	2000      	movs	r0, #0
 80009da:	f007 f9a3 	bl	8007d24 <vTaskSuspend>
 80009de:	e7fb      	b.n	80009d8 <StartLEDStripeTask+0x8>

080009e0 <StartLeftBlinkersTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLeftBlinkersTask */
void StartLeftBlinkersTask(void *argument)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLeftBlinkersTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 80009e8:	2000      	movs	r0, #0
 80009ea:	f007 f99b 	bl	8007d24 <vTaskSuspend>
	  for(int i = 0; i < 6; i ++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e00b      	b.n	8000a0c <StartLeftBlinkersTask+0x2c>
	  {
		  HAL_GPIO_TogglePin(LeftBlinkers_GPIO_Port, LeftBlinkers_Pin);
 80009f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f8:	4806      	ldr	r0, [pc, #24]	; (8000a14 <StartLeftBlinkersTask+0x34>)
 80009fa:	f001 ffdc 	bl	80029b6 <HAL_GPIO_TogglePin>
		  osDelay(400);
 80009fe:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a02:	f006 f979 	bl	8006cf8 <osDelay>
	  for(int i = 0; i < 6; i ++)
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	2b05      	cmp	r3, #5
 8000a10:	ddf0      	ble.n	80009f4 <StartLeftBlinkersTask+0x14>
	  vTaskSuspend(NULL);
 8000a12:	e7e9      	b.n	80009e8 <StartLeftBlinkersTask+0x8>
 8000a14:	40020800 	.word	0x40020800

08000a18 <StartRightBlinkersTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRightBlinkersTask */
void StartRightBlinkersTask(void *argument)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRightBlinkersTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a20:	2000      	movs	r0, #0
 8000a22:	f007 f97f 	bl	8007d24 <vTaskSuspend>
	  for(int i = 0; i < 6; i ++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	e00b      	b.n	8000a44 <StartRightBlinkersTask+0x2c>
	  {
		  HAL_GPIO_TogglePin(RightBlinkers_GPIO_Port, RightBlinkers_Pin);
 8000a2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a30:	4806      	ldr	r0, [pc, #24]	; (8000a4c <StartRightBlinkersTask+0x34>)
 8000a32:	f001 ffc0 	bl	80029b6 <HAL_GPIO_TogglePin>
		  osDelay(400);
 8000a36:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a3a:	f006 f95d 	bl	8006cf8 <osDelay>
	  for(int i = 0; i < 6; i ++)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2b05      	cmp	r3, #5
 8000a48:	ddf0      	ble.n	8000a2c <StartRightBlinkersTask+0x14>
	  vTaskSuspend(NULL);
 8000a4a:	e7e9      	b.n	8000a20 <StartRightBlinkersTask+0x8>
 8000a4c:	40020800 	.word	0x40020800

08000a50 <StartParkLeftTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartParkLeftTask */
void StartParkLeftTask(void *argument)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartParkLeftTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f007 f963 	bl	8007d24 <vTaskSuspend>
 8000a5e:	e7fb      	b.n	8000a58 <StartParkLeftTask+0x8>

08000a60 <StartParkRightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartParkRightTask */
void StartParkRightTask(void *argument)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartParkRightTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f007 f95b 	bl	8007d24 <vTaskSuspend>
 8000a6e:	e7fb      	b.n	8000a68 <StartParkRightTask+0x8>

08000a70 <StartAccelerateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAccelerateTask */
void StartAccelerateTask(void *argument)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAccelerateTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f007 f953 	bl	8007d24 <vTaskSuspend>
 8000a7e:	e7fb      	b.n	8000a78 <StartAccelerateTask+0x8>

08000a80 <StartDecelerateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDecelerateTask */
void StartDecelerateTask(void *argument)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDecelerateTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f007 f94b 	bl	8007d24 <vTaskSuspend>
	  HAL_GPIO_TogglePin(BrakeLights_GPIO_Port, BrakeLights_Pin);
 8000a8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a92:	4806      	ldr	r0, [pc, #24]	; (8000aac <StartDecelerateTask+0x2c>)
 8000a94:	f001 ff8f 	bl	80029b6 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8000a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a9c:	f006 f92c 	bl	8006cf8 <osDelay>
	  HAL_GPIO_TogglePin(BrakeLights_GPIO_Port, BrakeLights_Pin);
 8000aa0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aa4:	4801      	ldr	r0, [pc, #4]	; (8000aac <StartDecelerateTask+0x2c>)
 8000aa6:	f001 ff86 	bl	80029b6 <HAL_GPIO_TogglePin>
	  vTaskSuspend(NULL);
 8000aaa:	e7ed      	b.n	8000a88 <StartDecelerateTask+0x8>
 8000aac:	40020800 	.word	0x40020800

08000ab0 <StartTurnLeftTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTurnLeftTask */
void StartTurnLeftTask(void *argument)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTurnLeftTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f007 f933 	bl	8007d24 <vTaskSuspend>
 8000abe:	e7fb      	b.n	8000ab8 <StartTurnLeftTask+0x8>

08000ac0 <StartTurnRightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTurnRightTask */
void StartTurnRightTask(void *argument)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTurnRightTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f007 f92b 	bl	8007d24 <vTaskSuspend>
 8000ace:	e7fb      	b.n	8000ac8 <StartTurnRightTask+0x8>

08000ad0 <StartConnectionTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartConnectionTask */
void StartConnectionTask(void *argument)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartConnectionTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f007 f923 	bl	8007d24 <vTaskSuspend>
 8000ade:	e7fb      	b.n	8000ad8 <StartConnectionTask+0x8>

08000ae0 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08c      	sub	sp, #48	; 0x30
 8000ae4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
 8000af4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af6:	4b94      	ldr	r3, [pc, #592]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a93      	ldr	r2, [pc, #588]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000afc:	f043 0304 	orr.w	r3, r3, #4
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b91      	ldr	r3, [pc, #580]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0304 	and.w	r3, r3, #4
 8000b0a:	61bb      	str	r3, [r7, #24]
 8000b0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b0e:	4b8e      	ldr	r3, [pc, #568]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a8d      	ldr	r2, [pc, #564]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b8b      	ldr	r3, [pc, #556]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b26:	4b88      	ldr	r3, [pc, #544]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a87      	ldr	r2, [pc, #540]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b85      	ldr	r3, [pc, #532]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	4b82      	ldr	r3, [pc, #520]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	4a81      	ldr	r2, [pc, #516]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	6313      	str	r3, [r2, #48]	; 0x30
 8000b4a:	4b7f      	ldr	r3, [pc, #508]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	4b7c      	ldr	r3, [pc, #496]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	4a7b      	ldr	r2, [pc, #492]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	6313      	str	r3, [r2, #48]	; 0x30
 8000b62:	4b79      	ldr	r3, [pc, #484]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	f003 0308 	and.w	r3, r3, #8
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b6e:	4b76      	ldr	r3, [pc, #472]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a75      	ldr	r2, [pc, #468]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b73      	ldr	r3, [pc, #460]	; (8000d48 <MX_GPIO_Init+0x268>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|BLDCMotorDir_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	f244 0191 	movw	r1, #16529	; 0x4091
 8000b8c:	486f      	ldr	r0, [pc, #444]	; (8000d4c <MX_GPIO_Init+0x26c>)
 8000b8e:	f001 fef9 	bl	8002984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(StepperMotorDir_GPIO_Port, StepperMotorDir_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b98:	486d      	ldr	r0, [pc, #436]	; (8000d50 <MX_GPIO_Init+0x270>)
 8000b9a:	f001 fef3 	bl	8002984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2140      	movs	r1, #64	; 0x40
 8000ba2:	486c      	ldr	r0, [pc, #432]	; (8000d54 <MX_GPIO_Init+0x274>)
 8000ba4:	f001 feee 	bl	8002984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DrivingLights_Pin|LeftBlinkers_Pin|RightBlinkers_Pin|BrakeLights_Pin
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8000bae:	486a      	ldr	r0, [pc, #424]	; (8000d58 <MX_GPIO_Init+0x278>)
 8000bb0:	f001 fee8 	bl	8002984 <HAL_GPIO_WritePin>
                          |WithdrawLights_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000bb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000bc4:	f107 031c 	add.w	r3, r7, #28
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4863      	ldr	r0, [pc, #396]	; (8000d58 <MX_GPIO_Init+0x278>)
 8000bcc:	f001 fd2e 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bd0:	2332      	movs	r3, #50	; 0x32
 8000bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000be0:	230b      	movs	r3, #11
 8000be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	485b      	ldr	r0, [pc, #364]	; (8000d58 <MX_GPIO_Init+0x278>)
 8000bec:	f001 fd1e 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bf0:	2386      	movs	r3, #134	; 0x86
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c00:	230b      	movs	r3, #11
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4854      	ldr	r0, [pc, #336]	; (8000d5c <MX_GPIO_Init+0x27c>)
 8000c0c:	f001 fd0e 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|BLDCMotorDir_Pin|LD2_Pin;
 8000c10:	f244 0391 	movw	r3, #16529	; 0x4091
 8000c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	2301      	movs	r3, #1
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	4619      	mov	r1, r3
 8000c28:	4848      	ldr	r0, [pc, #288]	; (8000d4c <MX_GPIO_Init+0x26c>)
 8000c2a:	f001 fcff 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c40:	230b      	movs	r3, #11
 8000c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 031c 	add.w	r3, r7, #28
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4840      	ldr	r0, [pc, #256]	; (8000d4c <MX_GPIO_Init+0x26c>)
 8000c4c:	f001 fcee 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000c50:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c62:	2307      	movs	r3, #7
 8000c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4838      	ldr	r0, [pc, #224]	; (8000d50 <MX_GPIO_Init+0x270>)
 8000c6e:	f001 fcdd 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = StepperMotorDir_Pin;
 8000c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(StepperMotorDir_GPIO_Port, &GPIO_InitStruct);
 8000c84:	f107 031c 	add.w	r3, r7, #28
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4831      	ldr	r0, [pc, #196]	; (8000d50 <MX_GPIO_Init+0x270>)
 8000c8c:	f001 fcce 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c90:	2340      	movs	r3, #64	; 0x40
 8000c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c94:	2301      	movs	r3, #1
 8000c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	482b      	ldr	r0, [pc, #172]	; (8000d54 <MX_GPIO_Init+0x274>)
 8000ca8:	f001 fcc0 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4825      	ldr	r0, [pc, #148]	; (8000d54 <MX_GPIO_Init+0x274>)
 8000cc0:	f001 fcb4 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = DrivingLights_Pin|LeftBlinkers_Pin|RightBlinkers_Pin|BrakeLights_Pin
 8000cc4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000cc8:	61fb      	str	r3, [r7, #28]
                          |WithdrawLights_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd6:	f107 031c 	add.w	r3, r7, #28
 8000cda:	4619      	mov	r1, r3
 8000cdc:	481e      	ldr	r0, [pc, #120]	; (8000d58 <MX_GPIO_Init+0x278>)
 8000cde:	f001 fca5 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000ce2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cf4:	230a      	movs	r3, #10
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4817      	ldr	r0, [pc, #92]	; (8000d5c <MX_GPIO_Init+0x27c>)
 8000d00:	f001 fc94 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4810      	ldr	r0, [pc, #64]	; (8000d5c <MX_GPIO_Init+0x27c>)
 8000d1a:	f001 fc87 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d1e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d30:	230b      	movs	r3, #11
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d34:	f107 031c 	add.w	r3, r7, #28
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <MX_GPIO_Init+0x274>)
 8000d3c:	f001 fc76 	bl	800262c <HAL_GPIO_Init>

}
 8000d40:	bf00      	nop
 8000d42:	3730      	adds	r7, #48	; 0x30
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40020c00 	.word	0x40020c00
 8000d54:	40021800 	.word	0x40021800
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	40020000 	.word	0x40020000

08000d60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d64:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d66:	4a1c      	ldr	r2, [pc, #112]	; (8000dd8 <MX_I2C1_Init+0x78>)
 8000d68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	; (8000ddc <MX_I2C1_Init+0x7c>)
 8000d6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d76:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d82:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d9a:	480e      	ldr	r0, [pc, #56]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d9c:	f001 fe26 	bl	80029ec <HAL_I2C_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000da6:	f000 f945 	bl	8001034 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000daa:	2100      	movs	r1, #0
 8000dac:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000dae:	f002 fa07 	bl	80031c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000db8:	f000 f93c 	bl	8001034 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000dc0:	f002 fa49 	bl	8003256 <HAL_I2CEx_ConfigDigitalFilter>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dca:	f000 f933 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200000fc 	.word	0x200000fc
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	20404768 	.word	0x20404768

08000de0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b0ae      	sub	sp, #184	; 0xb8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	2290      	movs	r2, #144	; 0x90
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4618      	mov	r0, r3
 8000e02:	f008 fde3 	bl	80099cc <memset>
  if(i2cHandle->Instance==I2C1)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a22      	ldr	r2, [pc, #136]	; (8000e94 <HAL_I2C_MspInit+0xb4>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d13c      	bne.n	8000e8a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e14:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f002 ffbc 	bl	8003d9c <HAL_RCCEx_PeriphCLKConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000e2a:	f000 f903 	bl	8001034 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	4a19      	ldr	r2, [pc, #100]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3a:	4b17      	ldr	r3, [pc, #92]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8000e46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e4e:	2312      	movs	r3, #18
 8000e50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e60:	2304      	movs	r3, #4
 8000e62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e66:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	480b      	ldr	r0, [pc, #44]	; (8000e9c <HAL_I2C_MspInit+0xbc>)
 8000e6e:	f001 fbdd 	bl	800262c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_I2C_MspInit+0xb8>)
 8000e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	37b8      	adds	r7, #184	; 0xb8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40005400 	.word	0x40005400
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40020400 	.word	0x40020400

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea4:	f000 fe33 	bl	8001b0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea8:	f000 f81e 	bl	8000ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eac:	f7ff fe18 	bl	8000ae0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eb0:	f7ff fbbe 	bl	8000630 <MX_DMA_Init>
  MX_SPI1_Init();
 8000eb4:	f000 f8c4 	bl	8001040 <MX_SPI1_Init>
  MX_DAC_Init();
 8000eb8:	f7ff fb48 	bl	800054c <MX_DAC_Init>
  MX_I2C1_Init();
 8000ebc:	f7ff ff50 	bl	8000d60 <MX_I2C1_Init>
  MX_TIM4_Init();
 8000ec0:	f000 fcb2 	bl	8001828 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8000ec4:	f000 fd62 	bl	800198c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, RxBuffer, 1);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	4905      	ldr	r1, [pc, #20]	; (8000ee0 <main+0x40>)
 8000ecc:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <main+0x44>)
 8000ece:	f004 fbbb 	bl	8005648 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000ed2:	f005 fe01 	bl	8006ad8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000ed6:	f7ff fbc9 	bl	800066c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000eda:	f005 fe31 	bl	8006b40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ede:	e7fe      	b.n	8000ede <main+0x3e>
 8000ee0:	200000bc 	.word	0x200000bc
 8000ee4:	200006b4 	.word	0x200006b4

08000ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b094      	sub	sp, #80	; 0x50
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	f107 031c 	add.w	r3, r7, #28
 8000ef2:	2234      	movs	r2, #52	; 0x34
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f008 fd68 	bl	80099cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	; (8000fbc <SystemClock_Config+0xd4>)
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f10:	4a2a      	ldr	r2, [pc, #168]	; (8000fbc <SystemClock_Config+0xd4>)
 8000f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f16:	6413      	str	r3, [r2, #64]	; 0x40
 8000f18:	4b28      	ldr	r3, [pc, #160]	; (8000fbc <SystemClock_Config+0xd4>)
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f24:	4b26      	ldr	r3, [pc, #152]	; (8000fc0 <SystemClock_Config+0xd8>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a25      	ldr	r2, [pc, #148]	; (8000fc0 <SystemClock_Config+0xd8>)
 8000f2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b23      	ldr	r3, [pc, #140]	; (8000fc0 <SystemClock_Config+0xd8>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f38:	603b      	str	r3, [r7, #0]
 8000f3a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f40:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f44:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f46:	2302      	movs	r3, #2
 8000f48:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f50:	2304      	movs	r3, #4
 8000f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000f54:	23d8      	movs	r3, #216	; 0xd8
 8000f56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f60:	2302      	movs	r3, #2
 8000f62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f002 fa11 	bl	8003390 <HAL_RCC_OscConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000f74:	f000 f85e 	bl	8001034 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f78:	f002 f9ba 	bl	80032f0 <HAL_PWREx_EnableOverDrive>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f82:	f000 f857 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f86:	230f      	movs	r3, #15
 8000f88:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f92:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	2107      	movs	r1, #7
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 fca1 	bl	80038ec <HAL_RCC_ClockConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000fb0:	f000 f840 	bl	8001034 <Error_Handler>
  }
}
 8000fb4:	bf00      	nop
 8000fb6:	3750      	adds	r7, #80	; 0x50
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40007000 	.word	0x40007000

08000fc4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart6x) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	portYIELD_FROM_ISR(xTaskResumeFromISR(DispatcherTaskHandle));
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_UART_RxCpltCallback+0x3c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f006 ffb3 	bl	8007f3c <xTaskResumeFromISR>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d007      	beq.n	8000fec <HAL_UART_RxCpltCallback+0x28>
 8000fdc:	4b09      	ldr	r3, [pc, #36]	; (8001004 <HAL_UART_RxCpltCallback+0x40>)
 8000fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	f3bf 8f4f 	dsb	sy
 8000fe8:	f3bf 8f6f 	isb	sy
	HAL_UART_Receive_IT(&huart6, RxBuffer, 1);					// Used for "opening" ST MCU for future interrupts on RX
 8000fec:	2201      	movs	r2, #1
 8000fee:	4906      	ldr	r1, [pc, #24]	; (8001008 <HAL_UART_RxCpltCallback+0x44>)
 8000ff0:	4806      	ldr	r0, [pc, #24]	; (800100c <HAL_UART_RxCpltCallback+0x48>)
 8000ff2:	f004 fb29 	bl	8005648 <HAL_UART_Receive_IT>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200000c8 	.word	0x200000c8
 8001004:	e000ed04 	.word	0xe000ed04
 8001008:	200000bc 	.word	0x200000bc
 800100c:	200006b4 	.word	0x200006b4

08001010 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d101      	bne.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001022:	f000 fd81 	bl	8001b28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40001000 	.word	0x40001000

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800103c:	e7fe      	b.n	800103c <Error_Handler+0x8>
	...

08001040 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001046:	4a1c      	ldr	r2, [pc, #112]	; (80010b8 <MX_SPI1_Init+0x78>)
 8001048:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <MX_SPI1_Init+0x74>)
 800104c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001050:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001054:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001058:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <MX_SPI1_Init+0x74>)
 800105c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001060:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_SPI1_Init+0x74>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001074:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001078:	2210      	movs	r2, #16
 800107a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <MX_SPI1_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001088:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <MX_SPI1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001090:	2207      	movs	r2, #7
 8001092:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <MX_SPI1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_SPI1_Init+0x74>)
 800109c:	2208      	movs	r2, #8
 800109e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_SPI1_Init+0x74>)
 80010a2:	f003 faa3 	bl	80045ec <HAL_SPI_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80010ac:	f7ff ffc2 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000150 	.word	0x20000150
 80010b8:	40013000 	.word	0x40013000

080010bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a3c      	ldr	r2, [pc, #240]	; (80011cc <HAL_SPI_MspInit+0x110>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d171      	bne.n	80011c2 <HAL_SPI_MspInit+0x106>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010de:	4b3c      	ldr	r3, [pc, #240]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a3b      	ldr	r2, [pc, #236]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 80010e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b39      	ldr	r3, [pc, #228]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4b36      	ldr	r3, [pc, #216]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a35      	ldr	r2, [pc, #212]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b33      	ldr	r3, [pc, #204]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800110e:	4b30      	ldr	r3, [pc, #192]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a2f      	ldr	r2, [pc, #188]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 8001114:	f043 0308 	orr.w	r3, r3, #8
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <HAL_SPI_MspInit+0x114>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0308 	and.w	r3, r3, #8
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001126:	2320      	movs	r3, #32
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001136:	2305      	movs	r3, #5
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	4824      	ldr	r0, [pc, #144]	; (80011d4 <HAL_SPI_MspInit+0x118>)
 8001142:	f001 fa73 	bl	800262c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEDStripes_Pin;
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	2302      	movs	r3, #2
 800114c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001152:	2303      	movs	r3, #3
 8001154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001156:	2305      	movs	r3, #5
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LEDStripes_GPIO_Port, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	481d      	ldr	r0, [pc, #116]	; (80011d8 <HAL_SPI_MspInit+0x11c>)
 8001162:	f001 fa63 	bl	800262c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <HAL_SPI_MspInit+0x120>)
 8001168:	4a1d      	ldr	r2, [pc, #116]	; (80011e0 <HAL_SPI_MspInit+0x124>)
 800116a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <HAL_SPI_MspInit+0x120>)
 800116e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001172:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001174:	4b19      	ldr	r3, [pc, #100]	; (80011dc <HAL_SPI_MspInit+0x120>)
 8001176:	2240      	movs	r2, #64	; 0x40
 8001178:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <HAL_SPI_MspInit+0x120>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001180:	4b16      	ldr	r3, [pc, #88]	; (80011dc <HAL_SPI_MspInit+0x120>)
 8001182:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001186:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <HAL_SPI_MspInit+0x120>)
 800118a:	2200      	movs	r2, #0
 800118c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <HAL_SPI_MspInit+0x120>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <HAL_SPI_MspInit+0x120>)
 8001196:	2200      	movs	r2, #0
 8001198:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <HAL_SPI_MspInit+0x120>)
 800119c:	2200      	movs	r2, #0
 800119e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <HAL_SPI_MspInit+0x120>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80011a6:	480d      	ldr	r0, [pc, #52]	; (80011dc <HAL_SPI_MspInit+0x120>)
 80011a8:	f000 fec4 	bl	8001f34 <HAL_DMA_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 80011b2:	f7ff ff3f 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a08      	ldr	r2, [pc, #32]	; (80011dc <HAL_SPI_MspInit+0x120>)
 80011ba:	655a      	str	r2, [r3, #84]	; 0x54
 80011bc:	4a07      	ldr	r2, [pc, #28]	; (80011dc <HAL_SPI_MspInit+0x120>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	; 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40013000 	.word	0x40013000
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020000 	.word	0x40020000
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	200001b4 	.word	0x200001b4
 80011e0:	40026458 	.word	0x40026458

080011e4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af04      	add	r7, sp, #16
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001202:	9302      	str	r3, [sp, #8]
 8001204:	2301      	movs	r3, #1
 8001206:	9301      	str	r3, [sp, #4]
 8001208:	1dfb      	adds	r3, r7, #7
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	2301      	movs	r3, #1
 800120e:	2200      	movs	r2, #0
 8001210:	2178      	movs	r1, #120	; 0x78
 8001212:	4803      	ldr	r0, [pc, #12]	; (8001220 <ssd1306_WriteCommand+0x2c>)
 8001214:	f001 fc7a 	bl	8002b0c <HAL_I2C_Mem_Write>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200000fc 	.word	0x200000fc

08001224 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af04      	add	r7, sp, #16
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	b29b      	uxth	r3, r3
 8001232:	f04f 32ff 	mov.w	r2, #4294967295
 8001236:	9202      	str	r2, [sp, #8]
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2301      	movs	r3, #1
 8001240:	2240      	movs	r2, #64	; 0x40
 8001242:	2178      	movs	r1, #120	; 0x78
 8001244:	4803      	ldr	r0, [pc, #12]	; (8001254 <ssd1306_WriteData+0x30>)
 8001246:	f001 fc61 	bl	8002b0c <HAL_I2C_Mem_Write>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200000fc 	.word	0x200000fc

08001258 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800125c:	f7ff ffc2 	bl	80011e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001260:	2064      	movs	r0, #100	; 0x64
 8001262:	f000 fc81 	bl	8001b68 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001266:	2000      	movs	r0, #0
 8001268:	f000 f9ce 	bl	8001608 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800126c:	2020      	movs	r0, #32
 800126e:	f7ff ffc1 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001272:	2000      	movs	r0, #0
 8001274:	f7ff ffbe 	bl	80011f4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001278:	20b0      	movs	r0, #176	; 0xb0
 800127a:	f7ff ffbb 	bl	80011f4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800127e:	20c8      	movs	r0, #200	; 0xc8
 8001280:	f7ff ffb8 	bl	80011f4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001284:	2000      	movs	r0, #0
 8001286:	f7ff ffb5 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800128a:	2010      	movs	r0, #16
 800128c:	f7ff ffb2 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001290:	2040      	movs	r0, #64	; 0x40
 8001292:	f7ff ffaf 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001296:	20ff      	movs	r0, #255	; 0xff
 8001298:	f000 f9a2 	bl	80015e0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800129c:	20a1      	movs	r0, #161	; 0xa1
 800129e:	f7ff ffa9 	bl	80011f4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80012a2:	20a6      	movs	r0, #166	; 0xa6
 80012a4:	f7ff ffa6 	bl	80011f4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80012a8:	20a8      	movs	r0, #168	; 0xa8
 80012aa:	f7ff ffa3 	bl	80011f4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80012ae:	203f      	movs	r0, #63	; 0x3f
 80012b0:	f7ff ffa0 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80012b4:	20a4      	movs	r0, #164	; 0xa4
 80012b6:	f7ff ff9d 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80012ba:	20d3      	movs	r0, #211	; 0xd3
 80012bc:	f7ff ff9a 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff ff97 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80012c6:	20d5      	movs	r0, #213	; 0xd5
 80012c8:	f7ff ff94 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80012cc:	20f0      	movs	r0, #240	; 0xf0
 80012ce:	f7ff ff91 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80012d2:	20d9      	movs	r0, #217	; 0xd9
 80012d4:	f7ff ff8e 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80012d8:	2022      	movs	r0, #34	; 0x22
 80012da:	f7ff ff8b 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80012de:	20da      	movs	r0, #218	; 0xda
 80012e0:	f7ff ff88 	bl	80011f4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80012e4:	2012      	movs	r0, #18
 80012e6:	f7ff ff85 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80012ea:	20db      	movs	r0, #219	; 0xdb
 80012ec:	f7ff ff82 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80012f0:	2020      	movs	r0, #32
 80012f2:	f7ff ff7f 	bl	80011f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80012f6:	208d      	movs	r0, #141	; 0x8d
 80012f8:	f7ff ff7c 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80012fc:	2014      	movs	r0, #20
 80012fe:	f7ff ff79 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001302:	2001      	movs	r0, #1
 8001304:	f000 f980 	bl	8001608 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001308:	2000      	movs	r0, #0
 800130a:	f000 f80f 	bl	800132c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800130e:	f000 f825 	bl	800135c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <ssd1306_Init+0xd0>)
 8001314:	2200      	movs	r2, #0
 8001316:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <ssd1306_Init+0xd0>)
 800131a:	2200      	movs	r2, #0
 800131c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800131e:	4b02      	ldr	r3, [pc, #8]	; (8001328 <ssd1306_Init+0xd0>)
 8001320:	2201      	movs	r2, #1
 8001322:	711a      	strb	r2, [r3, #4]
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000614 	.word	0x20000614

0800132c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <ssd1306_Fill+0x14>
 800133c:	2300      	movs	r3, #0
 800133e:	e000      	b.n	8001342 <ssd1306_Fill+0x16>
 8001340:	23ff      	movs	r3, #255	; 0xff
 8001342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001346:	4619      	mov	r1, r3
 8001348:	4803      	ldr	r0, [pc, #12]	; (8001358 <ssd1306_Fill+0x2c>)
 800134a:	f008 fb3f 	bl	80099cc <memset>
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000214 	.word	0x20000214

0800135c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001362:	2300      	movs	r3, #0
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	e016      	b.n	8001396 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	3b50      	subs	r3, #80	; 0x50
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ff40 	bl	80011f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff ff3d 	bl	80011f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800137a:	2010      	movs	r0, #16
 800137c:	f7ff ff3a 	bl	80011f4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	01db      	lsls	r3, r3, #7
 8001384:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <ssd1306_UpdateScreen+0x4c>)
 8001386:	4413      	add	r3, r2
 8001388:	2180      	movs	r1, #128	; 0x80
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff4a 	bl	8001224 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	3301      	adds	r3, #1
 8001394:	71fb      	strb	r3, [r7, #7]
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	2b07      	cmp	r3, #7
 800139a:	d9e5      	bls.n	8001368 <ssd1306_UpdateScreen+0xc>
    }
}
 800139c:	bf00      	nop
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000214 	.word	0x20000214

080013ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
 80013b6:	460b      	mov	r3, r1
 80013b8:	71bb      	strb	r3, [r7, #6]
 80013ba:	4613      	mov	r3, r2
 80013bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db3d      	blt.n	8001442 <ssd1306_DrawPixel+0x96>
 80013c6:	79bb      	ldrb	r3, [r7, #6]
 80013c8:	2b3f      	cmp	r3, #63	; 0x3f
 80013ca:	d83a      	bhi.n	8001442 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80013cc:	797b      	ldrb	r3, [r7, #5]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d11a      	bne.n	8001408 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80013d2:	79fa      	ldrb	r2, [r7, #7]
 80013d4:	79bb      	ldrb	r3, [r7, #6]
 80013d6:	08db      	lsrs	r3, r3, #3
 80013d8:	b2d8      	uxtb	r0, r3
 80013da:	4603      	mov	r3, r0
 80013dc:	01db      	lsls	r3, r3, #7
 80013de:	4413      	add	r3, r2
 80013e0:	4a1b      	ldr	r2, [pc, #108]	; (8001450 <ssd1306_DrawPixel+0xa4>)
 80013e2:	5cd3      	ldrb	r3, [r2, r3]
 80013e4:	b25a      	sxtb	r2, r3
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	2101      	movs	r1, #1
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	b25b      	sxtb	r3, r3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	b259      	sxtb	r1, r3
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	4603      	mov	r3, r0
 80013fc:	01db      	lsls	r3, r3, #7
 80013fe:	4413      	add	r3, r2
 8001400:	b2c9      	uxtb	r1, r1
 8001402:	4a13      	ldr	r2, [pc, #76]	; (8001450 <ssd1306_DrawPixel+0xa4>)
 8001404:	54d1      	strb	r1, [r2, r3]
 8001406:	e01d      	b.n	8001444 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001408:	79fa      	ldrb	r2, [r7, #7]
 800140a:	79bb      	ldrb	r3, [r7, #6]
 800140c:	08db      	lsrs	r3, r3, #3
 800140e:	b2d8      	uxtb	r0, r3
 8001410:	4603      	mov	r3, r0
 8001412:	01db      	lsls	r3, r3, #7
 8001414:	4413      	add	r3, r2
 8001416:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <ssd1306_DrawPixel+0xa4>)
 8001418:	5cd3      	ldrb	r3, [r2, r3]
 800141a:	b25a      	sxtb	r2, r3
 800141c:	79bb      	ldrb	r3, [r7, #6]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	2101      	movs	r1, #1
 8001424:	fa01 f303 	lsl.w	r3, r1, r3
 8001428:	b25b      	sxtb	r3, r3
 800142a:	43db      	mvns	r3, r3
 800142c:	b25b      	sxtb	r3, r3
 800142e:	4013      	ands	r3, r2
 8001430:	b259      	sxtb	r1, r3
 8001432:	79fa      	ldrb	r2, [r7, #7]
 8001434:	4603      	mov	r3, r0
 8001436:	01db      	lsls	r3, r3, #7
 8001438:	4413      	add	r3, r2
 800143a:	b2c9      	uxtb	r1, r1
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <ssd1306_DrawPixel+0xa4>)
 800143e:	54d1      	strb	r1, [r2, r3]
 8001440:	e000      	b.n	8001444 <ssd1306_DrawPixel+0x98>
        return;
 8001442:	bf00      	nop
    }
}
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	20000214 	.word	0x20000214

08001454 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b089      	sub	sp, #36	; 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	4604      	mov	r4, r0
 800145c:	1d38      	adds	r0, r7, #4
 800145e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001462:	461a      	mov	r2, r3
 8001464:	4623      	mov	r3, r4
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	4613      	mov	r3, r2
 800146a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	2b1f      	cmp	r3, #31
 8001470:	d902      	bls.n	8001478 <ssd1306_WriteChar+0x24>
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	2b7e      	cmp	r3, #126	; 0x7e
 8001476:	d901      	bls.n	800147c <ssd1306_WriteChar+0x28>
        return 0;
 8001478:	2300      	movs	r3, #0
 800147a:	e06d      	b.n	8001558 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800147c:	4b38      	ldr	r3, [pc, #224]	; (8001560 <ssd1306_WriteChar+0x10c>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	793b      	ldrb	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	2b80      	cmp	r3, #128	; 0x80
 8001488:	dc06      	bgt.n	8001498 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800148a:	4b35      	ldr	r3, [pc, #212]	; (8001560 <ssd1306_WriteChar+0x10c>)
 800148c:	885b      	ldrh	r3, [r3, #2]
 800148e:	461a      	mov	r2, r3
 8001490:	797b      	ldrb	r3, [r7, #5]
 8001492:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001494:	2b40      	cmp	r3, #64	; 0x40
 8001496:	dd01      	ble.n	800149c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001498:	2300      	movs	r3, #0
 800149a:	e05d      	b.n	8001558 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
 80014a0:	e04c      	b.n	800153c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	3b20      	subs	r3, #32
 80014a8:	7979      	ldrb	r1, [r7, #5]
 80014aa:	fb01 f303 	mul.w	r3, r1, r3
 80014ae:	4619      	mov	r1, r3
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	440b      	add	r3, r1
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	881b      	ldrh	r3, [r3, #0]
 80014ba:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	61bb      	str	r3, [r7, #24]
 80014c0:	e034      	b.n	800152c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d012      	beq.n	80014f8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80014d2:	4b23      	ldr	r3, [pc, #140]	; (8001560 <ssd1306_WriteChar+0x10c>)
 80014d4:	881b      	ldrh	r3, [r3, #0]
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	4413      	add	r3, r2
 80014de:	b2d8      	uxtb	r0, r3
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <ssd1306_WriteChar+0x10c>)
 80014e2:	885b      	ldrh	r3, [r3, #2]
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	7bba      	ldrb	r2, [r7, #14]
 80014f0:	4619      	mov	r1, r3
 80014f2:	f7ff ff5b 	bl	80013ac <ssd1306_DrawPixel>
 80014f6:	e016      	b.n	8001526 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80014f8:	4b19      	ldr	r3, [pc, #100]	; (8001560 <ssd1306_WriteChar+0x10c>)
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	4413      	add	r3, r2
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <ssd1306_WriteChar+0x10c>)
 8001508:	885b      	ldrh	r3, [r3, #2]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	4413      	add	r3, r2
 8001512:	b2d9      	uxtb	r1, r3
 8001514:	7bbb      	ldrb	r3, [r7, #14]
 8001516:	2b00      	cmp	r3, #0
 8001518:	bf0c      	ite	eq
 800151a:	2301      	moveq	r3, #1
 800151c:	2300      	movne	r3, #0
 800151e:	b2db      	uxtb	r3, r3
 8001520:	461a      	mov	r2, r3
 8001522:	f7ff ff43 	bl	80013ac <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	3301      	adds	r3, #1
 800152a:	61bb      	str	r3, [r7, #24]
 800152c:	793b      	ldrb	r3, [r7, #4]
 800152e:	461a      	mov	r2, r3
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	4293      	cmp	r3, r2
 8001534:	d3c5      	bcc.n	80014c2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	3301      	adds	r3, #1
 800153a:	61fb      	str	r3, [r7, #28]
 800153c:	797b      	ldrb	r3, [r7, #5]
 800153e:	461a      	mov	r2, r3
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	4293      	cmp	r3, r2
 8001544:	d3ad      	bcc.n	80014a2 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <ssd1306_WriteChar+0x10c>)
 8001548:	881a      	ldrh	r2, [r3, #0]
 800154a:	793b      	ldrb	r3, [r7, #4]
 800154c:	b29b      	uxth	r3, r3
 800154e:	4413      	add	r3, r2
 8001550:	b29a      	uxth	r2, r3
 8001552:	4b03      	ldr	r3, [pc, #12]	; (8001560 <ssd1306_WriteChar+0x10c>)
 8001554:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3724      	adds	r7, #36	; 0x24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd90      	pop	{r4, r7, pc}
 8001560:	20000614 	.word	0x20000614

08001564 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	1d38      	adds	r0, r7, #4
 800156e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001572:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001574:	e012      	b.n	800159c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	7818      	ldrb	r0, [r3, #0]
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	1d3a      	adds	r2, r7, #4
 800157e:	ca06      	ldmia	r2, {r1, r2}
 8001580:	f7ff ff68 	bl	8001454 <ssd1306_WriteChar>
 8001584:	4603      	mov	r3, r0
 8001586:	461a      	mov	r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	429a      	cmp	r2, r3
 800158e:	d002      	beq.n	8001596 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	e008      	b.n	80015a8 <ssd1306_WriteString+0x44>
        }
        str++;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3301      	adds	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1e8      	bne.n	8001576 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	781b      	ldrb	r3, [r3, #0]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <ssd1306_SetCursor+0x2c>)
 80015c6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80015c8:	79bb      	ldrb	r3, [r7, #6]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	4b03      	ldr	r3, [pc, #12]	; (80015dc <ssd1306_SetCursor+0x2c>)
 80015ce:	805a      	strh	r2, [r3, #2]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	20000614 	.word	0x20000614

080015e0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80015ea:	2381      	movs	r3, #129	; 0x81
 80015ec:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff fdff 	bl	80011f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fdfb 	bl	80011f4 <ssd1306_WriteCommand>
}
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001618:	23af      	movs	r3, #175	; 0xaf
 800161a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <ssd1306_SetDisplayOn+0x38>)
 800161e:	2201      	movs	r2, #1
 8001620:	715a      	strb	r2, [r3, #5]
 8001622:	e004      	b.n	800162e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001624:	23ae      	movs	r3, #174	; 0xae
 8001626:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <ssd1306_SetDisplayOn+0x38>)
 800162a:	2200      	movs	r2, #0
 800162c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fddf 	bl	80011f4 <ssd1306_WriteCommand>
}
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000614 	.word	0x20000614

08001644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800164a:	4b11      	ldr	r3, [pc, #68]	; (8001690 <HAL_MspInit+0x4c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a10      	ldr	r2, [pc, #64]	; (8001690 <HAL_MspInit+0x4c>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <HAL_MspInit+0x4c>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_MspInit+0x4c>)
 8001664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001666:	4a0a      	ldr	r2, [pc, #40]	; (8001690 <HAL_MspInit+0x4c>)
 8001668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166c:	6453      	str	r3, [r2, #68]	; 0x44
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <HAL_MspInit+0x4c>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	210f      	movs	r1, #15
 800167e:	f06f 0001 	mvn.w	r0, #1
 8001682:	f000 fb4d 	bl	8001d20 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800

08001694 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08e      	sub	sp, #56	; 0x38
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016a4:	4b33      	ldr	r3, [pc, #204]	; (8001774 <HAL_InitTick+0xe0>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	4a32      	ldr	r2, [pc, #200]	; (8001774 <HAL_InitTick+0xe0>)
 80016aa:	f043 0310 	orr.w	r3, r3, #16
 80016ae:	6413      	str	r3, [r2, #64]	; 0x40
 80016b0:	4b30      	ldr	r3, [pc, #192]	; (8001774 <HAL_InitTick+0xe0>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	f003 0310 	and.w	r3, r3, #16
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016bc:	f107 0210 	add.w	r2, r7, #16
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4611      	mov	r1, r2
 80016c6:	4618      	mov	r0, r3
 80016c8:	f002 fb36 	bl	8003d38 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d103      	bne.n	80016de <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016d6:	f002 fb07 	bl	8003ce8 <HAL_RCC_GetPCLK1Freq>
 80016da:	6378      	str	r0, [r7, #52]	; 0x34
 80016dc:	e004      	b.n	80016e8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016de:	f002 fb03 	bl	8003ce8 <HAL_RCC_GetPCLK1Freq>
 80016e2:	4603      	mov	r3, r0
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ea:	4a23      	ldr	r2, [pc, #140]	; (8001778 <HAL_InitTick+0xe4>)
 80016ec:	fba2 2303 	umull	r2, r3, r2, r3
 80016f0:	0c9b      	lsrs	r3, r3, #18
 80016f2:	3b01      	subs	r3, #1
 80016f4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016f6:	4b21      	ldr	r3, [pc, #132]	; (800177c <HAL_InitTick+0xe8>)
 80016f8:	4a21      	ldr	r2, [pc, #132]	; (8001780 <HAL_InitTick+0xec>)
 80016fa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016fc:	4b1f      	ldr	r3, [pc, #124]	; (800177c <HAL_InitTick+0xe8>)
 80016fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001702:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001704:	4a1d      	ldr	r2, [pc, #116]	; (800177c <HAL_InitTick+0xe8>)
 8001706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001708:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800170a:	4b1c      	ldr	r3, [pc, #112]	; (800177c <HAL_InitTick+0xe8>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	4b1a      	ldr	r3, [pc, #104]	; (800177c <HAL_InitTick+0xe8>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b19      	ldr	r3, [pc, #100]	; (800177c <HAL_InitTick+0xe8>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800171c:	4817      	ldr	r0, [pc, #92]	; (800177c <HAL_InitTick+0xe8>)
 800171e:	f003 f810 	bl	8004742 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001728:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800172c:	2b00      	cmp	r3, #0
 800172e:	d11b      	bne.n	8001768 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001730:	4812      	ldr	r0, [pc, #72]	; (800177c <HAL_InitTick+0xe8>)
 8001732:	f003 f867 	bl	8004804 <HAL_TIM_Base_Start_IT>
 8001736:	4603      	mov	r3, r0
 8001738:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800173c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001740:	2b00      	cmp	r3, #0
 8001742:	d111      	bne.n	8001768 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001744:	2036      	movs	r0, #54	; 0x36
 8001746:	f000 fb07 	bl	8001d58 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d808      	bhi.n	8001762 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	2036      	movs	r0, #54	; 0x36
 8001756:	f000 fae3 	bl	8001d20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800175a:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <HAL_InitTick+0xf0>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e002      	b.n	8001768 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001768:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800176c:	4618      	mov	r0, r3
 800176e:	3738      	adds	r7, #56	; 0x38
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40023800 	.word	0x40023800
 8001778:	431bde83 	.word	0x431bde83
 800177c:	2000061c 	.word	0x2000061c
 8001780:	40001000 	.word	0x40001000
 8001784:	20000030 	.word	0x20000030

08001788 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800178c:	e7fe      	b.n	800178c <NMI_Handler+0x4>

0800178e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001792:	e7fe      	b.n	8001792 <HardFault_Handler+0x4>

08001794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001798:	e7fe      	b.n	8001798 <MemManage_Handler+0x4>

0800179a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179e:	e7fe      	b.n	800179e <BusFault_Handler+0x4>

080017a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a4:	e7fe      	b.n	80017a4 <UsageFault_Handler+0x4>

080017a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <TIM6_DAC_IRQHandler+0x20>)
 80017ba:	791b      	ldrb	r3, [r3, #4]
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80017c2:	4804      	ldr	r0, [pc, #16]	; (80017d4 <TIM6_DAC_IRQHandler+0x20>)
 80017c4:	f000 faf8 	bl	8001db8 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80017c8:	4803      	ldr	r0, [pc, #12]	; (80017d8 <TIM6_DAC_IRQHandler+0x24>)
 80017ca:	f003 f8ea 	bl	80049a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200000a8 	.word	0x200000a8
 80017d8:	2000061c 	.word	0x2000061c

080017dc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <DMA2_Stream3_IRQHandler+0x10>)
 80017e2:	f000 fce7 	bl	80021b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200001b4 	.word	0x200001b4

080017f0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <USART6_IRQHandler+0x10>)
 80017f6:	f003 ff6b 	bl	80056d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	200006b4 	.word	0x200006b4

08001804 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <SystemInit+0x20>)
 800180a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800180e:	4a05      	ldr	r2, [pc, #20]	; (8001824 <SystemInit+0x20>)
 8001810:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001814:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800182e:	f107 031c 	add.w	r3, r7, #28
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800183a:	463b      	mov	r3, r7
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
 8001848:	615a      	str	r2, [r3, #20]
 800184a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800184c:	4b21      	ldr	r3, [pc, #132]	; (80018d4 <MX_TIM4_Init+0xac>)
 800184e:	4a22      	ldr	r2, [pc, #136]	; (80018d8 <MX_TIM4_Init+0xb0>)
 8001850:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8001852:	4b20      	ldr	r3, [pc, #128]	; (80018d4 <MX_TIM4_Init+0xac>)
 8001854:	223f      	movs	r2, #63	; 0x3f
 8001856:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001858:	4b1e      	ldr	r3, [pc, #120]	; (80018d4 <MX_TIM4_Init+0xac>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 800185e:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <MX_TIM4_Init+0xac>)
 8001860:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001864:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001866:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <MX_TIM4_Init+0xac>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186c:	4b19      	ldr	r3, [pc, #100]	; (80018d4 <MX_TIM4_Init+0xac>)
 800186e:	2200      	movs	r2, #0
 8001870:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001872:	4818      	ldr	r0, [pc, #96]	; (80018d4 <MX_TIM4_Init+0xac>)
 8001874:	f003 f83e 	bl	80048f4 <HAL_TIM_PWM_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800187e:	f7ff fbd9 	bl	8001034 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800188a:	f107 031c 	add.w	r3, r7, #28
 800188e:	4619      	mov	r1, r3
 8001890:	4810      	ldr	r0, [pc, #64]	; (80018d4 <MX_TIM4_Init+0xac>)
 8001892:	f003 fddf 	bl	8005454 <HAL_TIMEx_MasterConfigSynchronization>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800189c:	f7ff fbca 	bl	8001034 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018a0:	2360      	movs	r3, #96	; 0x60
 80018a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018b0:	463b      	mov	r3, r7
 80018b2:	2208      	movs	r2, #8
 80018b4:	4619      	mov	r1, r3
 80018b6:	4807      	ldr	r0, [pc, #28]	; (80018d4 <MX_TIM4_Init+0xac>)
 80018b8:	f003 f992 	bl	8004be0 <HAL_TIM_PWM_ConfigChannel>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80018c2:	f7ff fbb7 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018c6:	4803      	ldr	r0, [pc, #12]	; (80018d4 <MX_TIM4_Init+0xac>)
 80018c8:	f000 f828 	bl	800191c <HAL_TIM_MspPostInit>

}
 80018cc:	bf00      	nop
 80018ce:	3728      	adds	r7, #40	; 0x28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000668 	.word	0x20000668
 80018d8:	40000800 	.word	0x40000800

080018dc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <HAL_TIM_PWM_MspInit+0x38>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d10b      	bne.n	8001906 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <HAL_TIM_PWM_MspInit+0x3c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a09      	ldr	r2, [pc, #36]	; (8001918 <HAL_TIM_PWM_MspInit+0x3c>)
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <HAL_TIM_PWM_MspInit+0x3c>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001906:	bf00      	nop
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40000800 	.word	0x40000800
 8001918:	40023800 	.word	0x40023800

0800191c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b088      	sub	sp, #32
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a11      	ldr	r2, [pc, #68]	; (8001980 <HAL_TIM_MspPostInit+0x64>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d11c      	bne.n	8001978 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800193e:	4b11      	ldr	r3, [pc, #68]	; (8001984 <HAL_TIM_MspPostInit+0x68>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a10      	ldr	r2, [pc, #64]	; (8001984 <HAL_TIM_MspPostInit+0x68>)
 8001944:	f043 0308 	orr.w	r3, r3, #8
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <HAL_TIM_MspPostInit+0x68>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = StepperMotorStep_Pin;
 8001956:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800195a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001964:	2300      	movs	r3, #0
 8001966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001968:	2302      	movs	r3, #2
 800196a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(StepperMotorStep_GPIO_Port, &GPIO_InitStruct);
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	4619      	mov	r1, r3
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <HAL_TIM_MspPostInit+0x6c>)
 8001974:	f000 fe5a 	bl	800262c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001978:	bf00      	nop
 800197a:	3720      	adds	r7, #32
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40000800 	.word	0x40000800
 8001984:	40023800 	.word	0x40023800
 8001988:	40020c00 	.word	0x40020c00

0800198c <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001990:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 8001992:	4a15      	ldr	r2, [pc, #84]	; (80019e8 <MX_USART6_UART_Init+0x5c>)
 8001994:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001996:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 8001998:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800199c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019b2:	220c      	movs	r2, #12
 80019b4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b6:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019c2:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80019ce:	4805      	ldr	r0, [pc, #20]	; (80019e4 <MX_USART6_UART_Init+0x58>)
 80019d0:	f003 fdec 	bl	80055ac <HAL_UART_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80019da:	f7ff fb2b 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200006b4 	.word	0x200006b4
 80019e8:	40011400 	.word	0x40011400

080019ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b0ae      	sub	sp, #184	; 0xb8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2290      	movs	r2, #144	; 0x90
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f007 ffdd 	bl	80099cc <memset>
  if(uartHandle->Instance==USART6)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a26      	ldr	r2, [pc, #152]	; (8001ab0 <HAL_UART_MspInit+0xc4>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d144      	bne.n	8001aa6 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a20:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001a22:	2300      	movs	r3, #0
 8001a24:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f002 f9b6 	bl	8003d9c <HAL_RCCEx_PeriphCLKConfig>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a36:	f7ff fafd 	bl	8001034 <Error_Handler>
    }

    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3e:	4a1d      	ldr	r2, [pc, #116]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a40:	f043 0320 	orr.w	r3, r3, #32
 8001a44:	6453      	str	r3, [r2, #68]	; 0x44
 8001a46:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	f003 0320 	and.w	r3, r3, #32
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a52:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a17      	ldr	r2, [pc, #92]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_UART_MspInit+0xc8>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = RPiPicoW_TX_Pin|RPiPicoW_RX_Pin;
 8001a6a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001a6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a84:	2308      	movs	r3, #8
 8001a86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a8a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4809      	ldr	r0, [pc, #36]	; (8001ab8 <HAL_UART_MspInit+0xcc>)
 8001a92:	f000 fdcb 	bl	800262c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2105      	movs	r1, #5
 8001a9a:	2047      	movs	r0, #71	; 0x47
 8001a9c:	f000 f940 	bl	8001d20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001aa0:	2047      	movs	r0, #71	; 0x47
 8001aa2:	f000 f959 	bl	8001d58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	37b8      	adds	r7, #184	; 0xb8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40011400 	.word	0x40011400
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40021800 	.word	0x40021800

08001abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001abc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ac0:	480d      	ldr	r0, [pc, #52]	; (8001af8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ac2:	490e      	ldr	r1, [pc, #56]	; (8001afc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a0b      	ldr	r2, [pc, #44]	; (8001b04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ad8:	4c0b      	ldr	r4, [pc, #44]	; (8001b08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ae6:	f7ff fe8d 	bl	8001804 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aea:	f007 ffcd 	bl	8009a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aee:	f7ff f9d7 	bl	8000ea0 <main>
  bx  lr    
 8001af2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001af4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001af8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001afc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001b00:	0800b39c 	.word	0x0800b39c
  ldr r2, =_sbss
 8001b04:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001b08:	20005260 	.word	0x20005260

08001b0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b0c:	e7fe      	b.n	8001b0c <ADC_IRQHandler>

08001b0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b12:	2003      	movs	r0, #3
 8001b14:	f000 f8f9 	bl	8001d0a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b18:	2005      	movs	r0, #5
 8001b1a:	f7ff fdbb 	bl	8001694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b1e:	f7ff fd91 	bl	8001644 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_IncTick+0x20>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461a      	mov	r2, r3
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_IncTick+0x24>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <HAL_IncTick+0x24>)
 8001b3a:	6013      	str	r3, [r2, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20000034 	.word	0x20000034
 8001b4c:	2000073c 	.word	0x2000073c

08001b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return uwTick;
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <HAL_GetTick+0x14>)
 8001b56:	681b      	ldr	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	2000073c 	.word	0x2000073c

08001b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b70:	f7ff ffee 	bl	8001b50 <HAL_GetTick>
 8001b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b80:	d005      	beq.n	8001b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b82:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <HAL_Delay+0x44>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b8e:	bf00      	nop
 8001b90:	f7ff ffde 	bl	8001b50 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d8f7      	bhi.n	8001b90 <HAL_Delay+0x28>
  {
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000034 	.word	0x20000034

08001bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x40>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bde:	4a04      	ldr	r2, [pc, #16]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x40>)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	60d3      	str	r3, [r2, #12]
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00
 8001bf4:	05fa0000 	.word	0x05fa0000

08001bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <__NVIC_GetPriorityGrouping+0x18>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	f003 0307 	and.w	r3, r3, #7
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db0b      	blt.n	8001c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	f003 021f 	and.w	r2, r3, #31
 8001c2c:	4907      	ldr	r1, [pc, #28]	; (8001c4c <__NVIC_EnableIRQ+0x38>)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	2001      	movs	r0, #1
 8001c36:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	e000e100 	.word	0xe000e100

08001c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	db0a      	blt.n	8001c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	490c      	ldr	r1, [pc, #48]	; (8001c9c <__NVIC_SetPriority+0x4c>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	0112      	lsls	r2, r2, #4
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	440b      	add	r3, r1
 8001c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c78:	e00a      	b.n	8001c90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4908      	ldr	r1, [pc, #32]	; (8001ca0 <__NVIC_SetPriority+0x50>)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	3b04      	subs	r3, #4
 8001c88:	0112      	lsls	r2, r2, #4
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	761a      	strb	r2, [r3, #24]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000e100 	.word	0xe000e100
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b089      	sub	sp, #36	; 0x24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f1c3 0307 	rsb	r3, r3, #7
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	bf28      	it	cs
 8001cc2:	2304      	movcs	r3, #4
 8001cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	2b06      	cmp	r3, #6
 8001ccc:	d902      	bls.n	8001cd4 <NVIC_EncodePriority+0x30>
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	3b03      	subs	r3, #3
 8001cd2:	e000      	b.n	8001cd6 <NVIC_EncodePriority+0x32>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cec:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	43d9      	mvns	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	4313      	orrs	r3, r2
         );
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3724      	adds	r7, #36	; 0x24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff4c 	bl	8001bb0 <__NVIC_SetPriorityGrouping>
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
 8001d2c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d32:	f7ff ff61 	bl	8001bf8 <__NVIC_GetPriorityGrouping>
 8001d36:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	68b9      	ldr	r1, [r7, #8]
 8001d3c:	6978      	ldr	r0, [r7, #20]
 8001d3e:	f7ff ffb1 	bl	8001ca4 <NVIC_EncodePriority>
 8001d42:	4602      	mov	r2, r0
 8001d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d48:	4611      	mov	r1, r2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff ff80 	bl	8001c50 <__NVIC_SetPriority>
}
 8001d50:	bf00      	nop
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ff54 	bl	8001c14 <__NVIC_EnableIRQ>
}
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e014      	b.n	8001db0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	791b      	ldrb	r3, [r3, #4]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d105      	bne.n	8001d9c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7fe fc02 	bl	80005a0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dce:	d120      	bne.n	8001e12 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dde:	d118      	bne.n	8001e12 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2204      	movs	r2, #4
 8001de4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	f043 0201 	orr.w	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dfa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e0a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f82d 	bl	8001e6c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e20:	d120      	bne.n	8001e64 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e30:	d118      	bne.n	8001e64 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2204      	movs	r2, #4
 8001e36:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	f043 0202 	orr.w	r2, r3, #2
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001e4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001e5c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f85d 	bl	8001f1e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	795b      	ldrb	r3, [r3, #5]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_DAC_ConfigChannel+0x18>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e03c      	b.n	8001f12 <HAL_DAC_ConfigChannel+0x92>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f003 0310 	and.w	r3, r3, #16
 8001eb2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6819      	ldr	r1, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f003 0310 	and.w	r3, r3, #16
 8001ef4:	22c0      	movs	r2, #192	; 0xc0
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	43da      	mvns	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	400a      	ands	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2201      	movs	r2, #1
 8001f08:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	371c      	adds	r7, #28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f40:	f7ff fe06 	bl	8001b50 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e099      	b.n	8002084 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f022 0201 	bic.w	r2, r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f70:	e00f      	b.n	8001f92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f72:	f7ff fded 	bl	8001b50 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b05      	cmp	r3, #5
 8001f7e:	d908      	bls.n	8001f92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2220      	movs	r2, #32
 8001f84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2203      	movs	r2, #3
 8001f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e078      	b.n	8002084 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1e8      	bne.n	8001f72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	4b38      	ldr	r3, [pc, #224]	; (800208c <HAL_DMA_Init+0x158>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d107      	bne.n	8001ffc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f023 0307 	bic.w	r3, r3, #7
 8002012:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	4313      	orrs	r3, r2
 800201c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	2b04      	cmp	r3, #4
 8002024:	d117      	bne.n	8002056 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4313      	orrs	r3, r2
 800202e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00e      	beq.n	8002056 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 fa7b 	bl	8002534 <DMA_CheckFifoParam>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2240      	movs	r2, #64	; 0x40
 8002048:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002052:	2301      	movs	r3, #1
 8002054:	e016      	b.n	8002084 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 fa32 	bl	80024c8 <DMA_CalcBaseAndBitshift>
 8002064:	4603      	mov	r3, r0
 8002066:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800206c:	223f      	movs	r2, #63	; 0x3f
 800206e:	409a      	lsls	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2201      	movs	r2, #1
 800207e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	e010803f 	.word	0xe010803f

08002090 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800209e:	f7ff fd57 	bl	8001b50 <HAL_GetTick>
 80020a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d008      	beq.n	80020c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2280      	movs	r2, #128	; 0x80
 80020b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e052      	b.n	8002168 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0216 	bic.w	r2, r2, #22
 80020d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695a      	ldr	r2, [r3, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_DMA_Abort+0x62>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0208 	bic.w	r2, r2, #8
 8002100:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002112:	e013      	b.n	800213c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002114:	f7ff fd1c 	bl	8001b50 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b05      	cmp	r3, #5
 8002120:	d90c      	bls.n	800213c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2220      	movs	r2, #32
 8002126:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2203      	movs	r2, #3
 800212c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e015      	b.n	8002168 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1e4      	bne.n	8002114 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214e:	223f      	movs	r2, #63	; 0x3f
 8002150:	409a      	lsls	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d004      	beq.n	800218e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2280      	movs	r2, #128	; 0x80
 8002188:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e00c      	b.n	80021a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2205      	movs	r2, #5
 8002192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0201 	bic.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80021c0:	4b8e      	ldr	r3, [pc, #568]	; (80023fc <HAL_DMA_IRQHandler+0x248>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a8e      	ldr	r2, [pc, #568]	; (8002400 <HAL_DMA_IRQHandler+0x24c>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	0a9b      	lsrs	r3, r3, #10
 80021cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021de:	2208      	movs	r2, #8
 80021e0:	409a      	lsls	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d01a      	beq.n	8002220 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d013      	beq.n	8002220 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0204 	bic.w	r2, r2, #4
 8002206:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220c:	2208      	movs	r2, #8
 800220e:	409a      	lsls	r2, r3
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002218:	f043 0201 	orr.w	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002224:	2201      	movs	r2, #1
 8002226:	409a      	lsls	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4013      	ands	r3, r2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d012      	beq.n	8002256 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00b      	beq.n	8002256 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002242:	2201      	movs	r2, #1
 8002244:	409a      	lsls	r2, r3
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224e:	f043 0202 	orr.w	r2, r3, #2
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225a:	2204      	movs	r2, #4
 800225c:	409a      	lsls	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4013      	ands	r3, r2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d012      	beq.n	800228c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00b      	beq.n	800228c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002278:	2204      	movs	r2, #4
 800227a:	409a      	lsls	r2, r3
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002284:	f043 0204 	orr.w	r2, r3, #4
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002290:	2210      	movs	r2, #16
 8002292:	409a      	lsls	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d043      	beq.n	8002324 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d03c      	beq.n	8002324 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ae:	2210      	movs	r2, #16
 80022b0:	409a      	lsls	r2, r3
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d018      	beq.n	80022f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d108      	bne.n	80022e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d024      	beq.n	8002324 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	4798      	blx	r3
 80022e2:	e01f      	b.n	8002324 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d01b      	beq.n	8002324 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	4798      	blx	r3
 80022f4:	e016      	b.n	8002324 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002300:	2b00      	cmp	r3, #0
 8002302:	d107      	bne.n	8002314 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0208 	bic.w	r2, r2, #8
 8002312:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002328:	2220      	movs	r2, #32
 800232a:	409a      	lsls	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4013      	ands	r3, r2
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 808f 	beq.w	8002454 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 8087 	beq.w	8002454 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234a:	2220      	movs	r2, #32
 800234c:	409a      	lsls	r2, r3
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b05      	cmp	r3, #5
 800235c:	d136      	bne.n	80023cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 0216 	bic.w	r2, r2, #22
 800236c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695a      	ldr	r2, [r3, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800237c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	2b00      	cmp	r3, #0
 8002384:	d103      	bne.n	800238e <HAL_DMA_IRQHandler+0x1da>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800238a:	2b00      	cmp	r3, #0
 800238c:	d007      	beq.n	800239e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0208 	bic.w	r2, r2, #8
 800239c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a2:	223f      	movs	r2, #63	; 0x3f
 80023a4:	409a      	lsls	r2, r3
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d07e      	beq.n	80024c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	4798      	blx	r3
        }
        return;
 80023ca:	e079      	b.n	80024c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d01d      	beq.n	8002416 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10d      	bne.n	8002404 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d031      	beq.n	8002454 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	4798      	blx	r3
 80023f8:	e02c      	b.n	8002454 <HAL_DMA_IRQHandler+0x2a0>
 80023fa:	bf00      	nop
 80023fc:	2000002c 	.word	0x2000002c
 8002400:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002408:	2b00      	cmp	r3, #0
 800240a:	d023      	beq.n	8002454 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
 8002414:	e01e      	b.n	8002454 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10f      	bne.n	8002444 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0210 	bic.w	r2, r2, #16
 8002432:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002458:	2b00      	cmp	r3, #0
 800245a:	d032      	beq.n	80024c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d022      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2205      	movs	r2, #5
 800246c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0201 	bic.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	3301      	adds	r3, #1
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	429a      	cmp	r2, r3
 800248a:	d307      	bcc.n	800249c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f2      	bne.n	8002480 <HAL_DMA_IRQHandler+0x2cc>
 800249a:	e000      	b.n	800249e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800249c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	4798      	blx	r3
 80024be:	e000      	b.n	80024c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024c0:	bf00      	nop
    }
  }
}
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	3b10      	subs	r3, #16
 80024d8:	4a13      	ldr	r2, [pc, #76]	; (8002528 <DMA_CalcBaseAndBitshift+0x60>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	091b      	lsrs	r3, r3, #4
 80024e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024e2:	4a12      	ldr	r2, [pc, #72]	; (800252c <DMA_CalcBaseAndBitshift+0x64>)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4413      	add	r3, r2
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	d908      	bls.n	8002508 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	461a      	mov	r2, r3
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <DMA_CalcBaseAndBitshift+0x68>)
 80024fe:	4013      	ands	r3, r2
 8002500:	1d1a      	adds	r2, r3, #4
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	659a      	str	r2, [r3, #88]	; 0x58
 8002506:	e006      	b.n	8002516 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	4b08      	ldr	r3, [pc, #32]	; (8002530 <DMA_CalcBaseAndBitshift+0x68>)
 8002510:	4013      	ands	r3, r2
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	aaaaaaab 	.word	0xaaaaaaab
 800252c:	0800b384 	.word	0x0800b384
 8002530:	fffffc00 	.word	0xfffffc00

08002534 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d11f      	bne.n	800258e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b03      	cmp	r3, #3
 8002552:	d856      	bhi.n	8002602 <DMA_CheckFifoParam+0xce>
 8002554:	a201      	add	r2, pc, #4	; (adr r2, 800255c <DMA_CheckFifoParam+0x28>)
 8002556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255a:	bf00      	nop
 800255c:	0800256d 	.word	0x0800256d
 8002560:	0800257f 	.word	0x0800257f
 8002564:	0800256d 	.word	0x0800256d
 8002568:	08002603 	.word	0x08002603
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d046      	beq.n	8002606 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800257c:	e043      	b.n	8002606 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002586:	d140      	bne.n	800260a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800258c:	e03d      	b.n	800260a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002596:	d121      	bne.n	80025dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d837      	bhi.n	800260e <DMA_CheckFifoParam+0xda>
 800259e:	a201      	add	r2, pc, #4	; (adr r2, 80025a4 <DMA_CheckFifoParam+0x70>)
 80025a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a4:	080025b5 	.word	0x080025b5
 80025a8:	080025bb 	.word	0x080025bb
 80025ac:	080025b5 	.word	0x080025b5
 80025b0:	080025cd 	.word	0x080025cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
      break;
 80025b8:	e030      	b.n	800261c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d025      	beq.n	8002612 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ca:	e022      	b.n	8002612 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025d4:	d11f      	bne.n	8002616 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025da:	e01c      	b.n	8002616 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d903      	bls.n	80025ea <DMA_CheckFifoParam+0xb6>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d003      	beq.n	80025f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025e8:	e018      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	73fb      	strb	r3, [r7, #15]
      break;
 80025ee:	e015      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00e      	beq.n	800261a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002600:	e00b      	b.n	800261a <DMA_CheckFifoParam+0xe6>
      break;
 8002602:	bf00      	nop
 8002604:	e00a      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 8002606:	bf00      	nop
 8002608:	e008      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800260a:	bf00      	nop
 800260c:	e006      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800260e:	bf00      	nop
 8002610:	e004      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 8002612:	bf00      	nop
 8002614:	e002      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;   
 8002616:	bf00      	nop
 8002618:	e000      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800261a:	bf00      	nop
    }
  } 
  
  return status; 
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b089      	sub	sp, #36	; 0x24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002642:	2300      	movs	r3, #0
 8002644:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
 800264a:	e175      	b.n	8002938 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800264c:	2201      	movs	r2, #1
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	429a      	cmp	r2, r3
 8002666:	f040 8164 	bne.w	8002932 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	2b01      	cmp	r3, #1
 8002674:	d005      	beq.n	8002682 <HAL_GPIO_Init+0x56>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d130      	bne.n	80026e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	2203      	movs	r2, #3
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43db      	mvns	r3, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4013      	ands	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	68da      	ldr	r2, [r3, #12]
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026b8:	2201      	movs	r2, #1
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 0201 	and.w	r2, r3, #1
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0303 	and.w	r3, r3, #3
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d017      	beq.n	8002720 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	2203      	movs	r2, #3
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4013      	ands	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d123      	bne.n	8002774 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	08da      	lsrs	r2, r3, #3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3208      	adds	r2, #8
 8002734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	f003 0307 	and.w	r3, r3, #7
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	220f      	movs	r2, #15
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	08da      	lsrs	r2, r3, #3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	3208      	adds	r2, #8
 800276e:	69b9      	ldr	r1, [r7, #24]
 8002770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2203      	movs	r2, #3
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4013      	ands	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0203 	and.w	r2, r3, #3
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4313      	orrs	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80be 	beq.w	8002932 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b6:	4b66      	ldr	r3, [pc, #408]	; (8002950 <HAL_GPIO_Init+0x324>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ba:	4a65      	ldr	r2, [pc, #404]	; (8002950 <HAL_GPIO_Init+0x324>)
 80027bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c0:	6453      	str	r3, [r2, #68]	; 0x44
 80027c2:	4b63      	ldr	r3, [pc, #396]	; (8002950 <HAL_GPIO_Init+0x324>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027ce:	4a61      	ldr	r2, [pc, #388]	; (8002954 <HAL_GPIO_Init+0x328>)
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	3302      	adds	r3, #2
 80027d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	220f      	movs	r2, #15
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a58      	ldr	r2, [pc, #352]	; (8002958 <HAL_GPIO_Init+0x32c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d037      	beq.n	800286a <HAL_GPIO_Init+0x23e>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a57      	ldr	r2, [pc, #348]	; (800295c <HAL_GPIO_Init+0x330>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d031      	beq.n	8002866 <HAL_GPIO_Init+0x23a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a56      	ldr	r2, [pc, #344]	; (8002960 <HAL_GPIO_Init+0x334>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d02b      	beq.n	8002862 <HAL_GPIO_Init+0x236>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a55      	ldr	r2, [pc, #340]	; (8002964 <HAL_GPIO_Init+0x338>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d025      	beq.n	800285e <HAL_GPIO_Init+0x232>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a54      	ldr	r2, [pc, #336]	; (8002968 <HAL_GPIO_Init+0x33c>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d01f      	beq.n	800285a <HAL_GPIO_Init+0x22e>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a53      	ldr	r2, [pc, #332]	; (800296c <HAL_GPIO_Init+0x340>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d019      	beq.n	8002856 <HAL_GPIO_Init+0x22a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a52      	ldr	r2, [pc, #328]	; (8002970 <HAL_GPIO_Init+0x344>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d013      	beq.n	8002852 <HAL_GPIO_Init+0x226>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a51      	ldr	r2, [pc, #324]	; (8002974 <HAL_GPIO_Init+0x348>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00d      	beq.n	800284e <HAL_GPIO_Init+0x222>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a50      	ldr	r2, [pc, #320]	; (8002978 <HAL_GPIO_Init+0x34c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d007      	beq.n	800284a <HAL_GPIO_Init+0x21e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4f      	ldr	r2, [pc, #316]	; (800297c <HAL_GPIO_Init+0x350>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d101      	bne.n	8002846 <HAL_GPIO_Init+0x21a>
 8002842:	2309      	movs	r3, #9
 8002844:	e012      	b.n	800286c <HAL_GPIO_Init+0x240>
 8002846:	230a      	movs	r3, #10
 8002848:	e010      	b.n	800286c <HAL_GPIO_Init+0x240>
 800284a:	2308      	movs	r3, #8
 800284c:	e00e      	b.n	800286c <HAL_GPIO_Init+0x240>
 800284e:	2307      	movs	r3, #7
 8002850:	e00c      	b.n	800286c <HAL_GPIO_Init+0x240>
 8002852:	2306      	movs	r3, #6
 8002854:	e00a      	b.n	800286c <HAL_GPIO_Init+0x240>
 8002856:	2305      	movs	r3, #5
 8002858:	e008      	b.n	800286c <HAL_GPIO_Init+0x240>
 800285a:	2304      	movs	r3, #4
 800285c:	e006      	b.n	800286c <HAL_GPIO_Init+0x240>
 800285e:	2303      	movs	r3, #3
 8002860:	e004      	b.n	800286c <HAL_GPIO_Init+0x240>
 8002862:	2302      	movs	r3, #2
 8002864:	e002      	b.n	800286c <HAL_GPIO_Init+0x240>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <HAL_GPIO_Init+0x240>
 800286a:	2300      	movs	r3, #0
 800286c:	69fa      	ldr	r2, [r7, #28]
 800286e:	f002 0203 	and.w	r2, r2, #3
 8002872:	0092      	lsls	r2, r2, #2
 8002874:	4093      	lsls	r3, r2
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4313      	orrs	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800287c:	4935      	ldr	r1, [pc, #212]	; (8002954 <HAL_GPIO_Init+0x328>)
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	3302      	adds	r3, #2
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800288a:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <HAL_GPIO_Init+0x354>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ae:	4a34      	ldr	r2, [pc, #208]	; (8002980 <HAL_GPIO_Init+0x354>)
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028b4:	4b32      	ldr	r3, [pc, #200]	; (8002980 <HAL_GPIO_Init+0x354>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028d8:	4a29      	ldr	r2, [pc, #164]	; (8002980 <HAL_GPIO_Init+0x354>)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028de:	4b28      	ldr	r3, [pc, #160]	; (8002980 <HAL_GPIO_Init+0x354>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4013      	ands	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002902:	4a1f      	ldr	r2, [pc, #124]	; (8002980 <HAL_GPIO_Init+0x354>)
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002908:	4b1d      	ldr	r3, [pc, #116]	; (8002980 <HAL_GPIO_Init+0x354>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	43db      	mvns	r3, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4013      	ands	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d003      	beq.n	800292c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800292c:	4a14      	ldr	r2, [pc, #80]	; (8002980 <HAL_GPIO_Init+0x354>)
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	3301      	adds	r3, #1
 8002936:	61fb      	str	r3, [r7, #28]
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	2b0f      	cmp	r3, #15
 800293c:	f67f ae86 	bls.w	800264c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3724      	adds	r7, #36	; 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40023800 	.word	0x40023800
 8002954:	40013800 	.word	0x40013800
 8002958:	40020000 	.word	0x40020000
 800295c:	40020400 	.word	0x40020400
 8002960:	40020800 	.word	0x40020800
 8002964:	40020c00 	.word	0x40020c00
 8002968:	40021000 	.word	0x40021000
 800296c:	40021400 	.word	0x40021400
 8002970:	40021800 	.word	0x40021800
 8002974:	40021c00 	.word	0x40021c00
 8002978:	40022000 	.word	0x40022000
 800297c:	40022400 	.word	0x40022400
 8002980:	40013c00 	.word	0x40013c00

08002984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
 8002990:	4613      	mov	r3, r2
 8002992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002994:	787b      	ldrb	r3, [r7, #1]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800299a:	887a      	ldrh	r2, [r7, #2]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029a0:	e003      	b.n	80029aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029a2:	887b      	ldrh	r3, [r7, #2]
 80029a4:	041a      	lsls	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	619a      	str	r2, [r3, #24]
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b085      	sub	sp, #20
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	460b      	mov	r3, r1
 80029c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029c8:	887a      	ldrh	r2, [r7, #2]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4013      	ands	r3, r2
 80029ce:	041a      	lsls	r2, r3, #16
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	43d9      	mvns	r1, r3
 80029d4:	887b      	ldrh	r3, [r7, #2]
 80029d6:	400b      	ands	r3, r1
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	619a      	str	r2, [r3, #24]
}
 80029de:	bf00      	nop
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
	...

080029ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e07f      	b.n	8002afe <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7fe f9e4 	bl	8000de0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2224      	movs	r2, #36	; 0x24
 8002a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d107      	bne.n	8002a66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	e006      	b.n	8002a74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689a      	ldr	r2, [r3, #8]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002a72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d104      	bne.n	8002a86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6859      	ldr	r1, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <HAL_I2C_Init+0x11c>)
 8002a92:	430b      	orrs	r3, r1
 8002a94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aa4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691a      	ldr	r2, [r3, #16]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69d9      	ldr	r1, [r3, #28]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1a      	ldr	r2, [r3, #32]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	02008000 	.word	0x02008000

08002b0c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af02      	add	r7, sp, #8
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	4608      	mov	r0, r1
 8002b16:	4611      	mov	r1, r2
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	817b      	strh	r3, [r7, #10]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	813b      	strh	r3, [r7, #8]
 8002b22:	4613      	mov	r3, r2
 8002b24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b20      	cmp	r3, #32
 8002b30:	f040 80f9 	bne.w	8002d26 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <HAL_I2C_Mem_Write+0x34>
 8002b3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d105      	bne.n	8002b4c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b46:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0ed      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_I2C_Mem_Write+0x4e>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e0e6      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b62:	f7fe fff5 	bl	8001b50 <HAL_GetTick>
 8002b66:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	2319      	movs	r3, #25
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 f955 	bl	8002e24 <I2C_WaitOnFlagUntilTimeout>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0d1      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2221      	movs	r2, #33	; 0x21
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2240      	movs	r2, #64	; 0x40
 8002b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a3a      	ldr	r2, [r7, #32]
 8002b9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bac:	88f8      	ldrh	r0, [r7, #6]
 8002bae:	893a      	ldrh	r2, [r7, #8]
 8002bb0:	8979      	ldrh	r1, [r7, #10]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	4603      	mov	r3, r0
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 f8b9 	bl	8002d34 <I2C_RequestMemoryWrite>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0a9      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	2bff      	cmp	r3, #255	; 0xff
 8002bdc:	d90e      	bls.n	8002bfc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	22ff      	movs	r2, #255	; 0xff
 8002be2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	8979      	ldrh	r1, [r7, #10]
 8002bec:	2300      	movs	r3, #0
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fab1 	bl	800315c <I2C_TransferConfig>
 8002bfa:	e00f      	b.n	8002c1c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	8979      	ldrh	r1, [r7, #10]
 8002c0e:	2300      	movs	r3, #0
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f000 faa0 	bl	800315c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f93f 	bl	8002ea4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e07b      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	781a      	ldrb	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d034      	beq.n	8002cd4 <HAL_I2C_Mem_Write+0x1c8>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d130      	bne.n	8002cd4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2180      	movs	r1, #128	; 0x80
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f8d1 	bl	8002e24 <I2C_WaitOnFlagUntilTimeout>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e04d      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2bff      	cmp	r3, #255	; 0xff
 8002c94:	d90e      	bls.n	8002cb4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	22ff      	movs	r2, #255	; 0xff
 8002c9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	8979      	ldrh	r1, [r7, #10]
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 fa55 	bl	800315c <I2C_TransferConfig>
 8002cb2:	e00f      	b.n	8002cd4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	8979      	ldrh	r1, [r7, #10]
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f000 fa44 	bl	800315c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d19e      	bne.n	8002c1c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f91e 	bl	8002f24 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e01a      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2220      	movs	r2, #32
 8002cf8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	6859      	ldr	r1, [r3, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <HAL_I2C_Mem_Write+0x224>)
 8002d06:	400b      	ands	r3, r1
 8002d08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d22:	2300      	movs	r3, #0
 8002d24:	e000      	b.n	8002d28 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d26:	2302      	movs	r3, #2
  }
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	fe00e800 	.word	0xfe00e800

08002d34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	4611      	mov	r1, r2
 8002d40:	461a      	mov	r2, r3
 8002d42:	4603      	mov	r3, r0
 8002d44:	817b      	strh	r3, [r7, #10]
 8002d46:	460b      	mov	r3, r1
 8002d48:	813b      	strh	r3, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	8979      	ldrh	r1, [r7, #10]
 8002d54:	4b20      	ldr	r3, [pc, #128]	; (8002dd8 <I2C_RequestMemoryWrite+0xa4>)
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 f9fd 	bl	800315c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	69b9      	ldr	r1, [r7, #24]
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 f89c 	bl	8002ea4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e02c      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d105      	bne.n	8002d88 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d7c:	893b      	ldrh	r3, [r7, #8]
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	629a      	str	r2, [r3, #40]	; 0x28
 8002d86:	e015      	b.n	8002db4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d88:	893b      	ldrh	r3, [r7, #8]
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	69b9      	ldr	r1, [r7, #24]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 f882 	bl	8002ea4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e012      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002daa:	893b      	ldrh	r3, [r7, #8]
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2180      	movs	r1, #128	; 0x80
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 f830 	bl	8002e24 <I2C_WaitOnFlagUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	80002000 	.word	0x80002000

08002ddc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d103      	bne.n	8002dfa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2200      	movs	r2, #0
 8002df8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d007      	beq.n	8002e18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699a      	ldr	r2, [r3, #24]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	619a      	str	r2, [r3, #24]
  }
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	603b      	str	r3, [r7, #0]
 8002e30:	4613      	mov	r3, r2
 8002e32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e34:	e022      	b.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d01e      	beq.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e3e:	f7fe fe87 	bl	8001b50 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d302      	bcc.n	8002e54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d113      	bne.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2220      	movs	r2, #32
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e00f      	b.n	8002e9c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699a      	ldr	r2, [r3, #24]
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	4013      	ands	r3, r2
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	bf0c      	ite	eq
 8002e8c:	2301      	moveq	r3, #1
 8002e8e:	2300      	movne	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	461a      	mov	r2, r3
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d0cd      	beq.n	8002e36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002eb0:	e02c      	b.n	8002f0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	68b9      	ldr	r1, [r7, #8]
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f870 	bl	8002f9c <I2C_IsErrorOccurred>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e02a      	b.n	8002f1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ecc:	d01e      	beq.n	8002f0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ece:	f7fe fe3f 	bl	8001b50 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d302      	bcc.n	8002ee4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d113      	bne.n	8002f0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee8:	f043 0220 	orr.w	r2, r3, #32
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e007      	b.n	8002f1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d1cb      	bne.n	8002eb2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f30:	e028      	b.n	8002f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	68b9      	ldr	r1, [r7, #8]
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 f830 	bl	8002f9c <I2C_IsErrorOccurred>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e026      	b.n	8002f94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f46:	f7fe fe03 	bl	8001b50 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	68ba      	ldr	r2, [r7, #8]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d302      	bcc.n	8002f5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d113      	bne.n	8002f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e007      	b.n	8002f94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d1cf      	bne.n	8002f32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08a      	sub	sp, #40	; 0x28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	f003 0310 	and.w	r3, r3, #16
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d068      	beq.n	800309a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2210      	movs	r2, #16
 8002fce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fd0:	e049      	b.n	8003066 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd8:	d045      	beq.n	8003066 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fda:	f7fe fdb9 	bl	8001b50 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d302      	bcc.n	8002ff0 <I2C_IsErrorOccurred+0x54>
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d13a      	bne.n	8003066 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003002:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800300e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003012:	d121      	bne.n	8003058 <I2C_IsErrorOccurred+0xbc>
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800301a:	d01d      	beq.n	8003058 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800301c:	7cfb      	ldrb	r3, [r7, #19]
 800301e:	2b20      	cmp	r3, #32
 8003020:	d01a      	beq.n	8003058 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003030:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003032:	f7fe fd8d 	bl	8001b50 <HAL_GetTick>
 8003036:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003038:	e00e      	b.n	8003058 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800303a:	f7fe fd89 	bl	8001b50 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b19      	cmp	r3, #25
 8003046:	d907      	bls.n	8003058 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003048:	6a3b      	ldr	r3, [r7, #32]
 800304a:	f043 0320 	orr.w	r3, r3, #32
 800304e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003056:	e006      	b.n	8003066 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	2b20      	cmp	r3, #32
 8003064:	d1e9      	bne.n	800303a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	f003 0320 	and.w	r3, r3, #32
 8003070:	2b20      	cmp	r3, #32
 8003072:	d003      	beq.n	800307c <I2C_IsErrorOccurred+0xe0>
 8003074:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0aa      	beq.n	8002fd2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800307c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003080:	2b00      	cmp	r3, #0
 8003082:	d103      	bne.n	800308c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2220      	movs	r2, #32
 800308a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	f043 0304 	orr.w	r3, r3, #4
 8003092:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00b      	beq.n	80030c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	f043 0301 	orr.w	r3, r3, #1
 80030b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00b      	beq.n	80030e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	f043 0308 	orr.w	r3, r3, #8
 80030d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030f0:	6a3b      	ldr	r3, [r7, #32]
 80030f2:	f043 0302 	orr.w	r3, r3, #2
 80030f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003100:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01c      	beq.n	800314a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f7ff fe63 	bl	8002ddc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6859      	ldr	r1, [r3, #4]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <I2C_IsErrorOccurred+0x1bc>)
 8003122:	400b      	ands	r3, r1
 8003124:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800312a:	6a3b      	ldr	r3, [r7, #32]
 800312c:	431a      	orrs	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2220      	movs	r2, #32
 8003136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800314a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800314e:	4618      	mov	r0, r3
 8003150:	3728      	adds	r7, #40	; 0x28
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	fe00e800 	.word	0xfe00e800

0800315c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800315c:	b480      	push	{r7}
 800315e:	b087      	sub	sp, #28
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	460b      	mov	r3, r1
 8003168:	817b      	strh	r3, [r7, #10]
 800316a:	4613      	mov	r3, r2
 800316c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800316e:	897b      	ldrh	r3, [r7, #10]
 8003170:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003174:	7a7b      	ldrb	r3, [r7, #9]
 8003176:	041b      	lsls	r3, r3, #16
 8003178:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800317c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003182:	6a3b      	ldr	r3, [r7, #32]
 8003184:	4313      	orrs	r3, r2
 8003186:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800318a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	0d5b      	lsrs	r3, r3, #21
 8003196:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800319a:	4b08      	ldr	r3, [pc, #32]	; (80031bc <I2C_TransferConfig+0x60>)
 800319c:	430b      	orrs	r3, r1
 800319e:	43db      	mvns	r3, r3
 80031a0:	ea02 0103 	and.w	r1, r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80031ae:	bf00      	nop
 80031b0:	371c      	adds	r7, #28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	03ff63ff 	.word	0x03ff63ff

080031c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d138      	bne.n	8003248 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e032      	b.n	800324a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2224      	movs	r2, #36	; 0x24
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003212:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	6819      	ldr	r1, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003244:	2300      	movs	r3, #0
 8003246:	e000      	b.n	800324a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003248:	2302      	movs	r3, #2
  }
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003256:	b480      	push	{r7}
 8003258:	b085      	sub	sp, #20
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b20      	cmp	r3, #32
 800326a:	d139      	bne.n	80032e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003272:	2b01      	cmp	r3, #1
 8003274:	d101      	bne.n	800327a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003276:	2302      	movs	r3, #2
 8003278:	e033      	b.n	80032e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2224      	movs	r2, #36	; 0x24
 8003286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0201 	bic.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	021b      	lsls	r3, r3, #8
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0201 	orr.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	e000      	b.n	80032e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032e0:	2302      	movs	r3, #2
  }
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
	...

080032f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80032f6:	2300      	movs	r3, #0
 80032f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80032fa:	4b23      	ldr	r3, [pc, #140]	; (8003388 <HAL_PWREx_EnableOverDrive+0x98>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	4a22      	ldr	r2, [pc, #136]	; (8003388 <HAL_PWREx_EnableOverDrive+0x98>)
 8003300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003304:	6413      	str	r3, [r2, #64]	; 0x40
 8003306:	4b20      	ldr	r3, [pc, #128]	; (8003388 <HAL_PWREx_EnableOverDrive+0x98>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003312:	4b1e      	ldr	r3, [pc, #120]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a1d      	ldr	r2, [pc, #116]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800331e:	f7fe fc17 	bl	8001b50 <HAL_GetTick>
 8003322:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003324:	e009      	b.n	800333a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003326:	f7fe fc13 	bl	8001b50 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003334:	d901      	bls.n	800333a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e022      	b.n	8003380 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800333a:	4b14      	ldr	r3, [pc, #80]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003346:	d1ee      	bne.n	8003326 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003348:	4b10      	ldr	r3, [pc, #64]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0f      	ldr	r2, [pc, #60]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 800334e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003352:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003354:	f7fe fbfc 	bl	8001b50 <HAL_GetTick>
 8003358:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800335a:	e009      	b.n	8003370 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800335c:	f7fe fbf8 	bl	8001b50 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800336a:	d901      	bls.n	8003370 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e007      	b.n	8003380 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003370:	4b06      	ldr	r3, [pc, #24]	; (800338c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003378:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800337c:	d1ee      	bne.n	800335c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40023800 	.word	0x40023800
 800338c:	40007000 	.word	0x40007000

08003390 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003398:	2300      	movs	r3, #0
 800339a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e29b      	b.n	80038de <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 8087 	beq.w	80034c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b4:	4b96      	ldr	r3, [pc, #600]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d00c      	beq.n	80033da <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033c0:	4b93      	ldr	r3, [pc, #588]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 030c 	and.w	r3, r3, #12
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d112      	bne.n	80033f2 <HAL_RCC_OscConfig+0x62>
 80033cc:	4b90      	ldr	r3, [pc, #576]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d8:	d10b      	bne.n	80033f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033da:	4b8d      	ldr	r3, [pc, #564]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d06c      	beq.n	80034c0 <HAL_RCC_OscConfig+0x130>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d168      	bne.n	80034c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e275      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x7a>
 80033fc:	4b84      	ldr	r3, [pc, #528]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a83      	ldr	r2, [pc, #524]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003406:	6013      	str	r3, [r2, #0]
 8003408:	e02e      	b.n	8003468 <HAL_RCC_OscConfig+0xd8>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10c      	bne.n	800342c <HAL_RCC_OscConfig+0x9c>
 8003412:	4b7f      	ldr	r3, [pc, #508]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a7e      	ldr	r2, [pc, #504]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	4b7c      	ldr	r3, [pc, #496]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a7b      	ldr	r2, [pc, #492]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003424:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	e01d      	b.n	8003468 <HAL_RCC_OscConfig+0xd8>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0xc0>
 8003436:	4b76      	ldr	r3, [pc, #472]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a75      	ldr	r2, [pc, #468]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800343c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b73      	ldr	r3, [pc, #460]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a72      	ldr	r2, [pc, #456]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e00b      	b.n	8003468 <HAL_RCC_OscConfig+0xd8>
 8003450:	4b6f      	ldr	r3, [pc, #444]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a6e      	ldr	r2, [pc, #440]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800345a:	6013      	str	r3, [r2, #0]
 800345c:	4b6c      	ldr	r3, [pc, #432]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a6b      	ldr	r2, [pc, #428]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003462:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d013      	beq.n	8003498 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003470:	f7fe fb6e 	bl	8001b50 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003478:	f7fe fb6a 	bl	8001b50 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b64      	cmp	r3, #100	; 0x64
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e229      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348a:	4b61      	ldr	r3, [pc, #388]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0f0      	beq.n	8003478 <HAL_RCC_OscConfig+0xe8>
 8003496:	e014      	b.n	80034c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fe fb5a 	bl	8001b50 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fe fb56 	bl	8001b50 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	; 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e215      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b2:	4b57      	ldr	r3, [pc, #348]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x110>
 80034be:	e000      	b.n	80034c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d069      	beq.n	80035a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ce:	4b50      	ldr	r3, [pc, #320]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034da:	4b4d      	ldr	r3, [pc, #308]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d11c      	bne.n	8003520 <HAL_RCC_OscConfig+0x190>
 80034e6:	4b4a      	ldr	r3, [pc, #296]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d116      	bne.n	8003520 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f2:	4b47      	ldr	r3, [pc, #284]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_RCC_OscConfig+0x17a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d001      	beq.n	800350a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e1e9      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350a:	4b41      	ldr	r3, [pc, #260]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	493d      	ldr	r1, [pc, #244]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351e:	e040      	b.n	80035a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d023      	beq.n	8003570 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003528:	4b39      	ldr	r3, [pc, #228]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a38      	ldr	r2, [pc, #224]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800352e:	f043 0301 	orr.w	r3, r3, #1
 8003532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fe fb0c 	bl	8001b50 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800353c:	f7fe fb08 	bl	8001b50 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e1c7      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354e:	4b30      	ldr	r3, [pc, #192]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355a:	4b2d      	ldr	r3, [pc, #180]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	4929      	ldr	r1, [pc, #164]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 800356a:	4313      	orrs	r3, r2
 800356c:	600b      	str	r3, [r1, #0]
 800356e:	e018      	b.n	80035a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003570:	4b27      	ldr	r3, [pc, #156]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a26      	ldr	r2, [pc, #152]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003576:	f023 0301 	bic.w	r3, r3, #1
 800357a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357c:	f7fe fae8 	bl	8001b50 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003584:	f7fe fae4 	bl	8001b50 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e1a3      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003596:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f0      	bne.n	8003584 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d038      	beq.n	8003620 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d019      	beq.n	80035ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035b6:	4b16      	ldr	r3, [pc, #88]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80035b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035ba:	4a15      	ldr	r2, [pc, #84]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80035bc:	f043 0301 	orr.w	r3, r3, #1
 80035c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c2:	f7fe fac5 	bl	8001b50 <HAL_GetTick>
 80035c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035c8:	e008      	b.n	80035dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ca:	f7fe fac1 	bl	8001b50 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e180      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80035de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0f0      	beq.n	80035ca <HAL_RCC_OscConfig+0x23a>
 80035e8:	e01a      	b.n	8003620 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ea:	4b09      	ldr	r3, [pc, #36]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80035ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035ee:	4a08      	ldr	r2, [pc, #32]	; (8003610 <HAL_RCC_OscConfig+0x280>)
 80035f0:	f023 0301 	bic.w	r3, r3, #1
 80035f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f6:	f7fe faab 	bl	8001b50 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035fc:	e00a      	b.n	8003614 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fe:	f7fe faa7 	bl	8001b50 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d903      	bls.n	8003614 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e166      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
 8003610:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003614:	4b92      	ldr	r3, [pc, #584]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d1ee      	bne.n	80035fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80a4 	beq.w	8003776 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362e:	4b8c      	ldr	r3, [pc, #560]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10d      	bne.n	8003656 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	4b89      	ldr	r3, [pc, #548]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	4a88      	ldr	r2, [pc, #544]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003644:	6413      	str	r3, [r2, #64]	; 0x40
 8003646:	4b86      	ldr	r3, [pc, #536]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003652:	2301      	movs	r3, #1
 8003654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003656:	4b83      	ldr	r3, [pc, #524]	; (8003864 <HAL_RCC_OscConfig+0x4d4>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d118      	bne.n	8003694 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003662:	4b80      	ldr	r3, [pc, #512]	; (8003864 <HAL_RCC_OscConfig+0x4d4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a7f      	ldr	r2, [pc, #508]	; (8003864 <HAL_RCC_OscConfig+0x4d4>)
 8003668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366e:	f7fe fa6f 	bl	8001b50 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003676:	f7fe fa6b 	bl	8001b50 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b64      	cmp	r3, #100	; 0x64
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e12a      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003688:	4b76      	ldr	r3, [pc, #472]	; (8003864 <HAL_RCC_OscConfig+0x4d4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d106      	bne.n	80036aa <HAL_RCC_OscConfig+0x31a>
 800369c:	4b70      	ldr	r3, [pc, #448]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800369e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a0:	4a6f      	ldr	r2, [pc, #444]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6713      	str	r3, [r2, #112]	; 0x70
 80036a8:	e02d      	b.n	8003706 <HAL_RCC_OscConfig+0x376>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x33c>
 80036b2:	4b6b      	ldr	r3, [pc, #428]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b6:	4a6a      	ldr	r2, [pc, #424]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6713      	str	r3, [r2, #112]	; 0x70
 80036be:	4b68      	ldr	r3, [pc, #416]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	4a67      	ldr	r2, [pc, #412]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6713      	str	r3, [r2, #112]	; 0x70
 80036ca:	e01c      	b.n	8003706 <HAL_RCC_OscConfig+0x376>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b05      	cmp	r3, #5
 80036d2:	d10c      	bne.n	80036ee <HAL_RCC_OscConfig+0x35e>
 80036d4:	4b62      	ldr	r3, [pc, #392]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d8:	4a61      	ldr	r2, [pc, #388]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036da:	f043 0304 	orr.w	r3, r3, #4
 80036de:	6713      	str	r3, [r2, #112]	; 0x70
 80036e0:	4b5f      	ldr	r3, [pc, #380]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e4:	4a5e      	ldr	r2, [pc, #376]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6713      	str	r3, [r2, #112]	; 0x70
 80036ec:	e00b      	b.n	8003706 <HAL_RCC_OscConfig+0x376>
 80036ee:	4b5c      	ldr	r3, [pc, #368]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f2:	4a5b      	ldr	r2, [pc, #364]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	6713      	str	r3, [r2, #112]	; 0x70
 80036fa:	4b59      	ldr	r3, [pc, #356]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80036fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036fe:	4a58      	ldr	r2, [pc, #352]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003700:	f023 0304 	bic.w	r3, r3, #4
 8003704:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d015      	beq.n	800373a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370e:	f7fe fa1f 	bl	8001b50 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003714:	e00a      	b.n	800372c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003716:	f7fe fa1b 	bl	8001b50 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f241 3288 	movw	r2, #5000	; 0x1388
 8003724:	4293      	cmp	r3, r2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e0d8      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372c:	4b4c      	ldr	r3, [pc, #304]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800372e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ee      	beq.n	8003716 <HAL_RCC_OscConfig+0x386>
 8003738:	e014      	b.n	8003764 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373a:	f7fe fa09 	bl	8001b50 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fe fa05 	bl	8001b50 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0c2      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003758:	4b41      	ldr	r3, [pc, #260]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800375a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1ee      	bne.n	8003742 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d105      	bne.n	8003776 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376a:	4b3d      	ldr	r3, [pc, #244]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	4a3c      	ldr	r2, [pc, #240]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003774:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b00      	cmp	r3, #0
 800377c:	f000 80ae 	beq.w	80038dc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003780:	4b37      	ldr	r3, [pc, #220]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 030c 	and.w	r3, r3, #12
 8003788:	2b08      	cmp	r3, #8
 800378a:	d06d      	beq.n	8003868 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d14b      	bne.n	800382c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003794:	4b32      	ldr	r3, [pc, #200]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a31      	ldr	r2, [pc, #196]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800379a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800379e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7fe f9d6 	bl	8001b50 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe f9d2 	bl	8001b50 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e091      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ba:	4b29      	ldr	r3, [pc, #164]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69da      	ldr	r2, [r3, #28]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	019b      	lsls	r3, r3, #6
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	085b      	lsrs	r3, r3, #1
 80037de:	3b01      	subs	r3, #1
 80037e0:	041b      	lsls	r3, r3, #16
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e8:	061b      	lsls	r3, r3, #24
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f0:	071b      	lsls	r3, r3, #28
 80037f2:	491b      	ldr	r1, [pc, #108]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f8:	4b19      	ldr	r3, [pc, #100]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a18      	ldr	r2, [pc, #96]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 80037fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003804:	f7fe f9a4 	bl	8001b50 <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800380c:	f7fe f9a0 	bl	8001b50 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e05f      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800381e:	4b10      	ldr	r3, [pc, #64]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0f0      	beq.n	800380c <HAL_RCC_OscConfig+0x47c>
 800382a:	e057      	b.n	80038dc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382c:	4b0c      	ldr	r3, [pc, #48]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a0b      	ldr	r2, [pc, #44]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003832:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003836:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fe f98a 	bl	8001b50 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003840:	f7fe f986 	bl	8001b50 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e045      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003852:	4b03      	ldr	r3, [pc, #12]	; (8003860 <HAL_RCC_OscConfig+0x4d0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f0      	bne.n	8003840 <HAL_RCC_OscConfig+0x4b0>
 800385e:	e03d      	b.n	80038dc <HAL_RCC_OscConfig+0x54c>
 8003860:	40023800 	.word	0x40023800
 8003864:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003868:	4b1f      	ldr	r3, [pc, #124]	; (80038e8 <HAL_RCC_OscConfig+0x558>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d030      	beq.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003880:	429a      	cmp	r2, r3
 8003882:	d129      	bne.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800388e:	429a      	cmp	r2, r3
 8003890:	d122      	bne.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003898:	4013      	ands	r3, r2
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800389e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d119      	bne.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ae:	085b      	lsrs	r3, r3, #1
 80038b0:	3b01      	subs	r3, #1
 80038b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d10f      	bne.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d107      	bne.n	80038d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d001      	beq.n	80038dc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e000      	b.n	80038de <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800

080038ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d101      	bne.n	8003904 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e0d0      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003904:	4b6a      	ldr	r3, [pc, #424]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d910      	bls.n	8003934 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003912:	4b67      	ldr	r3, [pc, #412]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f023 020f 	bic.w	r2, r3, #15
 800391a:	4965      	ldr	r1, [pc, #404]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	4313      	orrs	r3, r2
 8003920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003922:	4b63      	ldr	r3, [pc, #396]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d001      	beq.n	8003934 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0b8      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d020      	beq.n	8003982 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800394c:	4b59      	ldr	r3, [pc, #356]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a58      	ldr	r2, [pc, #352]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003952:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003956:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003964:	4b53      	ldr	r3, [pc, #332]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	4a52      	ldr	r2, [pc, #328]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 800396a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800396e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003970:	4b50      	ldr	r3, [pc, #320]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	494d      	ldr	r1, [pc, #308]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 800397e:	4313      	orrs	r3, r2
 8003980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d040      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d107      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003996:	4b47      	ldr	r3, [pc, #284]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d115      	bne.n	80039ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e07f      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d107      	bne.n	80039be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ae:	4b41      	ldr	r3, [pc, #260]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d109      	bne.n	80039ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e073      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039be:	4b3d      	ldr	r3, [pc, #244]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e06b      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ce:	4b39      	ldr	r3, [pc, #228]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f023 0203 	bic.w	r2, r3, #3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	4936      	ldr	r1, [pc, #216]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e0:	f7fe f8b6 	bl	8001b50 <HAL_GetTick>
 80039e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e8:	f7fe f8b2 	bl	8001b50 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e053      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039fe:	4b2d      	ldr	r3, [pc, #180]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 020c 	and.w	r2, r3, #12
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d1eb      	bne.n	80039e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a10:	4b27      	ldr	r3, [pc, #156]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 030f 	and.w	r3, r3, #15
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d210      	bcs.n	8003a40 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1e:	4b24      	ldr	r3, [pc, #144]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 020f 	bic.w	r2, r3, #15
 8003a26:	4922      	ldr	r1, [pc, #136]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2e:	4b20      	ldr	r3, [pc, #128]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 030f 	and.w	r3, r3, #15
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d001      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e032      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a4c:	4b19      	ldr	r3, [pc, #100]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	4916      	ldr	r1, [pc, #88]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d009      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a6a:	4b12      	ldr	r3, [pc, #72]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	490e      	ldr	r1, [pc, #56]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a7e:	f000 f821 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 8003a82:	4602      	mov	r2, r0
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	490a      	ldr	r1, [pc, #40]	; (8003ab8 <HAL_RCC_ClockConfig+0x1cc>)
 8003a90:	5ccb      	ldrb	r3, [r1, r3]
 8003a92:	fa22 f303 	lsr.w	r3, r2, r3
 8003a96:	4a09      	ldr	r2, [pc, #36]	; (8003abc <HAL_RCC_ClockConfig+0x1d0>)
 8003a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_RCC_ClockConfig+0x1d4>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fdf8 	bl	8001694 <HAL_InitTick>

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40023c00 	.word	0x40023c00
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	0800b36c 	.word	0x0800b36c
 8003abc:	2000002c 	.word	0x2000002c
 8003ac0:	20000030 	.word	0x20000030

08003ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ac8:	b094      	sub	sp, #80	; 0x50
 8003aca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003acc:	2300      	movs	r3, #0
 8003ace:	647b      	str	r3, [r7, #68]	; 0x44
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003adc:	4b79      	ldr	r3, [pc, #484]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d00d      	beq.n	8003b04 <HAL_RCC_GetSysClockFreq+0x40>
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	f200 80e1 	bhi.w	8003cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x34>
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	d003      	beq.n	8003afe <HAL_RCC_GetSysClockFreq+0x3a>
 8003af6:	e0db      	b.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003af8:	4b73      	ldr	r3, [pc, #460]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003afa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003afc:	e0db      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003afe:	4b73      	ldr	r3, [pc, #460]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x208>)
 8003b00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b02:	e0d8      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b04:	4b6f      	ldr	r3, [pc, #444]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b0c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b0e:	4b6d      	ldr	r3, [pc, #436]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d063      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b1a:	4b6a      	ldr	r3, [pc, #424]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	099b      	lsrs	r3, r3, #6
 8003b20:	2200      	movs	r2, #0
 8003b22:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003b2e:	2300      	movs	r3, #0
 8003b30:	637b      	str	r3, [r7, #52]	; 0x34
 8003b32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b36:	4622      	mov	r2, r4
 8003b38:	462b      	mov	r3, r5
 8003b3a:	f04f 0000 	mov.w	r0, #0
 8003b3e:	f04f 0100 	mov.w	r1, #0
 8003b42:	0159      	lsls	r1, r3, #5
 8003b44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b48:	0150      	lsls	r0, r2, #5
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4621      	mov	r1, r4
 8003b50:	1a51      	subs	r1, r2, r1
 8003b52:	6139      	str	r1, [r7, #16]
 8003b54:	4629      	mov	r1, r5
 8003b56:	eb63 0301 	sbc.w	r3, r3, r1
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b68:	4659      	mov	r1, fp
 8003b6a:	018b      	lsls	r3, r1, #6
 8003b6c:	4651      	mov	r1, sl
 8003b6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b72:	4651      	mov	r1, sl
 8003b74:	018a      	lsls	r2, r1, #6
 8003b76:	4651      	mov	r1, sl
 8003b78:	ebb2 0801 	subs.w	r8, r2, r1
 8003b7c:	4659      	mov	r1, fp
 8003b7e:	eb63 0901 	sbc.w	r9, r3, r1
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b96:	4690      	mov	r8, r2
 8003b98:	4699      	mov	r9, r3
 8003b9a:	4623      	mov	r3, r4
 8003b9c:	eb18 0303 	adds.w	r3, r8, r3
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	462b      	mov	r3, r5
 8003ba4:	eb49 0303 	adc.w	r3, r9, r3
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	f04f 0200 	mov.w	r2, #0
 8003bae:	f04f 0300 	mov.w	r3, #0
 8003bb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	024b      	lsls	r3, r1, #9
 8003bba:	4621      	mov	r1, r4
 8003bbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	024a      	lsls	r2, r1, #9
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bca:	2200      	movs	r2, #0
 8003bcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003bd4:	f7fc fb3c 	bl	8000250 <__aeabi_uldivmod>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4613      	mov	r3, r2
 8003bde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003be0:	e058      	b.n	8003c94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be2:	4b38      	ldr	r3, [pc, #224]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	099b      	lsrs	r3, r3, #6
 8003be8:	2200      	movs	r2, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	4611      	mov	r1, r2
 8003bee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bf2:	623b      	str	r3, [r7, #32]
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bfc:	4642      	mov	r2, r8
 8003bfe:	464b      	mov	r3, r9
 8003c00:	f04f 0000 	mov.w	r0, #0
 8003c04:	f04f 0100 	mov.w	r1, #0
 8003c08:	0159      	lsls	r1, r3, #5
 8003c0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c0e:	0150      	lsls	r0, r2, #5
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	4641      	mov	r1, r8
 8003c16:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c1a:	4649      	mov	r1, r9
 8003c1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	f04f 0300 	mov.w	r3, #0
 8003c28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c34:	ebb2 040a 	subs.w	r4, r2, sl
 8003c38:	eb63 050b 	sbc.w	r5, r3, fp
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	00eb      	lsls	r3, r5, #3
 8003c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c4a:	00e2      	lsls	r2, r4, #3
 8003c4c:	4614      	mov	r4, r2
 8003c4e:	461d      	mov	r5, r3
 8003c50:	4643      	mov	r3, r8
 8003c52:	18e3      	adds	r3, r4, r3
 8003c54:	603b      	str	r3, [r7, #0]
 8003c56:	464b      	mov	r3, r9
 8003c58:	eb45 0303 	adc.w	r3, r5, r3
 8003c5c:	607b      	str	r3, [r7, #4]
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	028b      	lsls	r3, r1, #10
 8003c6e:	4621      	mov	r1, r4
 8003c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c74:	4621      	mov	r1, r4
 8003c76:	028a      	lsls	r2, r1, #10
 8003c78:	4610      	mov	r0, r2
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c7e:	2200      	movs	r2, #0
 8003c80:	61bb      	str	r3, [r7, #24]
 8003c82:	61fa      	str	r2, [r7, #28]
 8003c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c88:	f7fc fae2 	bl	8000250 <__aeabi_uldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4613      	mov	r3, r2
 8003c92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003c94:	4b0b      	ldr	r3, [pc, #44]	; (8003cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	0c1b      	lsrs	r3, r3, #16
 8003c9a:	f003 0303 	and.w	r3, r3, #3
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003ca4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cae:	e002      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cb0:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003cb2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3750      	adds	r7, #80	; 0x50
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40023800 	.word	0x40023800
 8003cc8:	00f42400 	.word	0x00f42400
 8003ccc:	007a1200 	.word	0x007a1200

08003cd0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cd4:	4b03      	ldr	r3, [pc, #12]	; (8003ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	2000002c 	.word	0x2000002c

08003ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cec:	f7ff fff0 	bl	8003cd0 <HAL_RCC_GetHCLKFreq>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	4b05      	ldr	r3, [pc, #20]	; (8003d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	0a9b      	lsrs	r3, r3, #10
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	4903      	ldr	r1, [pc, #12]	; (8003d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cfe:	5ccb      	ldrb	r3, [r1, r3]
 8003d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	0800b37c 	.word	0x0800b37c

08003d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d14:	f7ff ffdc 	bl	8003cd0 <HAL_RCC_GetHCLKFreq>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	4b05      	ldr	r3, [pc, #20]	; (8003d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	0b5b      	lsrs	r3, r3, #13
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	4903      	ldr	r1, [pc, #12]	; (8003d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d26:	5ccb      	ldrb	r3, [r1, r3]
 8003d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40023800 	.word	0x40023800
 8003d34:	0800b37c 	.word	0x0800b37c

08003d38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	220f      	movs	r2, #15
 8003d46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d48:	4b12      	ldr	r3, [pc, #72]	; (8003d94 <HAL_RCC_GetClockConfig+0x5c>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 0203 	and.w	r2, r3, #3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d54:	4b0f      	ldr	r3, [pc, #60]	; (8003d94 <HAL_RCC_GetClockConfig+0x5c>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <HAL_RCC_GetClockConfig+0x5c>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <HAL_RCC_GetClockConfig+0x5c>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	08db      	lsrs	r3, r3, #3
 8003d72:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d7a:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <HAL_RCC_GetClockConfig+0x60>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 020f 	and.w	r2, r3, #15
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	601a      	str	r2, [r3, #0]
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40023c00 	.word	0x40023c00

08003d9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003dac:	2300      	movs	r3, #0
 8003dae:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003db0:	2300      	movs	r3, #0
 8003db2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d012      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003dc4:	4b69      	ldr	r3, [pc, #420]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4a68      	ldr	r2, [pc, #416]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dca:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003dce:	6093      	str	r3, [r2, #8]
 8003dd0:	4b66      	ldr	r3, [pc, #408]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd8:	4964      	ldr	r1, [pc, #400]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003de6:	2301      	movs	r3, #1
 8003de8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d017      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003df6:	4b5d      	ldr	r3, [pc, #372]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dfc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e04:	4959      	ldr	r1, [pc, #356]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e14:	d101      	bne.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003e16:	2301      	movs	r3, #1
 8003e18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003e22:	2301      	movs	r3, #1
 8003e24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d017      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e32:	4b4e      	ldr	r3, [pc, #312]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e38:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	494a      	ldr	r1, [pc, #296]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e50:	d101      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003e52:	2301      	movs	r3, #1
 8003e54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 808b 	beq.w	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e80:	4b3a      	ldr	r3, [pc, #232]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e84:	4a39      	ldr	r2, [pc, #228]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e8a:	6413      	str	r3, [r2, #64]	; 0x40
 8003e8c:	4b37      	ldr	r3, [pc, #220]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e98:	4b35      	ldr	r3, [pc, #212]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a34      	ldr	r2, [pc, #208]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea4:	f7fd fe54 	bl	8001b50 <HAL_GetTick>
 8003ea8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eac:	f7fd fe50 	bl	8001b50 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e38f      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ebe:	4b2c      	ldr	r3, [pc, #176]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003eca:	4b28      	ldr	r3, [pc, #160]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d035      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d02e      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ee8:	4b20      	ldr	r3, [pc, #128]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ef2:	4b1e      	ldr	r3, [pc, #120]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	4a1d      	ldr	r2, [pc, #116]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003efc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003efe:	4b1b      	ldr	r3, [pc, #108]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f02:	4a1a      	ldr	r2, [pc, #104]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003f0a:	4a18      	ldr	r2, [pc, #96]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f10:	4b16      	ldr	r3, [pc, #88]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d114      	bne.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1c:	f7fd fe18 	bl	8001b50 <HAL_GetTick>
 8003f20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f22:	e00a      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f24:	f7fd fe14 	bl	8001b50 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e351      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0ee      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f52:	d111      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f60:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003f62:	400b      	ands	r3, r1
 8003f64:	4901      	ldr	r1, [pc, #4]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	608b      	str	r3, [r1, #8]
 8003f6a:	e00b      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	40007000 	.word	0x40007000
 8003f74:	0ffffcff 	.word	0x0ffffcff
 8003f78:	4bac      	ldr	r3, [pc, #688]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	4aab      	ldr	r2, [pc, #684]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f7e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f82:	6093      	str	r3, [r2, #8]
 8003f84:	4ba9      	ldr	r3, [pc, #676]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f90:	49a6      	ldr	r1, [pc, #664]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d010      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fa2:	4ba2      	ldr	r3, [pc, #648]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fa8:	4aa0      	ldr	r2, [pc, #640]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003faa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003fb2:	4b9e      	ldr	r3, [pc, #632]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fb4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbc:	499b      	ldr	r1, [pc, #620]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fd0:	4b96      	ldr	r3, [pc, #600]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fde:	4993      	ldr	r1, [pc, #588]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ff2:	4b8e      	ldr	r3, [pc, #568]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004000:	498a      	ldr	r1, [pc, #552]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00a      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004014:	4b85      	ldr	r3, [pc, #532]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800401a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004022:	4982      	ldr	r1, [pc, #520]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004036:	4b7d      	ldr	r3, [pc, #500]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004044:	4979      	ldr	r1, [pc, #484]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004058:	4b74      	ldr	r3, [pc, #464]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800405a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405e:	f023 0203 	bic.w	r2, r3, #3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	4971      	ldr	r1, [pc, #452]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800407a:	4b6c      	ldr	r3, [pc, #432]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800407c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004080:	f023 020c 	bic.w	r2, r3, #12
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004088:	4968      	ldr	r1, [pc, #416]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800409c:	4b63      	ldr	r3, [pc, #396]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040aa:	4960      	ldr	r1, [pc, #384]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040be:	4b5b      	ldr	r3, [pc, #364]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040cc:	4957      	ldr	r1, [pc, #348]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040e0:	4b52      	ldr	r3, [pc, #328]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ee:	494f      	ldr	r1, [pc, #316]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004102:	4b4a      	ldr	r3, [pc, #296]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004108:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004110:	4946      	ldr	r1, [pc, #280]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00a      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004124:	4b41      	ldr	r3, [pc, #260]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800412a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004132:	493e      	ldr	r1, [pc, #248]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004146:	4b39      	ldr	r3, [pc, #228]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800414c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004154:	4935      	ldr	r1, [pc, #212]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004168:	4b30      	ldr	r3, [pc, #192]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800416e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004176:	492d      	ldr	r1, [pc, #180]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d011      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800418a:	4b28      	ldr	r3, [pc, #160]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800418c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004190:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004198:	4924      	ldr	r1, [pc, #144]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041a8:	d101      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80041aa:	2301      	movs	r3, #1
 80041ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80041ba:	2301      	movs	r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00a      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041ca:	4b18      	ldr	r3, [pc, #96]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041d8:	4914      	ldr	r1, [pc, #80]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00b      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041ec:	4b0f      	ldr	r3, [pc, #60]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041f2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041fc:	490b      	ldr	r1, [pc, #44]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00f      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004210:	4b06      	ldr	r3, [pc, #24]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004216:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004220:	4902      	ldr	r1, [pc, #8]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004228:	e002      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800422a:	bf00      	nop
 800422c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00b      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800423c:	4b8a      	ldr	r3, [pc, #552]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800423e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004242:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424c:	4986      	ldr	r1, [pc, #536]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00b      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004260:	4b81      	ldr	r3, [pc, #516]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004262:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004266:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004270:	497d      	ldr	r1, [pc, #500]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d006      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 80d6 	beq.w	8004438 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800428c:	4b76      	ldr	r3, [pc, #472]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a75      	ldr	r2, [pc, #468]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004292:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004296:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004298:	f7fd fc5a 	bl	8001b50 <HAL_GetTick>
 800429c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80042a0:	f7fd fc56 	bl	8001b50 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b64      	cmp	r3, #100	; 0x64
 80042ac:	d901      	bls.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e195      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80042b2:	4b6d      	ldr	r3, [pc, #436]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d021      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d11d      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042d2:	4b65      	ldr	r3, [pc, #404]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042d8:	0c1b      	lsrs	r3, r3, #16
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80042e0:	4b61      	ldr	r3, [pc, #388]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042e6:	0e1b      	lsrs	r3, r3, #24
 80042e8:	f003 030f 	and.w	r3, r3, #15
 80042ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	019a      	lsls	r2, r3, #6
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	041b      	lsls	r3, r3, #16
 80042f8:	431a      	orrs	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	061b      	lsls	r3, r3, #24
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	071b      	lsls	r3, r3, #28
 8004306:	4958      	ldr	r1, [pc, #352]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004308:	4313      	orrs	r3, r2
 800430a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d004      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800431e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004322:	d00a      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800432c:	2b00      	cmp	r3, #0
 800432e:	d02e      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004338:	d129      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800433a:	4b4b      	ldr	r3, [pc, #300]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800433c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004340:	0c1b      	lsrs	r3, r3, #16
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004348:	4b47      	ldr	r3, [pc, #284]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800434a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800434e:	0f1b      	lsrs	r3, r3, #28
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	019a      	lsls	r2, r3, #6
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	041b      	lsls	r3, r3, #16
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	061b      	lsls	r3, r3, #24
 8004368:	431a      	orrs	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	071b      	lsls	r3, r3, #28
 800436e:	493e      	ldr	r1, [pc, #248]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004370:	4313      	orrs	r3, r2
 8004372:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004376:	4b3c      	ldr	r3, [pc, #240]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004378:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800437c:	f023 021f 	bic.w	r2, r3, #31
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	3b01      	subs	r3, #1
 8004386:	4938      	ldr	r1, [pc, #224]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d01d      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800439a:	4b33      	ldr	r3, [pc, #204]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800439c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043a0:	0e1b      	lsrs	r3, r3, #24
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80043a8:	4b2f      	ldr	r3, [pc, #188]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043ae:	0f1b      	lsrs	r3, r3, #28
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	019a      	lsls	r2, r3, #6
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	041b      	lsls	r3, r3, #16
 80043c2:	431a      	orrs	r2, r3
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	061b      	lsls	r3, r3, #24
 80043c8:	431a      	orrs	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	071b      	lsls	r3, r3, #28
 80043ce:	4926      	ldr	r1, [pc, #152]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d011      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	019a      	lsls	r2, r3, #6
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	041b      	lsls	r3, r3, #16
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	061b      	lsls	r3, r3, #24
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	071b      	lsls	r3, r3, #28
 80043fe:	491a      	ldr	r1, [pc, #104]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004400:	4313      	orrs	r3, r2
 8004402:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004406:	4b18      	ldr	r3, [pc, #96]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a17      	ldr	r2, [pc, #92]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800440c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004410:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004412:	f7fd fb9d 	bl	8001b50 <HAL_GetTick>
 8004416:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004418:	e008      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800441a:	f7fd fb99 	bl	8001b50 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b64      	cmp	r3, #100	; 0x64
 8004426:	d901      	bls.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e0d8      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800442c:	4b0e      	ldr	r3, [pc, #56]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	2b01      	cmp	r3, #1
 800443c:	f040 80ce 	bne.w	80045dc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004440:	4b09      	ldr	r3, [pc, #36]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a08      	ldr	r2, [pc, #32]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004446:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800444a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800444c:	f7fd fb80 	bl	8001b50 <HAL_GetTick>
 8004450:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004452:	e00b      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004454:	f7fd fb7c 	bl	8001b50 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b64      	cmp	r3, #100	; 0x64
 8004460:	d904      	bls.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e0bb      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004466:	bf00      	nop
 8004468:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800446c:	4b5e      	ldr	r3, [pc, #376]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004474:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004478:	d0ec      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	2b00      	cmp	r3, #0
 800448c:	d009      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004496:	2b00      	cmp	r3, #0
 8004498:	d02e      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d12a      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80044a2:	4b51      	ldr	r3, [pc, #324]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a8:	0c1b      	lsrs	r3, r3, #16
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044b0:	4b4d      	ldr	r3, [pc, #308]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b6:	0f1b      	lsrs	r3, r3, #28
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	019a      	lsls	r2, r3, #6
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	041b      	lsls	r3, r3, #16
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	061b      	lsls	r3, r3, #24
 80044d0:	431a      	orrs	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	071b      	lsls	r3, r3, #28
 80044d6:	4944      	ldr	r1, [pc, #272]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80044de:	4b42      	ldr	r3, [pc, #264]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ec:	3b01      	subs	r3, #1
 80044ee:	021b      	lsls	r3, r3, #8
 80044f0:	493d      	ldr	r1, [pc, #244]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d022      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004508:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800450c:	d11d      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800450e:	4b36      	ldr	r3, [pc, #216]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004514:	0e1b      	lsrs	r3, r3, #24
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800451c:	4b32      	ldr	r3, [pc, #200]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004522:	0f1b      	lsrs	r3, r3, #28
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	019a      	lsls	r2, r3, #6
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	041b      	lsls	r3, r3, #16
 8004536:	431a      	orrs	r2, r3
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	061b      	lsls	r3, r3, #24
 800453c:	431a      	orrs	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	071b      	lsls	r3, r3, #28
 8004542:	4929      	ldr	r1, [pc, #164]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0308 	and.w	r3, r3, #8
 8004552:	2b00      	cmp	r3, #0
 8004554:	d028      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004556:	4b24      	ldr	r3, [pc, #144]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455c:	0e1b      	lsrs	r3, r3, #24
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004564:	4b20      	ldr	r3, [pc, #128]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800456a:	0c1b      	lsrs	r3, r3, #16
 800456c:	f003 0303 	and.w	r3, r3, #3
 8004570:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	019a      	lsls	r2, r3, #6
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	041b      	lsls	r3, r3, #16
 800457c:	431a      	orrs	r2, r3
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	061b      	lsls	r3, r3, #24
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	071b      	lsls	r3, r3, #28
 800458a:	4917      	ldr	r1, [pc, #92]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004592:	4b15      	ldr	r3, [pc, #84]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004594:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004598:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a0:	4911      	ldr	r1, [pc, #68]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80045a8:	4b0f      	ldr	r3, [pc, #60]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a0e      	ldr	r2, [pc, #56]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045b4:	f7fd facc 	bl	8001b50 <HAL_GetTick>
 80045b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80045bc:	f7fd fac8 	bl	8001b50 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b64      	cmp	r3, #100	; 0x64
 80045c8:	d901      	bls.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e007      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80045ce:	4b06      	ldr	r3, [pc, #24]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045da:	d1ef      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3720      	adds	r7, #32
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40023800 	.word	0x40023800

080045ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e09d      	b.n	800473a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	2b00      	cmp	r3, #0
 8004604:	d108      	bne.n	8004618 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800460e:	d009      	beq.n	8004624 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	61da      	str	r2, [r3, #28]
 8004616:	e005      	b.n	8004624 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d106      	bne.n	8004644 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc fd3c 	bl	80010bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2202      	movs	r2, #2
 8004648:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800465a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004664:	d902      	bls.n	800466c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
 800466a:	e002      	b.n	8004672 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800466c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004670:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800467a:	d007      	beq.n	800468c <HAL_SPI_Init+0xa0>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004684:	d002      	beq.n	800468c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ce:	ea42 0103 	orr.w	r1, r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	0c1b      	lsrs	r3, r3, #16
 80046e8:	f003 0204 	and.w	r2, r3, #4
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	f003 0310 	and.w	r3, r3, #16
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004708:	ea42 0103 	orr.w	r1, r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	69da      	ldr	r2, [r3, #28]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004728:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e049      	b.n	80047e8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b00      	cmp	r3, #0
 800475e:	d106      	bne.n	800476e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f841 	bl	80047f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2202      	movs	r2, #2
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3304      	adds	r3, #4
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f000 fb69 	bl	8004e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b01      	cmp	r3, #1
 8004816:	d001      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e054      	b.n	80048c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a26      	ldr	r2, [pc, #152]	; (80048d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d022      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004846:	d01d      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a22      	ldr	r2, [pc, #136]	; (80048d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d018      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a21      	ldr	r2, [pc, #132]	; (80048dc <HAL_TIM_Base_Start_IT+0xd8>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d013      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1f      	ldr	r2, [pc, #124]	; (80048e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d00e      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a1e      	ldr	r2, [pc, #120]	; (80048e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d009      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a1c      	ldr	r2, [pc, #112]	; (80048e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d004      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1b      	ldr	r2, [pc, #108]	; (80048ec <HAL_TIM_Base_Start_IT+0xe8>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d115      	bne.n	80048b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	4b19      	ldr	r3, [pc, #100]	; (80048f0 <HAL_TIM_Base_Start_IT+0xec>)
 800488c:	4013      	ands	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2b06      	cmp	r3, #6
 8004894:	d015      	beq.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800489c:	d011      	beq.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 0201 	orr.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ae:	e008      	b.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e000      	b.n	80048c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40010000 	.word	0x40010000
 80048d8:	40000400 	.word	0x40000400
 80048dc:	40000800 	.word	0x40000800
 80048e0:	40000c00 	.word	0x40000c00
 80048e4:	40010400 	.word	0x40010400
 80048e8:	40014000 	.word	0x40014000
 80048ec:	40001800 	.word	0x40001800
 80048f0:	00010007 	.word	0x00010007

080048f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e049      	b.n	800499a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d106      	bne.n	8004920 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7fc ffde 	bl	80018dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3304      	adds	r3, #4
 8004930:	4619      	mov	r1, r3
 8004932:	4610      	mov	r0, r2
 8004934:	f000 fa90 	bl	8004e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b082      	sub	sp, #8
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d122      	bne.n	80049fe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d11b      	bne.n	80049fe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f06f 0202 	mvn.w	r2, #2
 80049ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	f003 0303 	and.w	r3, r3, #3
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 fa19 	bl	8004e1c <HAL_TIM_IC_CaptureCallback>
 80049ea:	e005      	b.n	80049f8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fa0b 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fa1c 	bl	8004e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b04      	cmp	r3, #4
 8004a0a:	d122      	bne.n	8004a52 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d11b      	bne.n	8004a52 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f06f 0204 	mvn.w	r2, #4
 8004a22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f9ef 	bl	8004e1c <HAL_TIM_IC_CaptureCallback>
 8004a3e:	e005      	b.n	8004a4c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f9e1 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f9f2 	bl	8004e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d122      	bne.n	8004aa6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b08      	cmp	r3, #8
 8004a6c:	d11b      	bne.n	8004aa6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f06f 0208 	mvn.w	r2, #8
 8004a76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2204      	movs	r2, #4
 8004a7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	69db      	ldr	r3, [r3, #28]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f9c5 	bl	8004e1c <HAL_TIM_IC_CaptureCallback>
 8004a92:	e005      	b.n	8004aa0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f9b7 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f9c8 	bl	8004e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	f003 0310 	and.w	r3, r3, #16
 8004ab0:	2b10      	cmp	r3, #16
 8004ab2:	d122      	bne.n	8004afa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f003 0310 	and.w	r3, r3, #16
 8004abe:	2b10      	cmp	r3, #16
 8004ac0:	d11b      	bne.n	8004afa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f06f 0210 	mvn.w	r2, #16
 8004aca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2208      	movs	r2, #8
 8004ad0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d003      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f99b 	bl	8004e1c <HAL_TIM_IC_CaptureCallback>
 8004ae6:	e005      	b.n	8004af4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f98d 	bl	8004e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f99e 	bl	8004e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d10e      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d107      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f06f 0201 	mvn.w	r2, #1
 8004b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7fc fa75 	bl	8001010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b30:	2b80      	cmp	r3, #128	; 0x80
 8004b32:	d10e      	bne.n	8004b52 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b3e:	2b80      	cmp	r3, #128	; 0x80
 8004b40:	d107      	bne.n	8004b52 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fd19 	bl	8005584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b60:	d10e      	bne.n	8004b80 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6c:	2b80      	cmp	r3, #128	; 0x80
 8004b6e:	d107      	bne.n	8004b80 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 fd0c 	bl	8005598 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b8a:	2b40      	cmp	r3, #64	; 0x40
 8004b8c:	d10e      	bne.n	8004bac <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b98:	2b40      	cmp	r3, #64	; 0x40
 8004b9a:	d107      	bne.n	8004bac <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f94c 	bl	8004e44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	d10e      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b20      	cmp	r3, #32
 8004bc6:	d107      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0220 	mvn.w	r2, #32
 8004bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fccc 	bl	8005570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bec:	2300      	movs	r3, #0
 8004bee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e0ff      	b.n	8004dfe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b14      	cmp	r3, #20
 8004c0a:	f200 80f0 	bhi.w	8004dee <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c0e:	a201      	add	r2, pc, #4	; (adr r2, 8004c14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c14:	08004c69 	.word	0x08004c69
 8004c18:	08004def 	.word	0x08004def
 8004c1c:	08004def 	.word	0x08004def
 8004c20:	08004def 	.word	0x08004def
 8004c24:	08004ca9 	.word	0x08004ca9
 8004c28:	08004def 	.word	0x08004def
 8004c2c:	08004def 	.word	0x08004def
 8004c30:	08004def 	.word	0x08004def
 8004c34:	08004ceb 	.word	0x08004ceb
 8004c38:	08004def 	.word	0x08004def
 8004c3c:	08004def 	.word	0x08004def
 8004c40:	08004def 	.word	0x08004def
 8004c44:	08004d2b 	.word	0x08004d2b
 8004c48:	08004def 	.word	0x08004def
 8004c4c:	08004def 	.word	0x08004def
 8004c50:	08004def 	.word	0x08004def
 8004c54:	08004d6d 	.word	0x08004d6d
 8004c58:	08004def 	.word	0x08004def
 8004c5c:	08004def 	.word	0x08004def
 8004c60:	08004def 	.word	0x08004def
 8004c64:	08004dad 	.word	0x08004dad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68b9      	ldr	r1, [r7, #8]
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f000 f992 	bl	8004f98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699a      	ldr	r2, [r3, #24]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0208 	orr.w	r2, r2, #8
 8004c82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0204 	bic.w	r2, r2, #4
 8004c92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6999      	ldr	r1, [r3, #24]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	691a      	ldr	r2, [r3, #16]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	619a      	str	r2, [r3, #24]
      break;
 8004ca6:	e0a5      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68b9      	ldr	r1, [r7, #8]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 f9e4 	bl	800507c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699a      	ldr	r2, [r3, #24]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699a      	ldr	r2, [r3, #24]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6999      	ldr	r1, [r3, #24]
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	021a      	lsls	r2, r3, #8
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	619a      	str	r2, [r3, #24]
      break;
 8004ce8:	e084      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68b9      	ldr	r1, [r7, #8]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fa3b 	bl	800516c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	69da      	ldr	r2, [r3, #28]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f042 0208 	orr.w	r2, r2, #8
 8004d04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	69da      	ldr	r2, [r3, #28]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0204 	bic.w	r2, r2, #4
 8004d14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69d9      	ldr	r1, [r3, #28]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	691a      	ldr	r2, [r3, #16]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	61da      	str	r2, [r3, #28]
      break;
 8004d28:	e064      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68b9      	ldr	r1, [r7, #8]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fa91 	bl	8005258 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69da      	ldr	r2, [r3, #28]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69da      	ldr	r2, [r3, #28]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69d9      	ldr	r1, [r3, #28]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	021a      	lsls	r2, r3, #8
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	61da      	str	r2, [r3, #28]
      break;
 8004d6a:	e043      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68b9      	ldr	r1, [r7, #8]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fac8 	bl	8005308 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f042 0208 	orr.w	r2, r2, #8
 8004d86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0204 	bic.w	r2, r2, #4
 8004d96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	691a      	ldr	r2, [r3, #16]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004daa:	e023      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68b9      	ldr	r1, [r7, #8]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fafa 	bl	80053ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dc6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dd6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	021a      	lsls	r2, r3, #8
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004dec:	e002      	b.n	8004df4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	75fb      	strb	r3, [r7, #23]
      break;
 8004df2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3718      	adds	r7, #24
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop

08004e08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a40      	ldr	r2, [pc, #256]	; (8004f6c <TIM_Base_SetConfig+0x114>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d013      	beq.n	8004e98 <TIM_Base_SetConfig+0x40>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e76:	d00f      	beq.n	8004e98 <TIM_Base_SetConfig+0x40>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a3d      	ldr	r2, [pc, #244]	; (8004f70 <TIM_Base_SetConfig+0x118>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d00b      	beq.n	8004e98 <TIM_Base_SetConfig+0x40>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a3c      	ldr	r2, [pc, #240]	; (8004f74 <TIM_Base_SetConfig+0x11c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d007      	beq.n	8004e98 <TIM_Base_SetConfig+0x40>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a3b      	ldr	r2, [pc, #236]	; (8004f78 <TIM_Base_SetConfig+0x120>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d003      	beq.n	8004e98 <TIM_Base_SetConfig+0x40>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a3a      	ldr	r2, [pc, #232]	; (8004f7c <TIM_Base_SetConfig+0x124>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d108      	bne.n	8004eaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a2f      	ldr	r2, [pc, #188]	; (8004f6c <TIM_Base_SetConfig+0x114>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d02b      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb8:	d027      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a2c      	ldr	r2, [pc, #176]	; (8004f70 <TIM_Base_SetConfig+0x118>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d023      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a2b      	ldr	r2, [pc, #172]	; (8004f74 <TIM_Base_SetConfig+0x11c>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d01f      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a2a      	ldr	r2, [pc, #168]	; (8004f78 <TIM_Base_SetConfig+0x120>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d01b      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a29      	ldr	r2, [pc, #164]	; (8004f7c <TIM_Base_SetConfig+0x124>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d017      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a28      	ldr	r2, [pc, #160]	; (8004f80 <TIM_Base_SetConfig+0x128>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d013      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a27      	ldr	r2, [pc, #156]	; (8004f84 <TIM_Base_SetConfig+0x12c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00f      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a26      	ldr	r2, [pc, #152]	; (8004f88 <TIM_Base_SetConfig+0x130>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00b      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a25      	ldr	r2, [pc, #148]	; (8004f8c <TIM_Base_SetConfig+0x134>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d007      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a24      	ldr	r2, [pc, #144]	; (8004f90 <TIM_Base_SetConfig+0x138>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d003      	beq.n	8004f0a <TIM_Base_SetConfig+0xb2>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a23      	ldr	r2, [pc, #140]	; (8004f94 <TIM_Base_SetConfig+0x13c>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d108      	bne.n	8004f1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a0a      	ldr	r2, [pc, #40]	; (8004f6c <TIM_Base_SetConfig+0x114>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d003      	beq.n	8004f50 <TIM_Base_SetConfig+0xf8>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a0c      	ldr	r2, [pc, #48]	; (8004f7c <TIM_Base_SetConfig+0x124>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d103      	bne.n	8004f58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	615a      	str	r2, [r3, #20]
}
 8004f5e:	bf00      	nop
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800
 8004f78:	40000c00 	.word	0x40000c00
 8004f7c:	40010400 	.word	0x40010400
 8004f80:	40014000 	.word	0x40014000
 8004f84:	40014400 	.word	0x40014400
 8004f88:	40014800 	.word	0x40014800
 8004f8c:	40001800 	.word	0x40001800
 8004f90:	40001c00 	.word	0x40001c00
 8004f94:	40002000 	.word	0x40002000

08004f98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	f023 0201 	bic.w	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a1b      	ldr	r3, [r3, #32]
 8004fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	4b2b      	ldr	r3, [pc, #172]	; (8005070 <TIM_OC1_SetConfig+0xd8>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0303 	bic.w	r3, r3, #3
 8004fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f023 0302 	bic.w	r3, r3, #2
 8004fe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a21      	ldr	r2, [pc, #132]	; (8005074 <TIM_OC1_SetConfig+0xdc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <TIM_OC1_SetConfig+0x64>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a20      	ldr	r2, [pc, #128]	; (8005078 <TIM_OC1_SetConfig+0xe0>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d10c      	bne.n	8005016 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	f023 0308 	bic.w	r3, r3, #8
 8005002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 0304 	bic.w	r3, r3, #4
 8005014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a16      	ldr	r2, [pc, #88]	; (8005074 <TIM_OC1_SetConfig+0xdc>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d003      	beq.n	8005026 <TIM_OC1_SetConfig+0x8e>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a15      	ldr	r2, [pc, #84]	; (8005078 <TIM_OC1_SetConfig+0xe0>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d111      	bne.n	800504a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800502c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	4313      	orrs	r3, r2
 8005048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685a      	ldr	r2, [r3, #4]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	621a      	str	r2, [r3, #32]
}
 8005064:	bf00      	nop
 8005066:	371c      	adds	r7, #28
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr
 8005070:	fffeff8f 	.word	0xfffeff8f
 8005074:	40010000 	.word	0x40010000
 8005078:	40010400 	.word	0x40010400

0800507c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f023 0210 	bic.w	r2, r3, #16
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4b2e      	ldr	r3, [pc, #184]	; (8005160 <TIM_OC2_SetConfig+0xe4>)
 80050a8:	4013      	ands	r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	021b      	lsls	r3, r3, #8
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0320 	bic.w	r3, r3, #32
 80050c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a23      	ldr	r2, [pc, #140]	; (8005164 <TIM_OC2_SetConfig+0xe8>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC2_SetConfig+0x68>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a22      	ldr	r2, [pc, #136]	; (8005168 <TIM_OC2_SetConfig+0xec>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d10d      	bne.n	8005100 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a18      	ldr	r2, [pc, #96]	; (8005164 <TIM_OC2_SetConfig+0xe8>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d003      	beq.n	8005110 <TIM_OC2_SetConfig+0x94>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a17      	ldr	r2, [pc, #92]	; (8005168 <TIM_OC2_SetConfig+0xec>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d113      	bne.n	8005138 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005116:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800511e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	4313      	orrs	r3, r2
 800512a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	621a      	str	r2, [r3, #32]
}
 8005152:	bf00      	nop
 8005154:	371c      	adds	r7, #28
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	feff8fff 	.word	0xfeff8fff
 8005164:	40010000 	.word	0x40010000
 8005168:	40010400 	.word	0x40010400

0800516c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	4b2d      	ldr	r3, [pc, #180]	; (800524c <TIM_OC3_SetConfig+0xe0>)
 8005198:	4013      	ands	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0303 	bic.w	r3, r3, #3
 80051a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	021b      	lsls	r3, r3, #8
 80051bc:	697a      	ldr	r2, [r7, #20]
 80051be:	4313      	orrs	r3, r2
 80051c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a22      	ldr	r2, [pc, #136]	; (8005250 <TIM_OC3_SetConfig+0xe4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d003      	beq.n	80051d2 <TIM_OC3_SetConfig+0x66>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a21      	ldr	r2, [pc, #132]	; (8005254 <TIM_OC3_SetConfig+0xe8>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d10d      	bne.n	80051ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	021b      	lsls	r3, r3, #8
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a17      	ldr	r2, [pc, #92]	; (8005250 <TIM_OC3_SetConfig+0xe4>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d003      	beq.n	80051fe <TIM_OC3_SetConfig+0x92>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a16      	ldr	r2, [pc, #88]	; (8005254 <TIM_OC3_SetConfig+0xe8>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d113      	bne.n	8005226 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800520c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	011b      	lsls	r3, r3, #4
 8005220:	693a      	ldr	r2, [r7, #16]
 8005222:	4313      	orrs	r3, r2
 8005224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68fa      	ldr	r2, [r7, #12]
 8005230:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	621a      	str	r2, [r3, #32]
}
 8005240:	bf00      	nop
 8005242:	371c      	adds	r7, #28
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	fffeff8f 	.word	0xfffeff8f
 8005250:	40010000 	.word	0x40010000
 8005254:	40010400 	.word	0x40010400

08005258 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005258:	b480      	push	{r7}
 800525a:	b087      	sub	sp, #28
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4b1e      	ldr	r3, [pc, #120]	; (80052fc <TIM_OC4_SetConfig+0xa4>)
 8005284:	4013      	ands	r3, r2
 8005286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800528e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	021b      	lsls	r3, r3, #8
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	4313      	orrs	r3, r2
 800529a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	031b      	lsls	r3, r3, #12
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a13      	ldr	r2, [pc, #76]	; (8005300 <TIM_OC4_SetConfig+0xa8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TIM_OC4_SetConfig+0x68>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a12      	ldr	r2, [pc, #72]	; (8005304 <TIM_OC4_SetConfig+0xac>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d109      	bne.n	80052d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	621a      	str	r2, [r3, #32]
}
 80052ee:	bf00      	nop
 80052f0:	371c      	adds	r7, #28
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	feff8fff 	.word	0xfeff8fff
 8005300:	40010000 	.word	0x40010000
 8005304:	40010400 	.word	0x40010400

08005308 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005308:	b480      	push	{r7}
 800530a:	b087      	sub	sp, #28
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4b1b      	ldr	r3, [pc, #108]	; (80053a0 <TIM_OC5_SetConfig+0x98>)
 8005334:	4013      	ands	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	4313      	orrs	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005348:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	4313      	orrs	r3, r2
 8005354:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a12      	ldr	r2, [pc, #72]	; (80053a4 <TIM_OC5_SetConfig+0x9c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d003      	beq.n	8005366 <TIM_OC5_SetConfig+0x5e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a11      	ldr	r2, [pc, #68]	; (80053a8 <TIM_OC5_SetConfig+0xa0>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d109      	bne.n	800537a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800536c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	021b      	lsls	r3, r3, #8
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	4313      	orrs	r3, r2
 8005378:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr
 80053a0:	fffeff8f 	.word	0xfffeff8f
 80053a4:	40010000 	.word	0x40010000
 80053a8:	40010400 	.word	0x40010400

080053ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	4b1c      	ldr	r3, [pc, #112]	; (8005448 <TIM_OC6_SetConfig+0x9c>)
 80053d8:	4013      	ands	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	021b      	lsls	r3, r3, #8
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	051b      	lsls	r3, r3, #20
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a13      	ldr	r2, [pc, #76]	; (800544c <TIM_OC6_SetConfig+0xa0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d003      	beq.n	800540c <TIM_OC6_SetConfig+0x60>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a12      	ldr	r2, [pc, #72]	; (8005450 <TIM_OC6_SetConfig+0xa4>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d109      	bne.n	8005420 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005412:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	029b      	lsls	r3, r3, #10
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	feff8fff 	.word	0xfeff8fff
 800544c:	40010000 	.word	0x40010000
 8005450:	40010400 	.word	0x40010400

08005454 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005468:	2302      	movs	r3, #2
 800546a:	e06d      	b.n	8005548 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a30      	ldr	r2, [pc, #192]	; (8005554 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a2f      	ldr	r2, [pc, #188]	; (8005558 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d108      	bne.n	80054b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a20      	ldr	r2, [pc, #128]	; (8005554 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d022      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054de:	d01d      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a1d      	ldr	r2, [pc, #116]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d018      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a1c      	ldr	r2, [pc, #112]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d013      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00e      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a15      	ldr	r2, [pc, #84]	; (8005558 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d009      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a16      	ldr	r2, [pc, #88]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d004      	beq.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a15      	ldr	r2, [pc, #84]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d10c      	bne.n	8005536 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005522:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	4313      	orrs	r3, r2
 800552c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	40010000 	.word	0x40010000
 8005558:	40010400 	.word	0x40010400
 800555c:	40000400 	.word	0x40000400
 8005560:	40000800 	.word	0x40000800
 8005564:	40000c00 	.word	0x40000c00
 8005568:	40014000 	.word	0x40014000
 800556c:	40001800 	.word	0x40001800

08005570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e040      	b.n	8005640 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fc fa0c 	bl	80019ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2224      	movs	r2, #36	; 0x24
 80055d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f022 0201 	bic.w	r2, r2, #1
 80055e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 fb82 	bl	8005cf4 <UART_SetConfig>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e022      	b.n	8005640 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fdda 	bl	80061bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005616:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005626:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f042 0201 	orr.w	r2, r2, #1
 8005636:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 fe61 	bl	8006300 <UART_CheckIdleState>
 800563e:	4603      	mov	r3, r0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	; 0x28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800565c:	2b20      	cmp	r3, #32
 800565e:	d132      	bne.n	80056c6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <HAL_UART_Receive_IT+0x24>
 8005666:	88fb      	ldrh	r3, [r7, #6]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e02b      	b.n	80056c8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d018      	beq.n	80056b6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	613b      	str	r3, [r7, #16]
   return(result);
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005698:	627b      	str	r3, [r7, #36]	; 0x24
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	623b      	str	r3, [r7, #32]
 80056a4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	69f9      	ldr	r1, [r7, #28]
 80056a8:	6a3a      	ldr	r2, [r7, #32]
 80056aa:	e841 2300 	strex	r3, r2, [r1]
 80056ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1e6      	bne.n	8005684 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	461a      	mov	r2, r3
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 ff33 	bl	8006528 <UART_Start_Receive_IT>
 80056c2:	4603      	mov	r3, r0
 80056c4:	e000      	b.n	80056c8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
  }
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3728      	adds	r7, #40	; 0x28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b0ba      	sub	sp, #232	; 0xe8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80056fa:	f640 030f 	movw	r3, #2063	; 0x80f
 80056fe:	4013      	ands	r3, r2
 8005700:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d115      	bne.n	8005738 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800570c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005710:	f003 0320 	and.w	r3, r3, #32
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00f      	beq.n	8005738 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800571c:	f003 0320 	and.w	r3, r3, #32
 8005720:	2b00      	cmp	r3, #0
 8005722:	d009      	beq.n	8005738 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 82ac 	beq.w	8005c86 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	4798      	blx	r3
      }
      return;
 8005736:	e2a6      	b.n	8005c86 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005738:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8117 	beq.w	8005970 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d106      	bne.n	800575c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800574e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005752:	4b85      	ldr	r3, [pc, #532]	; (8005968 <HAL_UART_IRQHandler+0x298>)
 8005754:	4013      	ands	r3, r2
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 810a 	beq.w	8005970 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800575c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d011      	beq.n	800578c <HAL_UART_IRQHandler+0xbc>
 8005768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800576c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00b      	beq.n	800578c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2201      	movs	r2, #1
 800577a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005782:	f043 0201 	orr.w	r2, r3, #1
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800578c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	2b00      	cmp	r3, #0
 8005796:	d011      	beq.n	80057bc <HAL_UART_IRQHandler+0xec>
 8005798:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00b      	beq.n	80057bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2202      	movs	r2, #2
 80057aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057b2:	f043 0204 	orr.w	r2, r3, #4
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d011      	beq.n	80057ec <HAL_UART_IRQHandler+0x11c>
 80057c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057cc:	f003 0301 	and.w	r3, r3, #1
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00b      	beq.n	80057ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2204      	movs	r2, #4
 80057da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057e2:	f043 0202 	orr.w	r2, r3, #2
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057f0:	f003 0308 	and.w	r3, r3, #8
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d017      	beq.n	8005828 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057fc:	f003 0320 	and.w	r3, r3, #32
 8005800:	2b00      	cmp	r3, #0
 8005802:	d105      	bne.n	8005810 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005804:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005808:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00b      	beq.n	8005828 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2208      	movs	r2, #8
 8005816:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800581e:	f043 0208 	orr.w	r2, r3, #8
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005830:	2b00      	cmp	r3, #0
 8005832:	d012      	beq.n	800585a <HAL_UART_IRQHandler+0x18a>
 8005834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005838:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00c      	beq.n	800585a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005848:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005850:	f043 0220 	orr.w	r2, r3, #32
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 8212 	beq.w	8005c8a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00d      	beq.n	800588e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005872:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005876:	f003 0320 	and.w	r3, r3, #32
 800587a:	2b00      	cmp	r3, #0
 800587c:	d007      	beq.n	800588e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005894:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a2:	2b40      	cmp	r3, #64	; 0x40
 80058a4:	d005      	beq.n	80058b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80058a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d04f      	beq.n	8005952 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fefe 	bl	80066b4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c2:	2b40      	cmp	r3, #64	; 0x40
 80058c4:	d141      	bne.n	800594a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3308      	adds	r3, #8
 80058cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058d4:	e853 3f00 	ldrex	r3, [r3]
 80058d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80058dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3308      	adds	r3, #8
 80058ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80058f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80058f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80058fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800590a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1d9      	bne.n	80058c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005916:	2b00      	cmp	r3, #0
 8005918:	d013      	beq.n	8005942 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591e:	4a13      	ldr	r2, [pc, #76]	; (800596c <HAL_UART_IRQHandler+0x29c>)
 8005920:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005926:	4618      	mov	r0, r3
 8005928:	f7fc fc22 	bl	8002170 <HAL_DMA_Abort_IT>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d017      	beq.n	8005962 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800593c:	4610      	mov	r0, r2
 800593e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005940:	e00f      	b.n	8005962 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f9b6 	bl	8005cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	e00b      	b.n	8005962 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f9b2 	bl	8005cb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005950:	e007      	b.n	8005962 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f9ae 	bl	8005cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005960:	e193      	b.n	8005c8a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005962:	bf00      	nop
    return;
 8005964:	e191      	b.n	8005c8a <HAL_UART_IRQHandler+0x5ba>
 8005966:	bf00      	nop
 8005968:	04000120 	.word	0x04000120
 800596c:	0800677d 	.word	0x0800677d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005974:	2b01      	cmp	r3, #1
 8005976:	f040 814c 	bne.w	8005c12 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800597a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800597e:	f003 0310 	and.w	r3, r3, #16
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 8145 	beq.w	8005c12 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800598c:	f003 0310 	and.w	r3, r3, #16
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 813e 	beq.w	8005c12 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2210      	movs	r2, #16
 800599c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a8:	2b40      	cmp	r3, #64	; 0x40
 80059aa:	f040 80b6 	bne.w	8005b1a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 8165 	beq.w	8005c8e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80059ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059ce:	429a      	cmp	r2, r3
 80059d0:	f080 815d 	bcs.w	8005c8e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059e8:	f000 8086 	beq.w	8005af8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a1a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1da      	bne.n	80059ec <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	3308      	adds	r3, #8
 8005a3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a40:	e853 3f00 	ldrex	r3, [r3]
 8005a44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a48:	f023 0301 	bic.w	r3, r3, #1
 8005a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3308      	adds	r3, #8
 8005a56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a66:	e841 2300 	strex	r3, r2, [r1]
 8005a6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005a6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1e1      	bne.n	8005a36 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3308      	adds	r3, #8
 8005a78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005a82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	3308      	adds	r3, #8
 8005a92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005a96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005aa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e3      	bne.n	8005a72 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac8:	f023 0310 	bic.w	r3, r3, #16
 8005acc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ada:	65bb      	str	r3, [r7, #88]	; 0x58
 8005adc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ae0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ae8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e4      	bne.n	8005ab8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fc facc 	bl	8002090 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	4619      	mov	r1, r3
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f8d8 	bl	8005cc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b18:	e0b9      	b.n	8005c8e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 80ab 	beq.w	8005c92 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8005b3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 80a6 	beq.w	8005c92 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4e:	e853 3f00 	ldrex	r3, [r3]
 8005b52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	461a      	mov	r2, r3
 8005b64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005b68:	647b      	str	r3, [r7, #68]	; 0x44
 8005b6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b70:	e841 2300 	strex	r3, r2, [r1]
 8005b74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e4      	bne.n	8005b46 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3308      	adds	r3, #8
 8005b82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	e853 3f00 	ldrex	r3, [r3]
 8005b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	f023 0301 	bic.w	r3, r3, #1
 8005b92:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3308      	adds	r3, #8
 8005b9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ba0:	633a      	str	r2, [r7, #48]	; 0x30
 8005ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ba6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ba8:	e841 2300 	strex	r3, r2, [r1]
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1e3      	bne.n	8005b7c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	e853 3f00 	ldrex	r3, [r3]
 8005bd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f023 0310 	bic.w	r3, r3, #16
 8005bdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	461a      	mov	r2, r3
 8005be6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005bea:	61fb      	str	r3, [r7, #28]
 8005bec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	69b9      	ldr	r1, [r7, #24]
 8005bf0:	69fa      	ldr	r2, [r7, #28]
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	617b      	str	r3, [r7, #20]
   return(result);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e4      	bne.n	8005bc8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2202      	movs	r2, #2
 8005c02:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c08:	4619      	mov	r1, r3
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 f85c 	bl	8005cc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c10:	e03f      	b.n	8005c92 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00e      	beq.n	8005c3c <HAL_UART_IRQHandler+0x56c>
 8005c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d008      	beq.n	8005c3c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005c32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f853 	bl	8005ce0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c3a:	e02d      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00e      	beq.n	8005c66 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d008      	beq.n	8005c66 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d01c      	beq.n	8005c96 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	4798      	blx	r3
    }
    return;
 8005c64:	e017      	b.n	8005c96 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d012      	beq.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
 8005c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00c      	beq.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fd92 	bl	80067a8 <UART_EndTransmit_IT>
    return;
 8005c84:	e008      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c86:	bf00      	nop
 8005c88:	e006      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005c8a:	bf00      	nop
 8005c8c:	e004      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c8e:	bf00      	nop
 8005c90:	e002      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c92:	bf00      	nop
 8005c94:	e000      	b.n	8005c98 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005c96:	bf00      	nop
  }

}
 8005c98:	37e8      	adds	r7, #232	; 0xe8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop

08005ca0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	69db      	ldr	r3, [r3, #28]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	4ba6      	ldr	r3, [pc, #664]	; (8005fb8 <UART_SetConfig+0x2c4>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	6812      	ldr	r2, [r2, #0]
 8005d26:	6979      	ldr	r1, [r7, #20]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68da      	ldr	r2, [r3, #12]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a94      	ldr	r2, [pc, #592]	; (8005fbc <UART_SetConfig+0x2c8>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d120      	bne.n	8005db2 <UART_SetConfig+0xbe>
 8005d70:	4b93      	ldr	r3, [pc, #588]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	2b03      	cmp	r3, #3
 8005d7c:	d816      	bhi.n	8005dac <UART_SetConfig+0xb8>
 8005d7e:	a201      	add	r2, pc, #4	; (adr r2, 8005d84 <UART_SetConfig+0x90>)
 8005d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d84:	08005d95 	.word	0x08005d95
 8005d88:	08005da1 	.word	0x08005da1
 8005d8c:	08005d9b 	.word	0x08005d9b
 8005d90:	08005da7 	.word	0x08005da7
 8005d94:	2301      	movs	r3, #1
 8005d96:	77fb      	strb	r3, [r7, #31]
 8005d98:	e150      	b.n	800603c <UART_SetConfig+0x348>
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	77fb      	strb	r3, [r7, #31]
 8005d9e:	e14d      	b.n	800603c <UART_SetConfig+0x348>
 8005da0:	2304      	movs	r3, #4
 8005da2:	77fb      	strb	r3, [r7, #31]
 8005da4:	e14a      	b.n	800603c <UART_SetConfig+0x348>
 8005da6:	2308      	movs	r3, #8
 8005da8:	77fb      	strb	r3, [r7, #31]
 8005daa:	e147      	b.n	800603c <UART_SetConfig+0x348>
 8005dac:	2310      	movs	r3, #16
 8005dae:	77fb      	strb	r3, [r7, #31]
 8005db0:	e144      	b.n	800603c <UART_SetConfig+0x348>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a83      	ldr	r2, [pc, #524]	; (8005fc4 <UART_SetConfig+0x2d0>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d132      	bne.n	8005e22 <UART_SetConfig+0x12e>
 8005dbc:	4b80      	ldr	r3, [pc, #512]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dc2:	f003 030c 	and.w	r3, r3, #12
 8005dc6:	2b0c      	cmp	r3, #12
 8005dc8:	d828      	bhi.n	8005e1c <UART_SetConfig+0x128>
 8005dca:	a201      	add	r2, pc, #4	; (adr r2, 8005dd0 <UART_SetConfig+0xdc>)
 8005dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd0:	08005e05 	.word	0x08005e05
 8005dd4:	08005e1d 	.word	0x08005e1d
 8005dd8:	08005e1d 	.word	0x08005e1d
 8005ddc:	08005e1d 	.word	0x08005e1d
 8005de0:	08005e11 	.word	0x08005e11
 8005de4:	08005e1d 	.word	0x08005e1d
 8005de8:	08005e1d 	.word	0x08005e1d
 8005dec:	08005e1d 	.word	0x08005e1d
 8005df0:	08005e0b 	.word	0x08005e0b
 8005df4:	08005e1d 	.word	0x08005e1d
 8005df8:	08005e1d 	.word	0x08005e1d
 8005dfc:	08005e1d 	.word	0x08005e1d
 8005e00:	08005e17 	.word	0x08005e17
 8005e04:	2300      	movs	r3, #0
 8005e06:	77fb      	strb	r3, [r7, #31]
 8005e08:	e118      	b.n	800603c <UART_SetConfig+0x348>
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	77fb      	strb	r3, [r7, #31]
 8005e0e:	e115      	b.n	800603c <UART_SetConfig+0x348>
 8005e10:	2304      	movs	r3, #4
 8005e12:	77fb      	strb	r3, [r7, #31]
 8005e14:	e112      	b.n	800603c <UART_SetConfig+0x348>
 8005e16:	2308      	movs	r3, #8
 8005e18:	77fb      	strb	r3, [r7, #31]
 8005e1a:	e10f      	b.n	800603c <UART_SetConfig+0x348>
 8005e1c:	2310      	movs	r3, #16
 8005e1e:	77fb      	strb	r3, [r7, #31]
 8005e20:	e10c      	b.n	800603c <UART_SetConfig+0x348>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a68      	ldr	r2, [pc, #416]	; (8005fc8 <UART_SetConfig+0x2d4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d120      	bne.n	8005e6e <UART_SetConfig+0x17a>
 8005e2c:	4b64      	ldr	r3, [pc, #400]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005e36:	2b30      	cmp	r3, #48	; 0x30
 8005e38:	d013      	beq.n	8005e62 <UART_SetConfig+0x16e>
 8005e3a:	2b30      	cmp	r3, #48	; 0x30
 8005e3c:	d814      	bhi.n	8005e68 <UART_SetConfig+0x174>
 8005e3e:	2b20      	cmp	r3, #32
 8005e40:	d009      	beq.n	8005e56 <UART_SetConfig+0x162>
 8005e42:	2b20      	cmp	r3, #32
 8005e44:	d810      	bhi.n	8005e68 <UART_SetConfig+0x174>
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <UART_SetConfig+0x15c>
 8005e4a:	2b10      	cmp	r3, #16
 8005e4c:	d006      	beq.n	8005e5c <UART_SetConfig+0x168>
 8005e4e:	e00b      	b.n	8005e68 <UART_SetConfig+0x174>
 8005e50:	2300      	movs	r3, #0
 8005e52:	77fb      	strb	r3, [r7, #31]
 8005e54:	e0f2      	b.n	800603c <UART_SetConfig+0x348>
 8005e56:	2302      	movs	r3, #2
 8005e58:	77fb      	strb	r3, [r7, #31]
 8005e5a:	e0ef      	b.n	800603c <UART_SetConfig+0x348>
 8005e5c:	2304      	movs	r3, #4
 8005e5e:	77fb      	strb	r3, [r7, #31]
 8005e60:	e0ec      	b.n	800603c <UART_SetConfig+0x348>
 8005e62:	2308      	movs	r3, #8
 8005e64:	77fb      	strb	r3, [r7, #31]
 8005e66:	e0e9      	b.n	800603c <UART_SetConfig+0x348>
 8005e68:	2310      	movs	r3, #16
 8005e6a:	77fb      	strb	r3, [r7, #31]
 8005e6c:	e0e6      	b.n	800603c <UART_SetConfig+0x348>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a56      	ldr	r2, [pc, #344]	; (8005fcc <UART_SetConfig+0x2d8>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d120      	bne.n	8005eba <UART_SetConfig+0x1c6>
 8005e78:	4b51      	ldr	r3, [pc, #324]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e82:	2bc0      	cmp	r3, #192	; 0xc0
 8005e84:	d013      	beq.n	8005eae <UART_SetConfig+0x1ba>
 8005e86:	2bc0      	cmp	r3, #192	; 0xc0
 8005e88:	d814      	bhi.n	8005eb4 <UART_SetConfig+0x1c0>
 8005e8a:	2b80      	cmp	r3, #128	; 0x80
 8005e8c:	d009      	beq.n	8005ea2 <UART_SetConfig+0x1ae>
 8005e8e:	2b80      	cmp	r3, #128	; 0x80
 8005e90:	d810      	bhi.n	8005eb4 <UART_SetConfig+0x1c0>
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d002      	beq.n	8005e9c <UART_SetConfig+0x1a8>
 8005e96:	2b40      	cmp	r3, #64	; 0x40
 8005e98:	d006      	beq.n	8005ea8 <UART_SetConfig+0x1b4>
 8005e9a:	e00b      	b.n	8005eb4 <UART_SetConfig+0x1c0>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	77fb      	strb	r3, [r7, #31]
 8005ea0:	e0cc      	b.n	800603c <UART_SetConfig+0x348>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	77fb      	strb	r3, [r7, #31]
 8005ea6:	e0c9      	b.n	800603c <UART_SetConfig+0x348>
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	77fb      	strb	r3, [r7, #31]
 8005eac:	e0c6      	b.n	800603c <UART_SetConfig+0x348>
 8005eae:	2308      	movs	r3, #8
 8005eb0:	77fb      	strb	r3, [r7, #31]
 8005eb2:	e0c3      	b.n	800603c <UART_SetConfig+0x348>
 8005eb4:	2310      	movs	r3, #16
 8005eb6:	77fb      	strb	r3, [r7, #31]
 8005eb8:	e0c0      	b.n	800603c <UART_SetConfig+0x348>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a44      	ldr	r2, [pc, #272]	; (8005fd0 <UART_SetConfig+0x2dc>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d125      	bne.n	8005f10 <UART_SetConfig+0x21c>
 8005ec4:	4b3e      	ldr	r3, [pc, #248]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ece:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ed2:	d017      	beq.n	8005f04 <UART_SetConfig+0x210>
 8005ed4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ed8:	d817      	bhi.n	8005f0a <UART_SetConfig+0x216>
 8005eda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ede:	d00b      	beq.n	8005ef8 <UART_SetConfig+0x204>
 8005ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ee4:	d811      	bhi.n	8005f0a <UART_SetConfig+0x216>
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <UART_SetConfig+0x1fe>
 8005eea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eee:	d006      	beq.n	8005efe <UART_SetConfig+0x20a>
 8005ef0:	e00b      	b.n	8005f0a <UART_SetConfig+0x216>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	77fb      	strb	r3, [r7, #31]
 8005ef6:	e0a1      	b.n	800603c <UART_SetConfig+0x348>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	77fb      	strb	r3, [r7, #31]
 8005efc:	e09e      	b.n	800603c <UART_SetConfig+0x348>
 8005efe:	2304      	movs	r3, #4
 8005f00:	77fb      	strb	r3, [r7, #31]
 8005f02:	e09b      	b.n	800603c <UART_SetConfig+0x348>
 8005f04:	2308      	movs	r3, #8
 8005f06:	77fb      	strb	r3, [r7, #31]
 8005f08:	e098      	b.n	800603c <UART_SetConfig+0x348>
 8005f0a:	2310      	movs	r3, #16
 8005f0c:	77fb      	strb	r3, [r7, #31]
 8005f0e:	e095      	b.n	800603c <UART_SetConfig+0x348>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a2f      	ldr	r2, [pc, #188]	; (8005fd4 <UART_SetConfig+0x2e0>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d125      	bne.n	8005f66 <UART_SetConfig+0x272>
 8005f1a:	4b29      	ldr	r3, [pc, #164]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f28:	d017      	beq.n	8005f5a <UART_SetConfig+0x266>
 8005f2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f2e:	d817      	bhi.n	8005f60 <UART_SetConfig+0x26c>
 8005f30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f34:	d00b      	beq.n	8005f4e <UART_SetConfig+0x25a>
 8005f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f3a:	d811      	bhi.n	8005f60 <UART_SetConfig+0x26c>
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d003      	beq.n	8005f48 <UART_SetConfig+0x254>
 8005f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f44:	d006      	beq.n	8005f54 <UART_SetConfig+0x260>
 8005f46:	e00b      	b.n	8005f60 <UART_SetConfig+0x26c>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	77fb      	strb	r3, [r7, #31]
 8005f4c:	e076      	b.n	800603c <UART_SetConfig+0x348>
 8005f4e:	2302      	movs	r3, #2
 8005f50:	77fb      	strb	r3, [r7, #31]
 8005f52:	e073      	b.n	800603c <UART_SetConfig+0x348>
 8005f54:	2304      	movs	r3, #4
 8005f56:	77fb      	strb	r3, [r7, #31]
 8005f58:	e070      	b.n	800603c <UART_SetConfig+0x348>
 8005f5a:	2308      	movs	r3, #8
 8005f5c:	77fb      	strb	r3, [r7, #31]
 8005f5e:	e06d      	b.n	800603c <UART_SetConfig+0x348>
 8005f60:	2310      	movs	r3, #16
 8005f62:	77fb      	strb	r3, [r7, #31]
 8005f64:	e06a      	b.n	800603c <UART_SetConfig+0x348>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a1b      	ldr	r2, [pc, #108]	; (8005fd8 <UART_SetConfig+0x2e4>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d138      	bne.n	8005fe2 <UART_SetConfig+0x2ee>
 8005f70:	4b13      	ldr	r3, [pc, #76]	; (8005fc0 <UART_SetConfig+0x2cc>)
 8005f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f76:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005f7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f7e:	d017      	beq.n	8005fb0 <UART_SetConfig+0x2bc>
 8005f80:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f84:	d82a      	bhi.n	8005fdc <UART_SetConfig+0x2e8>
 8005f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f8a:	d00b      	beq.n	8005fa4 <UART_SetConfig+0x2b0>
 8005f8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f90:	d824      	bhi.n	8005fdc <UART_SetConfig+0x2e8>
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <UART_SetConfig+0x2aa>
 8005f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f9a:	d006      	beq.n	8005faa <UART_SetConfig+0x2b6>
 8005f9c:	e01e      	b.n	8005fdc <UART_SetConfig+0x2e8>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	77fb      	strb	r3, [r7, #31]
 8005fa2:	e04b      	b.n	800603c <UART_SetConfig+0x348>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	77fb      	strb	r3, [r7, #31]
 8005fa8:	e048      	b.n	800603c <UART_SetConfig+0x348>
 8005faa:	2304      	movs	r3, #4
 8005fac:	77fb      	strb	r3, [r7, #31]
 8005fae:	e045      	b.n	800603c <UART_SetConfig+0x348>
 8005fb0:	2308      	movs	r3, #8
 8005fb2:	77fb      	strb	r3, [r7, #31]
 8005fb4:	e042      	b.n	800603c <UART_SetConfig+0x348>
 8005fb6:	bf00      	nop
 8005fb8:	efff69f3 	.word	0xefff69f3
 8005fbc:	40011000 	.word	0x40011000
 8005fc0:	40023800 	.word	0x40023800
 8005fc4:	40004400 	.word	0x40004400
 8005fc8:	40004800 	.word	0x40004800
 8005fcc:	40004c00 	.word	0x40004c00
 8005fd0:	40005000 	.word	0x40005000
 8005fd4:	40011400 	.word	0x40011400
 8005fd8:	40007800 	.word	0x40007800
 8005fdc:	2310      	movs	r3, #16
 8005fde:	77fb      	strb	r3, [r7, #31]
 8005fe0:	e02c      	b.n	800603c <UART_SetConfig+0x348>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a72      	ldr	r2, [pc, #456]	; (80061b0 <UART_SetConfig+0x4bc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d125      	bne.n	8006038 <UART_SetConfig+0x344>
 8005fec:	4b71      	ldr	r3, [pc, #452]	; (80061b4 <UART_SetConfig+0x4c0>)
 8005fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005ff6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005ffa:	d017      	beq.n	800602c <UART_SetConfig+0x338>
 8005ffc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006000:	d817      	bhi.n	8006032 <UART_SetConfig+0x33e>
 8006002:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006006:	d00b      	beq.n	8006020 <UART_SetConfig+0x32c>
 8006008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800600c:	d811      	bhi.n	8006032 <UART_SetConfig+0x33e>
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <UART_SetConfig+0x326>
 8006012:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006016:	d006      	beq.n	8006026 <UART_SetConfig+0x332>
 8006018:	e00b      	b.n	8006032 <UART_SetConfig+0x33e>
 800601a:	2300      	movs	r3, #0
 800601c:	77fb      	strb	r3, [r7, #31]
 800601e:	e00d      	b.n	800603c <UART_SetConfig+0x348>
 8006020:	2302      	movs	r3, #2
 8006022:	77fb      	strb	r3, [r7, #31]
 8006024:	e00a      	b.n	800603c <UART_SetConfig+0x348>
 8006026:	2304      	movs	r3, #4
 8006028:	77fb      	strb	r3, [r7, #31]
 800602a:	e007      	b.n	800603c <UART_SetConfig+0x348>
 800602c:	2308      	movs	r3, #8
 800602e:	77fb      	strb	r3, [r7, #31]
 8006030:	e004      	b.n	800603c <UART_SetConfig+0x348>
 8006032:	2310      	movs	r3, #16
 8006034:	77fb      	strb	r3, [r7, #31]
 8006036:	e001      	b.n	800603c <UART_SetConfig+0x348>
 8006038:	2310      	movs	r3, #16
 800603a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006044:	d15b      	bne.n	80060fe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006046:	7ffb      	ldrb	r3, [r7, #31]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d828      	bhi.n	800609e <UART_SetConfig+0x3aa>
 800604c:	a201      	add	r2, pc, #4	; (adr r2, 8006054 <UART_SetConfig+0x360>)
 800604e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006052:	bf00      	nop
 8006054:	08006079 	.word	0x08006079
 8006058:	08006081 	.word	0x08006081
 800605c:	08006089 	.word	0x08006089
 8006060:	0800609f 	.word	0x0800609f
 8006064:	0800608f 	.word	0x0800608f
 8006068:	0800609f 	.word	0x0800609f
 800606c:	0800609f 	.word	0x0800609f
 8006070:	0800609f 	.word	0x0800609f
 8006074:	08006097 	.word	0x08006097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006078:	f7fd fe36 	bl	8003ce8 <HAL_RCC_GetPCLK1Freq>
 800607c:	61b8      	str	r0, [r7, #24]
        break;
 800607e:	e013      	b.n	80060a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006080:	f7fd fe46 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 8006084:	61b8      	str	r0, [r7, #24]
        break;
 8006086:	e00f      	b.n	80060a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006088:	4b4b      	ldr	r3, [pc, #300]	; (80061b8 <UART_SetConfig+0x4c4>)
 800608a:	61bb      	str	r3, [r7, #24]
        break;
 800608c:	e00c      	b.n	80060a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800608e:	f7fd fd19 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 8006092:	61b8      	str	r0, [r7, #24]
        break;
 8006094:	e008      	b.n	80060a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800609a:	61bb      	str	r3, [r7, #24]
        break;
 800609c:	e004      	b.n	80060a8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800609e:	2300      	movs	r3, #0
 80060a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	77bb      	strb	r3, [r7, #30]
        break;
 80060a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d074      	beq.n	8006198 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	005a      	lsls	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	085b      	lsrs	r3, r3, #1
 80060b8:	441a      	add	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	2b0f      	cmp	r3, #15
 80060c8:	d916      	bls.n	80060f8 <UART_SetConfig+0x404>
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060d0:	d212      	bcs.n	80060f8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	f023 030f 	bic.w	r3, r3, #15
 80060da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	89fb      	ldrh	r3, [r7, #14]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	89fa      	ldrh	r2, [r7, #14]
 80060f4:	60da      	str	r2, [r3, #12]
 80060f6:	e04f      	b.n	8006198 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	77bb      	strb	r3, [r7, #30]
 80060fc:	e04c      	b.n	8006198 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060fe:	7ffb      	ldrb	r3, [r7, #31]
 8006100:	2b08      	cmp	r3, #8
 8006102:	d828      	bhi.n	8006156 <UART_SetConfig+0x462>
 8006104:	a201      	add	r2, pc, #4	; (adr r2, 800610c <UART_SetConfig+0x418>)
 8006106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610a:	bf00      	nop
 800610c:	08006131 	.word	0x08006131
 8006110:	08006139 	.word	0x08006139
 8006114:	08006141 	.word	0x08006141
 8006118:	08006157 	.word	0x08006157
 800611c:	08006147 	.word	0x08006147
 8006120:	08006157 	.word	0x08006157
 8006124:	08006157 	.word	0x08006157
 8006128:	08006157 	.word	0x08006157
 800612c:	0800614f 	.word	0x0800614f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006130:	f7fd fdda 	bl	8003ce8 <HAL_RCC_GetPCLK1Freq>
 8006134:	61b8      	str	r0, [r7, #24]
        break;
 8006136:	e013      	b.n	8006160 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006138:	f7fd fdea 	bl	8003d10 <HAL_RCC_GetPCLK2Freq>
 800613c:	61b8      	str	r0, [r7, #24]
        break;
 800613e:	e00f      	b.n	8006160 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006140:	4b1d      	ldr	r3, [pc, #116]	; (80061b8 <UART_SetConfig+0x4c4>)
 8006142:	61bb      	str	r3, [r7, #24]
        break;
 8006144:	e00c      	b.n	8006160 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006146:	f7fd fcbd 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 800614a:	61b8      	str	r0, [r7, #24]
        break;
 800614c:	e008      	b.n	8006160 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800614e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006152:	61bb      	str	r3, [r7, #24]
        break;
 8006154:	e004      	b.n	8006160 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	77bb      	strb	r3, [r7, #30]
        break;
 800615e:	bf00      	nop
    }

    if (pclk != 0U)
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d018      	beq.n	8006198 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	085a      	lsrs	r2, r3, #1
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	441a      	add	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	fbb2 f3f3 	udiv	r3, r2, r3
 8006178:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	2b0f      	cmp	r3, #15
 800617e:	d909      	bls.n	8006194 <UART_SetConfig+0x4a0>
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006186:	d205      	bcs.n	8006194 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	b29a      	uxth	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	60da      	str	r2, [r3, #12]
 8006192:	e001      	b.n	8006198 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80061a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3720      	adds	r7, #32
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	40007c00 	.word	0x40007c00
 80061b4:	40023800 	.word	0x40023800
 80061b8:	00f42400 	.word	0x00f42400

080061bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00a      	beq.n	80061e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	430a      	orrs	r2, r1
 8006206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	f003 0304 	and.w	r3, r3, #4
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00a      	beq.n	800622a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622e:	f003 0308 	and.w	r3, r3, #8
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	f003 0310 	and.w	r3, r3, #16
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006272:	f003 0320 	and.w	r3, r3, #32
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006298:	2b00      	cmp	r3, #0
 800629a:	d01a      	beq.n	80062d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062ba:	d10a      	bne.n	80062d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	605a      	str	r2, [r3, #4]
  }
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af02      	add	r7, sp, #8
 8006306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006310:	f7fb fc1e 	bl	8001b50 <HAL_GetTick>
 8006314:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0308 	and.w	r3, r3, #8
 8006320:	2b08      	cmp	r3, #8
 8006322:	d10e      	bne.n	8006342 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006324:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f831 	bl	800639a <UART_WaitOnFlagUntilTimeout>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e027      	b.n	8006392 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0304 	and.w	r3, r3, #4
 800634c:	2b04      	cmp	r3, #4
 800634e:	d10e      	bne.n	800636e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006350:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006354:	9300      	str	r3, [sp, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f81b 	bl	800639a <UART_WaitOnFlagUntilTimeout>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e011      	b.n	8006392 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2220      	movs	r2, #32
 8006372:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b09c      	sub	sp, #112	; 0x70
 800639e:	af00      	add	r7, sp, #0
 80063a0:	60f8      	str	r0, [r7, #12]
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	603b      	str	r3, [r7, #0]
 80063a6:	4613      	mov	r3, r2
 80063a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063aa:	e0a7      	b.n	80064fc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b2:	f000 80a3 	beq.w	80064fc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063b6:	f7fb fbcb 	bl	8001b50 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d302      	bcc.n	80063cc <UART_WaitOnFlagUntilTimeout+0x32>
 80063c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d13f      	bne.n	800644c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063d4:	e853 3f00 	ldrex	r3, [r3]
 80063d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80063da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80063e0:	667b      	str	r3, [r7, #100]	; 0x64
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063ec:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80063f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80063f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e6      	bne.n	80063cc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3308      	adds	r3, #8
 8006404:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006408:	e853 3f00 	ldrex	r3, [r3]
 800640c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800640e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	663b      	str	r3, [r7, #96]	; 0x60
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	3308      	adds	r3, #8
 800641c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800641e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006420:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006422:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006424:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006426:	e841 2300 	strex	r3, r2, [r1]
 800642a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800642c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e5      	bne.n	80063fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2220      	movs	r2, #32
 8006436:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e068      	b.n	800651e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0304 	and.w	r3, r3, #4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d050      	beq.n	80064fc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006464:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006468:	d148      	bne.n	80064fc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006472:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647c:	e853 3f00 	ldrex	r3, [r3]
 8006480:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006484:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006488:	66fb      	str	r3, [r7, #108]	; 0x6c
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006492:	637b      	str	r3, [r7, #52]	; 0x34
 8006494:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006496:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006498:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800649a:	e841 2300 	strex	r3, r2, [r1]
 800649e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1e6      	bne.n	8006474 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	3308      	adds	r3, #8
 80064ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	e853 3f00 	ldrex	r3, [r3]
 80064b4:	613b      	str	r3, [r7, #16]
   return(result);
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f023 0301 	bic.w	r3, r3, #1
 80064bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	3308      	adds	r3, #8
 80064c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80064c6:	623a      	str	r2, [r7, #32]
 80064c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ca:	69f9      	ldr	r1, [r7, #28]
 80064cc:	6a3a      	ldr	r2, [r7, #32]
 80064ce:	e841 2300 	strex	r3, r2, [r1]
 80064d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1e5      	bne.n	80064a6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2220      	movs	r2, #32
 80064de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e010      	b.n	800651e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69da      	ldr	r2, [r3, #28]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	4013      	ands	r3, r2
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	429a      	cmp	r2, r3
 800650a:	bf0c      	ite	eq
 800650c:	2301      	moveq	r3, #1
 800650e:	2300      	movne	r3, #0
 8006510:	b2db      	uxtb	r3, r3
 8006512:	461a      	mov	r2, r3
 8006514:	79fb      	ldrb	r3, [r7, #7]
 8006516:	429a      	cmp	r2, r3
 8006518:	f43f af48 	beq.w	80063ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3770      	adds	r7, #112	; 0x70
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
	...

08006528 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006528:	b480      	push	{r7}
 800652a:	b097      	sub	sp, #92	; 0x5c
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	4613      	mov	r3, r2
 8006534:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	88fa      	ldrh	r2, [r7, #6]
 8006540:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800655a:	d10e      	bne.n	800657a <UART_Start_Receive_IT+0x52>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d105      	bne.n	8006570 <UART_Start_Receive_IT+0x48>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f240 12ff 	movw	r2, #511	; 0x1ff
 800656a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800656e:	e02d      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	22ff      	movs	r2, #255	; 0xff
 8006574:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006578:	e028      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10d      	bne.n	800659e <UART_Start_Receive_IT+0x76>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d104      	bne.n	8006594 <UART_Start_Receive_IT+0x6c>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	22ff      	movs	r2, #255	; 0xff
 800658e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006592:	e01b      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	227f      	movs	r2, #127	; 0x7f
 8006598:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800659c:	e016      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065a6:	d10d      	bne.n	80065c4 <UART_Start_Receive_IT+0x9c>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d104      	bne.n	80065ba <UART_Start_Receive_IT+0x92>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	227f      	movs	r2, #127	; 0x7f
 80065b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065b8:	e008      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	223f      	movs	r2, #63	; 0x3f
 80065be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065c2:	e003      	b.n	80065cc <UART_Start_Receive_IT+0xa4>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2222      	movs	r2, #34	; 0x22
 80065d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3308      	adds	r3, #8
 80065e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ee:	f043 0301 	orr.w	r3, r3, #1
 80065f2:	657b      	str	r3, [r7, #84]	; 0x54
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3308      	adds	r3, #8
 80065fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80065fc:	64ba      	str	r2, [r7, #72]	; 0x48
 80065fe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006602:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800660a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e5      	bne.n	80065dc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006618:	d107      	bne.n	800662a <UART_Start_Receive_IT+0x102>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d103      	bne.n	800662a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	4a21      	ldr	r2, [pc, #132]	; (80066ac <UART_Start_Receive_IT+0x184>)
 8006626:	669a      	str	r2, [r3, #104]	; 0x68
 8006628:	e002      	b.n	8006630 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4a20      	ldr	r2, [pc, #128]	; (80066b0 <UART_Start_Receive_IT+0x188>)
 800662e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d019      	beq.n	800666c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006640:	e853 3f00 	ldrex	r3, [r3]
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800664c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006656:	637b      	str	r3, [r7, #52]	; 0x34
 8006658:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800665c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800665e:	e841 2300 	strex	r3, r2, [r1]
 8006662:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1e6      	bne.n	8006638 <UART_Start_Receive_IT+0x110>
 800666a:	e018      	b.n	800669e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	e853 3f00 	ldrex	r3, [r3]
 8006678:	613b      	str	r3, [r7, #16]
   return(result);
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f043 0320 	orr.w	r3, r3, #32
 8006680:	653b      	str	r3, [r7, #80]	; 0x50
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800668a:	623b      	str	r3, [r7, #32]
 800668c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668e:	69f9      	ldr	r1, [r7, #28]
 8006690:	6a3a      	ldr	r2, [r7, #32]
 8006692:	e841 2300 	strex	r3, r2, [r1]
 8006696:	61bb      	str	r3, [r7, #24]
   return(result);
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1e6      	bne.n	800666c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	375c      	adds	r7, #92	; 0x5c
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	08006963 	.word	0x08006963
 80066b0:	080067fd 	.word	0x080067fd

080066b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b095      	sub	sp, #84	; 0x54
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c4:	e853 3f00 	ldrex	r3, [r3]
 80066c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066da:	643b      	str	r3, [r7, #64]	; 0x40
 80066dc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80066e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e6      	bne.n	80066bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3308      	adds	r3, #8
 80066f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6a3b      	ldr	r3, [r7, #32]
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	f023 0301 	bic.w	r3, r3, #1
 8006704:	64bb      	str	r3, [r7, #72]	; 0x48
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3308      	adds	r3, #8
 800670c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800670e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006710:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e5      	bne.n	80066ee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006726:	2b01      	cmp	r3, #1
 8006728:	d118      	bne.n	800675c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	60bb      	str	r3, [r7, #8]
   return(result);
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	f023 0310 	bic.w	r3, r3, #16
 800673e:	647b      	str	r3, [r7, #68]	; 0x44
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006748:	61bb      	str	r3, [r7, #24]
 800674a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	6979      	ldr	r1, [r7, #20]
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	613b      	str	r3, [r7, #16]
   return(result);
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2220      	movs	r2, #32
 8006760:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006770:	bf00      	nop
 8006772:	3754      	adds	r7, #84	; 0x54
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006788:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f7ff fa8a 	bl	8005cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067a0:	bf00      	nop
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	e853 3f00 	ldrex	r3, [r3]
 80067bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067c4:	61fb      	str	r3, [r7, #28]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	461a      	mov	r2, r3
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	61bb      	str	r3, [r7, #24]
 80067d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6979      	ldr	r1, [r7, #20]
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	613b      	str	r3, [r7, #16]
   return(result);
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e6      	bne.n	80067b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7ff fa56 	bl	8005ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067f4:	bf00      	nop
 80067f6:	3720      	adds	r7, #32
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b096      	sub	sp, #88	; 0x58
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800680a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006814:	2b22      	cmp	r3, #34	; 0x22
 8006816:	f040 8098 	bne.w	800694a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006820:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006824:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006828:	b2d9      	uxtb	r1, r3
 800682a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800682e:	b2da      	uxtb	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006834:	400a      	ands	r2, r1
 8006836:	b2d2      	uxtb	r2, r2
 8006838:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800683e:	1c5a      	adds	r2, r3, #1
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800684a:	b29b      	uxth	r3, r3
 800684c:	3b01      	subs	r3, #1
 800684e:	b29a      	uxth	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d17b      	bne.n	800695a <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800686a:	e853 3f00 	ldrex	r3, [r3]
 800686e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006872:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006876:	653b      	str	r3, [r7, #80]	; 0x50
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	461a      	mov	r2, r3
 800687e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006880:	647b      	str	r3, [r7, #68]	; 0x44
 8006882:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006886:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800688e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e6      	bne.n	8006862 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3308      	adds	r3, #8
 800689a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	e853 3f00 	ldrex	r3, [r3]
 80068a2:	623b      	str	r3, [r7, #32]
   return(result);
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	f023 0301 	bic.w	r3, r3, #1
 80068aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	3308      	adds	r3, #8
 80068b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068b4:	633a      	str	r2, [r7, #48]	; 0x30
 80068b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068bc:	e841 2300 	strex	r3, r2, [r1]
 80068c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1e5      	bne.n	8006894 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2220      	movs	r2, #32
 80068cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d12e      	bne.n	8006942 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 0310 	bic.w	r3, r3, #16
 80068fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	461a      	mov	r2, r3
 8006906:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006908:	61fb      	str	r3, [r7, #28]
 800690a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690c:	69b9      	ldr	r1, [r7, #24]
 800690e:	69fa      	ldr	r2, [r7, #28]
 8006910:	e841 2300 	strex	r3, r2, [r1]
 8006914:	617b      	str	r3, [r7, #20]
   return(result);
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1e6      	bne.n	80068ea <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f003 0310 	and.w	r3, r3, #16
 8006926:	2b10      	cmp	r3, #16
 8006928:	d103      	bne.n	8006932 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2210      	movs	r2, #16
 8006930:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006938:	4619      	mov	r1, r3
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f7ff f9c4 	bl	8005cc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006940:	e00b      	b.n	800695a <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fa fb3e 	bl	8000fc4 <HAL_UART_RxCpltCallback>
}
 8006948:	e007      	b.n	800695a <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	699a      	ldr	r2, [r3, #24]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f042 0208 	orr.w	r2, r2, #8
 8006958:	619a      	str	r2, [r3, #24]
}
 800695a:	bf00      	nop
 800695c:	3758      	adds	r7, #88	; 0x58
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b096      	sub	sp, #88	; 0x58
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006970:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800697a:	2b22      	cmp	r3, #34	; 0x22
 800697c:	f040 8098 	bne.w	8006ab0 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006986:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800698e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006990:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006994:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006998:	4013      	ands	r3, r2
 800699a:	b29a      	uxth	r2, r3
 800699c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800699e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069a4:	1c9a      	adds	r2, r3, #2
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d17b      	bne.n	8006ac0 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069d0:	e853 3f00 	ldrex	r3, [r3]
 80069d4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	461a      	mov	r2, r3
 80069e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069e6:	643b      	str	r3, [r7, #64]	; 0x40
 80069e8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1e6      	bne.n	80069c8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	3308      	adds	r3, #8
 8006a00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a02:	6a3b      	ldr	r3, [r7, #32]
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	f023 0301 	bic.w	r3, r3, #1
 8006a10:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3308      	adds	r3, #8
 8006a18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a1c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a22:	e841 2300 	strex	r3, r2, [r1]
 8006a26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1e5      	bne.n	80069fa <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d12e      	bne.n	8006aa8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f023 0310 	bic.w	r3, r3, #16
 8006a64:	647b      	str	r3, [r7, #68]	; 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a6e:	61bb      	str	r3, [r7, #24]
 8006a70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6979      	ldr	r1, [r7, #20]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e6      	bne.n	8006a50 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b10      	cmp	r3, #16
 8006a8e:	d103      	bne.n	8006a98 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2210      	movs	r2, #16
 8006a96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f7ff f911 	bl	8005cc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006aa6:	e00b      	b.n	8006ac0 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7fa fa8b 	bl	8000fc4 <HAL_UART_RxCpltCallback>
}
 8006aae:	e007      	b.n	8006ac0 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	699a      	ldr	r2, [r3, #24]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0208 	orr.w	r2, r2, #8
 8006abe:	619a      	str	r2, [r3, #24]
}
 8006ac0:	bf00      	nop
 8006ac2:	3758      	adds	r7, #88	; 0x58
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006acc:	bf00      	nop
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
	...

08006ad8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ade:	f3ef 8305 	mrs	r3, IPSR
 8006ae2:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ae4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10f      	bne.n	8006b0a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aea:	f3ef 8310 	mrs	r3, PRIMASK
 8006aee:	607b      	str	r3, [r7, #4]
  return(result);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d105      	bne.n	8006b02 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006af6:	f3ef 8311 	mrs	r3, BASEPRI
 8006afa:	603b      	str	r3, [r7, #0]
  return(result);
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d007      	beq.n	8006b12 <osKernelInitialize+0x3a>
 8006b02:	4b0e      	ldr	r3, [pc, #56]	; (8006b3c <osKernelInitialize+0x64>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d103      	bne.n	8006b12 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006b0a:	f06f 0305 	mvn.w	r3, #5
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	e00c      	b.n	8006b2c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006b12:	4b0a      	ldr	r3, [pc, #40]	; (8006b3c <osKernelInitialize+0x64>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d105      	bne.n	8006b26 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006b1a:	4b08      	ldr	r3, [pc, #32]	; (8006b3c <osKernelInitialize+0x64>)
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]
 8006b24:	e002      	b.n	8006b2c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006b26:	f04f 33ff 	mov.w	r3, #4294967295
 8006b2a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3714      	adds	r7, #20
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	20000740 	.word	0x20000740

08006b40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b46:	f3ef 8305 	mrs	r3, IPSR
 8006b4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10f      	bne.n	8006b72 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b52:	f3ef 8310 	mrs	r3, PRIMASK
 8006b56:	607b      	str	r3, [r7, #4]
  return(result);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d105      	bne.n	8006b6a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b5e:	f3ef 8311 	mrs	r3, BASEPRI
 8006b62:	603b      	str	r3, [r7, #0]
  return(result);
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d007      	beq.n	8006b7a <osKernelStart+0x3a>
 8006b6a:	4b0f      	ldr	r3, [pc, #60]	; (8006ba8 <osKernelStart+0x68>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d103      	bne.n	8006b7a <osKernelStart+0x3a>
    stat = osErrorISR;
 8006b72:	f06f 0305 	mvn.w	r3, #5
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	e010      	b.n	8006b9c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	; (8006ba8 <osKernelStart+0x68>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d109      	bne.n	8006b96 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006b82:	f7ff ffa1 	bl	8006ac8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006b86:	4b08      	ldr	r3, [pc, #32]	; (8006ba8 <osKernelStart+0x68>)
 8006b88:	2202      	movs	r2, #2
 8006b8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006b8c:	f001 fa4c 	bl	8008028 <vTaskStartScheduler>
      stat = osOK;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
 8006b94:	e002      	b.n	8006b9c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8006b96:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000740 	.word	0x20000740

08006bac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b090      	sub	sp, #64	; 0x40
 8006bb0:	af04      	add	r7, sp, #16
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bbc:	f3ef 8305 	mrs	r3, IPSR
 8006bc0:	61fb      	str	r3, [r7, #28]
  return(result);
 8006bc2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f040 808f 	bne.w	8006ce8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bca:	f3ef 8310 	mrs	r3, PRIMASK
 8006bce:	61bb      	str	r3, [r7, #24]
  return(result);
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d105      	bne.n	8006be2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006bd6:	f3ef 8311 	mrs	r3, BASEPRI
 8006bda:	617b      	str	r3, [r7, #20]
  return(result);
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <osThreadNew+0x3e>
 8006be2:	4b44      	ldr	r3, [pc, #272]	; (8006cf4 <osThreadNew+0x148>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d07e      	beq.n	8006ce8 <osThreadNew+0x13c>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d07b      	beq.n	8006ce8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006bf0:	2380      	movs	r3, #128	; 0x80
 8006bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006bf4:	2318      	movs	r3, #24
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8006bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8006c00:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d045      	beq.n	8006c94 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <osThreadNew+0x6a>
        name = attr->name;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d008      	beq.n	8006c3c <osThreadNew+0x90>
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	2b38      	cmp	r3, #56	; 0x38
 8006c2e:	d805      	bhi.n	8006c3c <osThreadNew+0x90>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f003 0301 	and.w	r3, r3, #1
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <osThreadNew+0x94>
        return (NULL);
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	e054      	b.n	8006cea <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d003      	beq.n	8006c50 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	089b      	lsrs	r3, r3, #2
 8006c4e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00e      	beq.n	8006c76 <osThreadNew+0xca>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	2ba7      	cmp	r3, #167	; 0xa7
 8006c5e:	d90a      	bls.n	8006c76 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d006      	beq.n	8006c76 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d002      	beq.n	8006c76 <osThreadNew+0xca>
        mem = 1;
 8006c70:	2301      	movs	r3, #1
 8006c72:	623b      	str	r3, [r7, #32]
 8006c74:	e010      	b.n	8006c98 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10c      	bne.n	8006c98 <osThreadNew+0xec>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d108      	bne.n	8006c98 <osThreadNew+0xec>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d104      	bne.n	8006c98 <osThreadNew+0xec>
          mem = 0;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	623b      	str	r3, [r7, #32]
 8006c92:	e001      	b.n	8006c98 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d110      	bne.n	8006cc0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ca6:	9202      	str	r2, [sp, #8]
 8006ca8:	9301      	str	r3, [sp, #4]
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	9300      	str	r3, [sp, #0]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 fe3f 	bl	8007938 <xTaskCreateStatic>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	613b      	str	r3, [r7, #16]
 8006cbe:	e013      	b.n	8006ce8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d110      	bne.n	8006ce8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	f107 0310 	add.w	r3, r7, #16
 8006cce:	9301      	str	r3, [sp, #4]
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 fe90 	bl	80079fe <xTaskCreate>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d001      	beq.n	8006ce8 <osThreadNew+0x13c>
          hTask = NULL;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006ce8:	693b      	ldr	r3, [r7, #16]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3730      	adds	r7, #48	; 0x30
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	20000740 	.word	0x20000740

08006cf8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d00:	f3ef 8305 	mrs	r3, IPSR
 8006d04:	613b      	str	r3, [r7, #16]
  return(result);
 8006d06:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10f      	bne.n	8006d2c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006d10:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d105      	bne.n	8006d24 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006d18:	f3ef 8311 	mrs	r3, BASEPRI
 8006d1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d007      	beq.n	8006d34 <osDelay+0x3c>
 8006d24:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <osDelay+0x58>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d103      	bne.n	8006d34 <osDelay+0x3c>
    stat = osErrorISR;
 8006d2c:	f06f 0305 	mvn.w	r3, #5
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	e007      	b.n	8006d44 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d002      	beq.n	8006d44 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 ffba 	bl	8007cb8 <vTaskDelay>
    }
  }

  return (stat);
 8006d44:	697b      	ldr	r3, [r7, #20]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3718      	adds	r7, #24
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	20000740 	.word	0x20000740

08006d54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4a07      	ldr	r2, [pc, #28]	; (8006d80 <vApplicationGetIdleTaskMemory+0x2c>)
 8006d64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	4a06      	ldr	r2, [pc, #24]	; (8006d84 <vApplicationGetIdleTaskMemory+0x30>)
 8006d6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2280      	movs	r2, #128	; 0x80
 8006d70:	601a      	str	r2, [r3, #0]
}
 8006d72:	bf00      	nop
 8006d74:	3714      	adds	r7, #20
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	20000744 	.word	0x20000744
 8006d84:	200007ec 	.word	0x200007ec

08006d88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	4a07      	ldr	r2, [pc, #28]	; (8006db4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006d98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	4a06      	ldr	r2, [pc, #24]	; (8006db8 <vApplicationGetTimerTaskMemory+0x30>)
 8006d9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006da6:	601a      	str	r2, [r3, #0]
}
 8006da8:	bf00      	nop
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	200009ec 	.word	0x200009ec
 8006db8:	20000a94 	.word	0x20000a94

08006dbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f103 0208 	add.w	r2, r3, #8
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f103 0208 	add.w	r2, r3, #8
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f103 0208 	add.w	r2, r3, #8
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e16:	b480      	push	{r7}
 8006e18:	b085      	sub	sp, #20
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
 8006e1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	689a      	ldr	r2, [r3, #8]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	1c5a      	adds	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	601a      	str	r2, [r3, #0]
}
 8006e52:	bf00      	nop
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b085      	sub	sp, #20
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d103      	bne.n	8006e7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	e00c      	b.n	8006e98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	3308      	adds	r3, #8
 8006e82:	60fb      	str	r3, [r7, #12]
 8006e84:	e002      	b.n	8006e8c <vListInsert+0x2e>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	60fb      	str	r3, [r7, #12]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d2f6      	bcs.n	8006e86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	683a      	ldr	r2, [r7, #0]
 8006ea6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	601a      	str	r2, [r3, #0]
}
 8006ec4:	bf00      	nop
 8006ec6:	3714      	adds	r7, #20
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	6892      	ldr	r2, [r2, #8]
 8006ee6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	6852      	ldr	r2, [r2, #4]
 8006ef0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d103      	bne.n	8006f04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689a      	ldr	r2, [r3, #8]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	1e5a      	subs	r2, r3, #1
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10c      	bne.n	8006f52 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3c:	b672      	cpsid	i
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	b662      	cpsie	i
 8006f4c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006f4e:	bf00      	nop
 8006f50:	e7fe      	b.n	8006f50 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006f52:	f002 fa2b 	bl	80093ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f5e:	68f9      	ldr	r1, [r7, #12]
 8006f60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f62:	fb01 f303 	mul.w	r3, r1, r3
 8006f66:	441a      	add	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f82:	3b01      	subs	r3, #1
 8006f84:	68f9      	ldr	r1, [r7, #12]
 8006f86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f88:	fb01 f303 	mul.w	r3, r1, r3
 8006f8c:	441a      	add	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	22ff      	movs	r2, #255	; 0xff
 8006f96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	22ff      	movs	r2, #255	; 0xff
 8006f9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d114      	bne.n	8006fd2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d01a      	beq.n	8006fe6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	3310      	adds	r3, #16
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f001 fadf 	bl	8008578 <xTaskRemoveFromEventList>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d012      	beq.n	8006fe6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006fc0:	4b0c      	ldr	r3, [pc, #48]	; (8006ff4 <xQueueGenericReset+0xd0>)
 8006fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fc6:	601a      	str	r2, [r3, #0]
 8006fc8:	f3bf 8f4f 	dsb	sy
 8006fcc:	f3bf 8f6f 	isb	sy
 8006fd0:	e009      	b.n	8006fe6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3310      	adds	r3, #16
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7ff fef0 	bl	8006dbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	3324      	adds	r3, #36	; 0x24
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7ff feeb 	bl	8006dbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fe6:	f002 fa15 	bl	8009414 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fea:	2301      	movs	r3, #1
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	e000ed04 	.word	0xe000ed04

08006ff8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08e      	sub	sp, #56	; 0x38
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10c      	bne.n	8007026 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007010:	b672      	cpsid	i
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	b662      	cpsie	i
 8007020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007022:	bf00      	nop
 8007024:	e7fe      	b.n	8007024 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10c      	bne.n	8007046 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800702c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007030:	b672      	cpsid	i
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	b662      	cpsie	i
 8007040:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007042:	bf00      	nop
 8007044:	e7fe      	b.n	8007044 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <xQueueGenericCreateStatic+0x5a>
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <xQueueGenericCreateStatic+0x5e>
 8007052:	2301      	movs	r3, #1
 8007054:	e000      	b.n	8007058 <xQueueGenericCreateStatic+0x60>
 8007056:	2300      	movs	r3, #0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10c      	bne.n	8007076 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800705c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007060:	b672      	cpsid	i
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	b662      	cpsie	i
 8007070:	623b      	str	r3, [r7, #32]
}
 8007072:	bf00      	nop
 8007074:	e7fe      	b.n	8007074 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d102      	bne.n	8007082 <xQueueGenericCreateStatic+0x8a>
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d101      	bne.n	8007086 <xQueueGenericCreateStatic+0x8e>
 8007082:	2301      	movs	r3, #1
 8007084:	e000      	b.n	8007088 <xQueueGenericCreateStatic+0x90>
 8007086:	2300      	movs	r3, #0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10c      	bne.n	80070a6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800708c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007090:	b672      	cpsid	i
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	b662      	cpsie	i
 80070a0:	61fb      	str	r3, [r7, #28]
}
 80070a2:	bf00      	nop
 80070a4:	e7fe      	b.n	80070a4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070a6:	2350      	movs	r3, #80	; 0x50
 80070a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	2b50      	cmp	r3, #80	; 0x50
 80070ae:	d00c      	beq.n	80070ca <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80070b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b4:	b672      	cpsid	i
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	b662      	cpsie	i
 80070c4:	61bb      	str	r3, [r7, #24]
}
 80070c6:	bf00      	nop
 80070c8:	e7fe      	b.n	80070c8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070ca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80070d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00d      	beq.n	80070f2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80070d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80070de:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80070e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	4613      	mov	r3, r2
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	68b9      	ldr	r1, [r7, #8]
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f000 f805 	bl	80070fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80070f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3730      	adds	r7, #48	; 0x30
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d103      	bne.n	8007118 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	e002      	b.n	800711e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800712a:	2101      	movs	r1, #1
 800712c:	69b8      	ldr	r0, [r7, #24]
 800712e:	f7ff fef9 	bl	8006f24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	78fa      	ldrb	r2, [r7, #3]
 8007136:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
	...

08007144 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b08e      	sub	sp, #56	; 0x38
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007152:	2300      	movs	r3, #0
 8007154:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800715a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10c      	bne.n	800717a <xQueueGenericSend+0x36>
	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007164:	b672      	cpsid	i
 8007166:	f383 8811 	msr	BASEPRI, r3
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	b662      	cpsie	i
 8007174:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007176:	bf00      	nop
 8007178:	e7fe      	b.n	8007178 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d103      	bne.n	8007188 <xQueueGenericSend+0x44>
 8007180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007184:	2b00      	cmp	r3, #0
 8007186:	d101      	bne.n	800718c <xQueueGenericSend+0x48>
 8007188:	2301      	movs	r3, #1
 800718a:	e000      	b.n	800718e <xQueueGenericSend+0x4a>
 800718c:	2300      	movs	r3, #0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d10c      	bne.n	80071ac <xQueueGenericSend+0x68>
	__asm volatile
 8007192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007196:	b672      	cpsid	i
 8007198:	f383 8811 	msr	BASEPRI, r3
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	b662      	cpsie	i
 80071a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80071a8:	bf00      	nop
 80071aa:	e7fe      	b.n	80071aa <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d103      	bne.n	80071ba <xQueueGenericSend+0x76>
 80071b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d101      	bne.n	80071be <xQueueGenericSend+0x7a>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e000      	b.n	80071c0 <xQueueGenericSend+0x7c>
 80071be:	2300      	movs	r3, #0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10c      	bne.n	80071de <xQueueGenericSend+0x9a>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c8:	b672      	cpsid	i
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	b662      	cpsie	i
 80071d8:	623b      	str	r3, [r7, #32]
}
 80071da:	bf00      	nop
 80071dc:	e7fe      	b.n	80071dc <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071de:	f001 fb95 	bl	800890c <xTaskGetSchedulerState>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d102      	bne.n	80071ee <xQueueGenericSend+0xaa>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <xQueueGenericSend+0xae>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e000      	b.n	80071f4 <xQueueGenericSend+0xb0>
 80071f2:	2300      	movs	r3, #0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d10c      	bne.n	8007212 <xQueueGenericSend+0xce>
	__asm volatile
 80071f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071fc:	b672      	cpsid	i
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	b662      	cpsie	i
 800720c:	61fb      	str	r3, [r7, #28]
}
 800720e:	bf00      	nop
 8007210:	e7fe      	b.n	8007210 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007212:	f002 f8cb 	bl	80093ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800721a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800721e:	429a      	cmp	r2, r3
 8007220:	d302      	bcc.n	8007228 <xQueueGenericSend+0xe4>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b02      	cmp	r3, #2
 8007226:	d129      	bne.n	800727c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800722e:	f000 fa15 	bl	800765c <prvCopyDataToQueue>
 8007232:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007238:	2b00      	cmp	r3, #0
 800723a:	d010      	beq.n	800725e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	3324      	adds	r3, #36	; 0x24
 8007240:	4618      	mov	r0, r3
 8007242:	f001 f999 	bl	8008578 <xTaskRemoveFromEventList>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d013      	beq.n	8007274 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800724c:	4b3f      	ldr	r3, [pc, #252]	; (800734c <xQueueGenericSend+0x208>)
 800724e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	f3bf 8f6f 	isb	sy
 800725c:	e00a      	b.n	8007274 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800725e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007264:	4b39      	ldr	r3, [pc, #228]	; (800734c <xQueueGenericSend+0x208>)
 8007266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007274:	f002 f8ce 	bl	8009414 <vPortExitCritical>
				return pdPASS;
 8007278:	2301      	movs	r3, #1
 800727a:	e063      	b.n	8007344 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d103      	bne.n	800728a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007282:	f002 f8c7 	bl	8009414 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007286:	2300      	movs	r3, #0
 8007288:	e05c      	b.n	8007344 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800728a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800728c:	2b00      	cmp	r3, #0
 800728e:	d106      	bne.n	800729e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007290:	f107 0314 	add.w	r3, r7, #20
 8007294:	4618      	mov	r0, r3
 8007296:	f001 f9d5 	bl	8008644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800729a:	2301      	movs	r3, #1
 800729c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800729e:	f002 f8b9 	bl	8009414 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072a2:	f000 ff35 	bl	8008110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072a6:	f002 f881 	bl	80093ac <vPortEnterCritical>
 80072aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072b0:	b25b      	sxtb	r3, r3
 80072b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b6:	d103      	bne.n	80072c0 <xQueueGenericSend+0x17c>
 80072b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072c6:	b25b      	sxtb	r3, r3
 80072c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072cc:	d103      	bne.n	80072d6 <xQueueGenericSend+0x192>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072d6:	f002 f89d 	bl	8009414 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072da:	1d3a      	adds	r2, r7, #4
 80072dc:	f107 0314 	add.w	r3, r7, #20
 80072e0:	4611      	mov	r1, r2
 80072e2:	4618      	mov	r0, r3
 80072e4:	f001 f9c4 	bl	8008670 <xTaskCheckForTimeOut>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d124      	bne.n	8007338 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072f0:	f000 faac 	bl	800784c <prvIsQueueFull>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d018      	beq.n	800732c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80072fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072fc:	3310      	adds	r3, #16
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	4611      	mov	r1, r2
 8007302:	4618      	mov	r0, r3
 8007304:	f001 f8e4 	bl	80084d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007308:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800730a:	f000 fa37 	bl	800777c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800730e:	f000 ff0d 	bl	800812c <xTaskResumeAll>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	f47f af7c 	bne.w	8007212 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800731a:	4b0c      	ldr	r3, [pc, #48]	; (800734c <xQueueGenericSend+0x208>)
 800731c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	e772      	b.n	8007212 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800732c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800732e:	f000 fa25 	bl	800777c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007332:	f000 fefb 	bl	800812c <xTaskResumeAll>
 8007336:	e76c      	b.n	8007212 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007338:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800733a:	f000 fa1f 	bl	800777c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800733e:	f000 fef5 	bl	800812c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007342:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007344:	4618      	mov	r0, r3
 8007346:	3738      	adds	r7, #56	; 0x38
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	e000ed04 	.word	0xe000ed04

08007350 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b08e      	sub	sp, #56	; 0x38
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10c      	bne.n	8007382 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736c:	b672      	cpsid	i
 800736e:	f383 8811 	msr	BASEPRI, r3
 8007372:	f3bf 8f6f 	isb	sy
 8007376:	f3bf 8f4f 	dsb	sy
 800737a:	b662      	cpsie	i
 800737c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800737e:	bf00      	nop
 8007380:	e7fe      	b.n	8007380 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d103      	bne.n	8007390 <xQueueGenericSendFromISR+0x40>
 8007388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738c:	2b00      	cmp	r3, #0
 800738e:	d101      	bne.n	8007394 <xQueueGenericSendFromISR+0x44>
 8007390:	2301      	movs	r3, #1
 8007392:	e000      	b.n	8007396 <xQueueGenericSendFromISR+0x46>
 8007394:	2300      	movs	r3, #0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10c      	bne.n	80073b4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800739a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739e:	b672      	cpsid	i
 80073a0:	f383 8811 	msr	BASEPRI, r3
 80073a4:	f3bf 8f6f 	isb	sy
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	b662      	cpsie	i
 80073ae:	623b      	str	r3, [r7, #32]
}
 80073b0:	bf00      	nop
 80073b2:	e7fe      	b.n	80073b2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d103      	bne.n	80073c2 <xQueueGenericSendFromISR+0x72>
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d101      	bne.n	80073c6 <xQueueGenericSendFromISR+0x76>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e000      	b.n	80073c8 <xQueueGenericSendFromISR+0x78>
 80073c6:	2300      	movs	r3, #0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10c      	bne.n	80073e6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	b672      	cpsid	i
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	b662      	cpsie	i
 80073e0:	61fb      	str	r3, [r7, #28]
}
 80073e2:	bf00      	nop
 80073e4:	e7fe      	b.n	80073e4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073e6:	f002 f8c9 	bl	800957c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80073ea:	f3ef 8211 	mrs	r2, BASEPRI
 80073ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f2:	b672      	cpsid	i
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	b662      	cpsie	i
 8007402:	61ba      	str	r2, [r7, #24]
 8007404:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007406:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007408:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800740a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800740e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007412:	429a      	cmp	r2, r3
 8007414:	d302      	bcc.n	800741c <xQueueGenericSendFromISR+0xcc>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2b02      	cmp	r3, #2
 800741a:	d12c      	bne.n	8007476 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800741c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007426:	683a      	ldr	r2, [r7, #0]
 8007428:	68b9      	ldr	r1, [r7, #8]
 800742a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800742c:	f000 f916 	bl	800765c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007430:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007438:	d112      	bne.n	8007460 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800743a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	2b00      	cmp	r3, #0
 8007440:	d016      	beq.n	8007470 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007444:	3324      	adds	r3, #36	; 0x24
 8007446:	4618      	mov	r0, r3
 8007448:	f001 f896 	bl	8008578 <xTaskRemoveFromEventList>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00e      	beq.n	8007470 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00b      	beq.n	8007470 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	601a      	str	r2, [r3, #0]
 800745e:	e007      	b.n	8007470 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007460:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007464:	3301      	adds	r3, #1
 8007466:	b2db      	uxtb	r3, r3
 8007468:	b25a      	sxtb	r2, r3
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007470:	2301      	movs	r3, #1
 8007472:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007474:	e001      	b.n	800747a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007476:	2300      	movs	r3, #0
 8007478:	637b      	str	r3, [r7, #52]	; 0x34
 800747a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800747c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007484:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007488:	4618      	mov	r0, r3
 800748a:	3738      	adds	r7, #56	; 0x38
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b08c      	sub	sp, #48	; 0x30
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800749c:	2300      	movs	r3, #0
 800749e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10c      	bne.n	80074c4 <xQueueReceive+0x34>
	__asm volatile
 80074aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ae:	b672      	cpsid	i
 80074b0:	f383 8811 	msr	BASEPRI, r3
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	b662      	cpsie	i
 80074be:	623b      	str	r3, [r7, #32]
}
 80074c0:	bf00      	nop
 80074c2:	e7fe      	b.n	80074c2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d103      	bne.n	80074d2 <xQueueReceive+0x42>
 80074ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d101      	bne.n	80074d6 <xQueueReceive+0x46>
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <xQueueReceive+0x48>
 80074d6:	2300      	movs	r3, #0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10c      	bne.n	80074f6 <xQueueReceive+0x66>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e0:	b672      	cpsid	i
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	b662      	cpsie	i
 80074f0:	61fb      	str	r3, [r7, #28]
}
 80074f2:	bf00      	nop
 80074f4:	e7fe      	b.n	80074f4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80074f6:	f001 fa09 	bl	800890c <xTaskGetSchedulerState>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <xQueueReceive+0x76>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <xQueueReceive+0x7a>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <xQueueReceive+0x7c>
 800750a:	2300      	movs	r3, #0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10c      	bne.n	800752a <xQueueReceive+0x9a>
	__asm volatile
 8007510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007514:	b672      	cpsid	i
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	b662      	cpsie	i
 8007524:	61bb      	str	r3, [r7, #24]
}
 8007526:	bf00      	nop
 8007528:	e7fe      	b.n	8007528 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800752a:	f001 ff3f 	bl	80093ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800752e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007532:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	d01f      	beq.n	800757a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800753a:	68b9      	ldr	r1, [r7, #8]
 800753c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800753e:	f000 f8f7 	bl	8007730 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007544:	1e5a      	subs	r2, r3, #1
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007548:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800754a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00f      	beq.n	8007572 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007554:	3310      	adds	r3, #16
 8007556:	4618      	mov	r0, r3
 8007558:	f001 f80e 	bl	8008578 <xTaskRemoveFromEventList>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d007      	beq.n	8007572 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007562:	4b3d      	ldr	r3, [pc, #244]	; (8007658 <xQueueReceive+0x1c8>)
 8007564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007568:	601a      	str	r2, [r3, #0]
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007572:	f001 ff4f 	bl	8009414 <vPortExitCritical>
				return pdPASS;
 8007576:	2301      	movs	r3, #1
 8007578:	e069      	b.n	800764e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d103      	bne.n	8007588 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007580:	f001 ff48 	bl	8009414 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007584:	2300      	movs	r3, #0
 8007586:	e062      	b.n	800764e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800758a:	2b00      	cmp	r3, #0
 800758c:	d106      	bne.n	800759c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800758e:	f107 0310 	add.w	r3, r7, #16
 8007592:	4618      	mov	r0, r3
 8007594:	f001 f856 	bl	8008644 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007598:	2301      	movs	r3, #1
 800759a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800759c:	f001 ff3a 	bl	8009414 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075a0:	f000 fdb6 	bl	8008110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075a4:	f001 ff02 	bl	80093ac <vPortEnterCritical>
 80075a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075ae:	b25b      	sxtb	r3, r3
 80075b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b4:	d103      	bne.n	80075be <xQueueReceive+0x12e>
 80075b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075c4:	b25b      	sxtb	r3, r3
 80075c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ca:	d103      	bne.n	80075d4 <xQueueReceive+0x144>
 80075cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075d4:	f001 ff1e 	bl	8009414 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075d8:	1d3a      	adds	r2, r7, #4
 80075da:	f107 0310 	add.w	r3, r7, #16
 80075de:	4611      	mov	r1, r2
 80075e0:	4618      	mov	r0, r3
 80075e2:	f001 f845 	bl	8008670 <xTaskCheckForTimeOut>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d123      	bne.n	8007634 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075ee:	f000 f917 	bl	8007820 <prvIsQueueEmpty>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d017      	beq.n	8007628 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80075f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075fa:	3324      	adds	r3, #36	; 0x24
 80075fc:	687a      	ldr	r2, [r7, #4]
 80075fe:	4611      	mov	r1, r2
 8007600:	4618      	mov	r0, r3
 8007602:	f000 ff65 	bl	80084d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007606:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007608:	f000 f8b8 	bl	800777c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800760c:	f000 fd8e 	bl	800812c <xTaskResumeAll>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d189      	bne.n	800752a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8007616:	4b10      	ldr	r3, [pc, #64]	; (8007658 <xQueueReceive+0x1c8>)
 8007618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	f3bf 8f4f 	dsb	sy
 8007622:	f3bf 8f6f 	isb	sy
 8007626:	e780      	b.n	800752a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800762a:	f000 f8a7 	bl	800777c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800762e:	f000 fd7d 	bl	800812c <xTaskResumeAll>
 8007632:	e77a      	b.n	800752a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007636:	f000 f8a1 	bl	800777c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800763a:	f000 fd77 	bl	800812c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800763e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007640:	f000 f8ee 	bl	8007820 <prvIsQueueEmpty>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	f43f af6f 	beq.w	800752a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800764c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800764e:	4618      	mov	r0, r3
 8007650:	3730      	adds	r7, #48	; 0x30
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	e000ed04 	.word	0xe000ed04

0800765c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007668:	2300      	movs	r3, #0
 800766a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007670:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10d      	bne.n	8007696 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d14d      	bne.n	800771e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	4618      	mov	r0, r3
 8007688:	f001 f95e 	bl	8008948 <xTaskPriorityDisinherit>
 800768c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	609a      	str	r2, [r3, #8]
 8007694:	e043      	b.n	800771e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d119      	bne.n	80076d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6858      	ldr	r0, [r3, #4]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a4:	461a      	mov	r2, r3
 80076a6:	68b9      	ldr	r1, [r7, #8]
 80076a8:	f002 fa14 	bl	8009ad4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	685a      	ldr	r2, [r3, #4]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b4:	441a      	add	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	685a      	ldr	r2, [r3, #4]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d32b      	bcc.n	800771e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	605a      	str	r2, [r3, #4]
 80076ce:	e026      	b.n	800771e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	68d8      	ldr	r0, [r3, #12]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d8:	461a      	mov	r2, r3
 80076da:	68b9      	ldr	r1, [r7, #8]
 80076dc:	f002 f9fa 	bl	8009ad4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e8:	425b      	negs	r3, r3
 80076ea:	441a      	add	r2, r3
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d207      	bcs.n	800770c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	689a      	ldr	r2, [r3, #8]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007704:	425b      	negs	r3, r3
 8007706:	441a      	add	r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2b02      	cmp	r3, #2
 8007710:	d105      	bne.n	800771e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d002      	beq.n	800771e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	3b01      	subs	r3, #1
 800771c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007726:	697b      	ldr	r3, [r7, #20]
}
 8007728:	4618      	mov	r0, r3
 800772a:	3718      	adds	r7, #24
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773e:	2b00      	cmp	r3, #0
 8007740:	d018      	beq.n	8007774 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68da      	ldr	r2, [r3, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774a:	441a      	add	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	68da      	ldr	r2, [r3, #12]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	429a      	cmp	r2, r3
 800775a:	d303      	bcc.n	8007764 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68d9      	ldr	r1, [r3, #12]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776c:	461a      	mov	r2, r3
 800776e:	6838      	ldr	r0, [r7, #0]
 8007770:	f002 f9b0 	bl	8009ad4 <memcpy>
	}
}
 8007774:	bf00      	nop
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007784:	f001 fe12 	bl	80093ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800778e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007790:	e011      	b.n	80077b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	2b00      	cmp	r3, #0
 8007798:	d012      	beq.n	80077c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	3324      	adds	r3, #36	; 0x24
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 feea 	bl	8008578 <xTaskRemoveFromEventList>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80077aa:	f000 ffc7 	bl	800873c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
 80077b0:	3b01      	subs	r3, #1
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	dce9      	bgt.n	8007792 <prvUnlockQueue+0x16>
 80077be:	e000      	b.n	80077c2 <prvUnlockQueue+0x46>
					break;
 80077c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	22ff      	movs	r2, #255	; 0xff
 80077c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80077ca:	f001 fe23 	bl	8009414 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077ce:	f001 fded 	bl	80093ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077da:	e011      	b.n	8007800 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d012      	beq.n	800780a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3310      	adds	r3, #16
 80077e8:	4618      	mov	r0, r3
 80077ea:	f000 fec5 	bl	8008578 <xTaskRemoveFromEventList>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80077f4:	f000 ffa2 	bl	800873c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80077f8:	7bbb      	ldrb	r3, [r7, #14]
 80077fa:	3b01      	subs	r3, #1
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007800:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007804:	2b00      	cmp	r3, #0
 8007806:	dce9      	bgt.n	80077dc <prvUnlockQueue+0x60>
 8007808:	e000      	b.n	800780c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800780a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	22ff      	movs	r2, #255	; 0xff
 8007810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007814:	f001 fdfe 	bl	8009414 <vPortExitCritical>
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007828:	f001 fdc0 	bl	80093ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007834:	2301      	movs	r3, #1
 8007836:	60fb      	str	r3, [r7, #12]
 8007838:	e001      	b.n	800783e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800783a:	2300      	movs	r3, #0
 800783c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800783e:	f001 fde9 	bl	8009414 <vPortExitCritical>

	return xReturn;
 8007842:	68fb      	ldr	r3, [r7, #12]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007854:	f001 fdaa 	bl	80093ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007860:	429a      	cmp	r2, r3
 8007862:	d102      	bne.n	800786a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007864:	2301      	movs	r3, #1
 8007866:	60fb      	str	r3, [r7, #12]
 8007868:	e001      	b.n	800786e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800786a:	2300      	movs	r3, #0
 800786c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800786e:	f001 fdd1 	bl	8009414 <vPortExitCritical>

	return xReturn;
 8007872:	68fb      	ldr	r3, [r7, #12]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007886:	2300      	movs	r3, #0
 8007888:	60fb      	str	r3, [r7, #12]
 800788a:	e014      	b.n	80078b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800788c:	4a0f      	ldr	r2, [pc, #60]	; (80078cc <vQueueAddToRegistry+0x50>)
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10b      	bne.n	80078b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007898:	490c      	ldr	r1, [pc, #48]	; (80078cc <vQueueAddToRegistry+0x50>)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80078a2:	4a0a      	ldr	r2, [pc, #40]	; (80078cc <vQueueAddToRegistry+0x50>)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	4413      	add	r3, r2
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80078ae:	e006      	b.n	80078be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	3301      	adds	r3, #1
 80078b4:	60fb      	str	r3, [r7, #12]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b07      	cmp	r3, #7
 80078ba:	d9e7      	bls.n	800788c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80078bc:	bf00      	nop
 80078be:	bf00      	nop
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	20000e94 	.word	0x20000e94

080078d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b086      	sub	sp, #24
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078e0:	f001 fd64 	bl	80093ac <vPortEnterCritical>
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078ea:	b25b      	sxtb	r3, r3
 80078ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f0:	d103      	bne.n	80078fa <vQueueWaitForMessageRestricted+0x2a>
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007900:	b25b      	sxtb	r3, r3
 8007902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007906:	d103      	bne.n	8007910 <vQueueWaitForMessageRestricted+0x40>
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007910:	f001 fd80 	bl	8009414 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007918:	2b00      	cmp	r3, #0
 800791a:	d106      	bne.n	800792a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	3324      	adds	r3, #36	; 0x24
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	68b9      	ldr	r1, [r7, #8]
 8007924:	4618      	mov	r0, r3
 8007926:	f000 fdf9 	bl	800851c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800792a:	6978      	ldr	r0, [r7, #20]
 800792c:	f7ff ff26 	bl	800777c <prvUnlockQueue>
	}
 8007930:	bf00      	nop
 8007932:	3718      	adds	r7, #24
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08e      	sub	sp, #56	; 0x38
 800793c:	af04      	add	r7, sp, #16
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
 8007944:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10c      	bne.n	8007966 <xTaskCreateStatic+0x2e>
	__asm volatile
 800794c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007950:	b672      	cpsid	i
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	b662      	cpsie	i
 8007960:	623b      	str	r3, [r7, #32]
}
 8007962:	bf00      	nop
 8007964:	e7fe      	b.n	8007964 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10c      	bne.n	8007986 <xTaskCreateStatic+0x4e>
	__asm volatile
 800796c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007970:	b672      	cpsid	i
 8007972:	f383 8811 	msr	BASEPRI, r3
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	b662      	cpsie	i
 8007980:	61fb      	str	r3, [r7, #28]
}
 8007982:	bf00      	nop
 8007984:	e7fe      	b.n	8007984 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007986:	23a8      	movs	r3, #168	; 0xa8
 8007988:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	2ba8      	cmp	r3, #168	; 0xa8
 800798e:	d00c      	beq.n	80079aa <xTaskCreateStatic+0x72>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007994:	b672      	cpsid	i
 8007996:	f383 8811 	msr	BASEPRI, r3
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	b662      	cpsie	i
 80079a4:	61bb      	str	r3, [r7, #24]
}
 80079a6:	bf00      	nop
 80079a8:	e7fe      	b.n	80079a8 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d01e      	beq.n	80079f0 <xTaskCreateStatic+0xb8>
 80079b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d01b      	beq.n	80079f0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	2202      	movs	r2, #2
 80079c6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079ca:	2300      	movs	r3, #0
 80079cc:	9303      	str	r3, [sp, #12]
 80079ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d0:	9302      	str	r3, [sp, #8]
 80079d2:	f107 0314 	add.w	r3, r7, #20
 80079d6:	9301      	str	r3, [sp, #4]
 80079d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079da:	9300      	str	r3, [sp, #0]
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 f850 	bl	8007a88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80079ea:	f000 f8f5 	bl	8007bd8 <prvAddNewTaskToReadyList>
 80079ee:	e001      	b.n	80079f4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079f4:	697b      	ldr	r3, [r7, #20]
	}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3728      	adds	r7, #40	; 0x28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b08c      	sub	sp, #48	; 0x30
 8007a02:	af04      	add	r7, sp, #16
 8007a04:	60f8      	str	r0, [r7, #12]
 8007a06:	60b9      	str	r1, [r7, #8]
 8007a08:	603b      	str	r3, [r7, #0]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a0e:	88fb      	ldrh	r3, [r7, #6]
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4618      	mov	r0, r3
 8007a14:	f001 fdf6 	bl	8009604 <pvPortMalloc>
 8007a18:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00e      	beq.n	8007a3e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a20:	20a8      	movs	r0, #168	; 0xa8
 8007a22:	f001 fdef 	bl	8009604 <pvPortMalloc>
 8007a26:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d003      	beq.n	8007a36 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	631a      	str	r2, [r3, #48]	; 0x30
 8007a34:	e005      	b.n	8007a42 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a36:	6978      	ldr	r0, [r7, #20]
 8007a38:	f001 feae 	bl	8009798 <vPortFree>
 8007a3c:	e001      	b.n	8007a42 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d017      	beq.n	8007a78 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a50:	88fa      	ldrh	r2, [r7, #6]
 8007a52:	2300      	movs	r3, #0
 8007a54:	9303      	str	r3, [sp, #12]
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	9302      	str	r3, [sp, #8]
 8007a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5c:	9301      	str	r3, [sp, #4]
 8007a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a60:	9300      	str	r3, [sp, #0]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	68b9      	ldr	r1, [r7, #8]
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f000 f80e 	bl	8007a88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a6c:	69f8      	ldr	r0, [r7, #28]
 8007a6e:	f000 f8b3 	bl	8007bd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a72:	2301      	movs	r3, #1
 8007a74:	61bb      	str	r3, [r7, #24]
 8007a76:	e002      	b.n	8007a7e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a78:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a7e:	69bb      	ldr	r3, [r7, #24]
	}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3720      	adds	r7, #32
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b088      	sub	sp, #32
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
 8007a94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	21a5      	movs	r1, #165	; 0xa5
 8007aa2:	f001 ff93 	bl	80099cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007aaa:	6879      	ldr	r1, [r7, #4]
 8007aac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007ab0:	440b      	add	r3, r1
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	4413      	add	r3, r2
 8007ab6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	f023 0307 	bic.w	r3, r3, #7
 8007abe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00c      	beq.n	8007ae4 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8007aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ace:	b672      	cpsid	i
 8007ad0:	f383 8811 	msr	BASEPRI, r3
 8007ad4:	f3bf 8f6f 	isb	sy
 8007ad8:	f3bf 8f4f 	dsb	sy
 8007adc:	b662      	cpsie	i
 8007ade:	617b      	str	r3, [r7, #20]
}
 8007ae0:	bf00      	nop
 8007ae2:	e7fe      	b.n	8007ae2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d01f      	beq.n	8007b2a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007aea:	2300      	movs	r3, #0
 8007aec:	61fb      	str	r3, [r7, #28]
 8007aee:	e012      	b.n	8007b16 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	4413      	add	r3, r2
 8007af6:	7819      	ldrb	r1, [r3, #0]
 8007af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	4413      	add	r3, r2
 8007afe:	3334      	adds	r3, #52	; 0x34
 8007b00:	460a      	mov	r2, r1
 8007b02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	4413      	add	r3, r2
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d006      	beq.n	8007b1e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	3301      	adds	r3, #1
 8007b14:	61fb      	str	r3, [r7, #28]
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	2b0f      	cmp	r3, #15
 8007b1a:	d9e9      	bls.n	8007af0 <prvInitialiseNewTask+0x68>
 8007b1c:	e000      	b.n	8007b20 <prvInitialiseNewTask+0x98>
			{
				break;
 8007b1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b28:	e003      	b.n	8007b32 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b34:	2b37      	cmp	r3, #55	; 0x37
 8007b36:	d901      	bls.n	8007b3c <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b38:	2337      	movs	r3, #55	; 0x37
 8007b3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b46:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b50:	3304      	adds	r3, #4
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7ff f952 	bl	8006dfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5a:	3318      	adds	r3, #24
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7ff f94d 	bl	8006dfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b82:	2200      	movs	r2, #0
 8007b84:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b8a:	3354      	adds	r3, #84	; 0x54
 8007b8c:	224c      	movs	r2, #76	; 0x4c
 8007b8e:	2100      	movs	r1, #0
 8007b90:	4618      	mov	r0, r3
 8007b92:	f001 ff1b 	bl	80099cc <memset>
 8007b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b98:	4a0c      	ldr	r2, [pc, #48]	; (8007bcc <prvInitialiseNewTask+0x144>)
 8007b9a:	659a      	str	r2, [r3, #88]	; 0x58
 8007b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b9e:	4a0c      	ldr	r2, [pc, #48]	; (8007bd0 <prvInitialiseNewTask+0x148>)
 8007ba0:	65da      	str	r2, [r3, #92]	; 0x5c
 8007ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ba4:	4a0b      	ldr	r2, [pc, #44]	; (8007bd4 <prvInitialiseNewTask+0x14c>)
 8007ba6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ba8:	683a      	ldr	r2, [r7, #0]
 8007baa:	68f9      	ldr	r1, [r7, #12]
 8007bac:	69b8      	ldr	r0, [r7, #24]
 8007bae:	f001 faed 	bl	800918c <pxPortInitialiseStack>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d002      	beq.n	8007bc4 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bc2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bc4:	bf00      	nop
 8007bc6:	3720      	adds	r7, #32
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	20005120 	.word	0x20005120
 8007bd0:	20005188 	.word	0x20005188
 8007bd4:	200051f0 	.word	0x200051f0

08007bd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007be0:	f001 fbe4 	bl	80093ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007be4:	4b2d      	ldr	r3, [pc, #180]	; (8007c9c <prvAddNewTaskToReadyList+0xc4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3301      	adds	r3, #1
 8007bea:	4a2c      	ldr	r2, [pc, #176]	; (8007c9c <prvAddNewTaskToReadyList+0xc4>)
 8007bec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bee:	4b2c      	ldr	r3, [pc, #176]	; (8007ca0 <prvAddNewTaskToReadyList+0xc8>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d109      	bne.n	8007c0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bf6:	4a2a      	ldr	r2, [pc, #168]	; (8007ca0 <prvAddNewTaskToReadyList+0xc8>)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bfc:	4b27      	ldr	r3, [pc, #156]	; (8007c9c <prvAddNewTaskToReadyList+0xc4>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d110      	bne.n	8007c26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c04:	f000 fdbe 	bl	8008784 <prvInitialiseTaskLists>
 8007c08:	e00d      	b.n	8007c26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c0a:	4b26      	ldr	r3, [pc, #152]	; (8007ca4 <prvAddNewTaskToReadyList+0xcc>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d109      	bne.n	8007c26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c12:	4b23      	ldr	r3, [pc, #140]	; (8007ca0 <prvAddNewTaskToReadyList+0xc8>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d802      	bhi.n	8007c26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c20:	4a1f      	ldr	r2, [pc, #124]	; (8007ca0 <prvAddNewTaskToReadyList+0xc8>)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c26:	4b20      	ldr	r3, [pc, #128]	; (8007ca8 <prvAddNewTaskToReadyList+0xd0>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	4a1e      	ldr	r2, [pc, #120]	; (8007ca8 <prvAddNewTaskToReadyList+0xd0>)
 8007c2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c30:	4b1d      	ldr	r3, [pc, #116]	; (8007ca8 <prvAddNewTaskToReadyList+0xd0>)
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c3c:	4b1b      	ldr	r3, [pc, #108]	; (8007cac <prvAddNewTaskToReadyList+0xd4>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d903      	bls.n	8007c4c <prvAddNewTaskToReadyList+0x74>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c48:	4a18      	ldr	r2, [pc, #96]	; (8007cac <prvAddNewTaskToReadyList+0xd4>)
 8007c4a:	6013      	str	r3, [r2, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c50:	4613      	mov	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4a15      	ldr	r2, [pc, #84]	; (8007cb0 <prvAddNewTaskToReadyList+0xd8>)
 8007c5a:	441a      	add	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4619      	mov	r1, r3
 8007c62:	4610      	mov	r0, r2
 8007c64:	f7ff f8d7 	bl	8006e16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c68:	f001 fbd4 	bl	8009414 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c6c:	4b0d      	ldr	r3, [pc, #52]	; (8007ca4 <prvAddNewTaskToReadyList+0xcc>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00e      	beq.n	8007c92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c74:	4b0a      	ldr	r3, [pc, #40]	; (8007ca0 <prvAddNewTaskToReadyList+0xc8>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d207      	bcs.n	8007c92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c82:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <prvAddNewTaskToReadyList+0xdc>)
 8007c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c92:	bf00      	nop
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	200013a8 	.word	0x200013a8
 8007ca0:	20000ed4 	.word	0x20000ed4
 8007ca4:	200013b4 	.word	0x200013b4
 8007ca8:	200013c4 	.word	0x200013c4
 8007cac:	200013b0 	.word	0x200013b0
 8007cb0:	20000ed8 	.word	0x20000ed8
 8007cb4:	e000ed04 	.word	0xe000ed04

08007cb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d019      	beq.n	8007cfe <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007cca:	4b14      	ldr	r3, [pc, #80]	; (8007d1c <vTaskDelay+0x64>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00c      	beq.n	8007cec <vTaskDelay+0x34>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd6:	b672      	cpsid	i
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	b662      	cpsie	i
 8007ce6:	60bb      	str	r3, [r7, #8]
}
 8007ce8:	bf00      	nop
 8007cea:	e7fe      	b.n	8007cea <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007cec:	f000 fa10 	bl	8008110 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007cf0:	2100      	movs	r1, #0
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fe9a 	bl	8008a2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007cf8:	f000 fa18 	bl	800812c <xTaskResumeAll>
 8007cfc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d107      	bne.n	8007d14 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007d04:	4b06      	ldr	r3, [pc, #24]	; (8007d20 <vTaskDelay+0x68>)
 8007d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d14:	bf00      	nop
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	200013d0 	.word	0x200013d0
 8007d20:	e000ed04 	.word	0xe000ed04

08007d24 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007d2c:	f001 fb3e 	bl	80093ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d102      	bne.n	8007d3c <vTaskSuspend+0x18>
 8007d36:	4b31      	ldr	r3, [pc, #196]	; (8007dfc <vTaskSuspend+0xd8>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	e000      	b.n	8007d3e <vTaskSuspend+0x1a>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3304      	adds	r3, #4
 8007d44:	4618      	mov	r0, r3
 8007d46:	f7ff f8c3 	bl	8006ed0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d004      	beq.n	8007d5c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	3318      	adds	r3, #24
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff f8ba 	bl	8006ed0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	4619      	mov	r1, r3
 8007d62:	4827      	ldr	r0, [pc, #156]	; (8007e00 <vTaskSuspend+0xdc>)
 8007d64:	f7ff f857 	bl	8006e16 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d103      	bne.n	8007d7c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007d7c:	f001 fb4a 	bl	8009414 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8007d80:	4b20      	ldr	r3, [pc, #128]	; (8007e04 <vTaskSuspend+0xe0>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d005      	beq.n	8007d94 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007d88:	f001 fb10 	bl	80093ac <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007d8c:	f000 fd9e 	bl	80088cc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8007d90:	f001 fb40 	bl	8009414 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007d94:	4b19      	ldr	r3, [pc, #100]	; (8007dfc <vTaskSuspend+0xd8>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d129      	bne.n	8007df2 <vTaskSuspend+0xce>
		{
			if( xSchedulerRunning != pdFALSE )
 8007d9e:	4b19      	ldr	r3, [pc, #100]	; (8007e04 <vTaskSuspend+0xe0>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d019      	beq.n	8007dda <vTaskSuspend+0xb6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007da6:	4b18      	ldr	r3, [pc, #96]	; (8007e08 <vTaskSuspend+0xe4>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00c      	beq.n	8007dc8 <vTaskSuspend+0xa4>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db2:	b672      	cpsid	i
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	b662      	cpsie	i
 8007dc2:	60bb      	str	r3, [r7, #8]
}
 8007dc4:	bf00      	nop
 8007dc6:	e7fe      	b.n	8007dc6 <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 8007dc8:	4b10      	ldr	r3, [pc, #64]	; (8007e0c <vTaskSuspend+0xe8>)
 8007dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dd8:	e00b      	b.n	8007df2 <vTaskSuspend+0xce>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007dda:	4b09      	ldr	r3, [pc, #36]	; (8007e00 <vTaskSuspend+0xdc>)
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	4b0c      	ldr	r3, [pc, #48]	; (8007e10 <vTaskSuspend+0xec>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d103      	bne.n	8007dee <vTaskSuspend+0xca>
					pxCurrentTCB = NULL;
 8007de6:	4b05      	ldr	r3, [pc, #20]	; (8007dfc <vTaskSuspend+0xd8>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	601a      	str	r2, [r3, #0]
	}
 8007dec:	e001      	b.n	8007df2 <vTaskSuspend+0xce>
					vTaskSwitchContext();
 8007dee:	f000 fb09 	bl	8008404 <vTaskSwitchContext>
	}
 8007df2:	bf00      	nop
 8007df4:	3710      	adds	r7, #16
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	20000ed4 	.word	0x20000ed4
 8007e00:	20001394 	.word	0x20001394
 8007e04:	200013b4 	.word	0x200013b4
 8007e08:	200013d0 	.word	0x200013d0
 8007e0c:	e000ed04 	.word	0xe000ed04
 8007e10:	200013a8 	.word	0x200013a8

08007e14 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007e14:	b480      	push	{r7}
 8007e16:	b087      	sub	sp, #28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10c      	bne.n	8007e44 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2e:	b672      	cpsid	i
 8007e30:	f383 8811 	msr	BASEPRI, r3
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	f3bf 8f4f 	dsb	sy
 8007e3c:	b662      	cpsie	i
 8007e3e:	60fb      	str	r3, [r7, #12]
}
 8007e40:	bf00      	nop
 8007e42:	e7fe      	b.n	8007e42 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	695b      	ldr	r3, [r3, #20]
 8007e48:	4a0a      	ldr	r2, [pc, #40]	; (8007e74 <prvTaskIsTaskSuspended+0x60>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d10a      	bne.n	8007e64 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e52:	4a09      	ldr	r2, [pc, #36]	; (8007e78 <prvTaskIsTaskSuspended+0x64>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d005      	beq.n	8007e64 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d101      	bne.n	8007e64 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 8007e60:	2301      	movs	r3, #1
 8007e62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e64:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8007e66:	4618      	mov	r0, r3
 8007e68:	371c      	adds	r7, #28
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20001394 	.word	0x20001394
 8007e78:	20001368 	.word	0x20001368

08007e7c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10c      	bne.n	8007ea8 <vTaskResume+0x2c>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	b672      	cpsid	i
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	b662      	cpsie	i
 8007ea2:	60bb      	str	r3, [r7, #8]
}
 8007ea4:	bf00      	nop
 8007ea6:	e7fe      	b.n	8007ea6 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8007ea8:	4b20      	ldr	r3, [pc, #128]	; (8007f2c <vTaskResume+0xb0>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d038      	beq.n	8007f24 <vTaskResume+0xa8>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d035      	beq.n	8007f24 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 8007eb8:	f001 fa78 	bl	80093ac <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	f7ff ffa9 	bl	8007e14 <prvTaskIsTaskSuspended>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d02b      	beq.n	8007f20 <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	3304      	adds	r3, #4
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f7fe ffff 	bl	8006ed0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ed6:	4b16      	ldr	r3, [pc, #88]	; (8007f30 <vTaskResume+0xb4>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d903      	bls.n	8007ee6 <vTaskResume+0x6a>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee2:	4a13      	ldr	r2, [pc, #76]	; (8007f30 <vTaskResume+0xb4>)
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eea:	4613      	mov	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4413      	add	r3, r2
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	4a10      	ldr	r2, [pc, #64]	; (8007f34 <vTaskResume+0xb8>)
 8007ef4:	441a      	add	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	3304      	adds	r3, #4
 8007efa:	4619      	mov	r1, r3
 8007efc:	4610      	mov	r0, r2
 8007efe:	f7fe ff8a 	bl	8006e16 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f06:	4b09      	ldr	r3, [pc, #36]	; (8007f2c <vTaskResume+0xb0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d307      	bcc.n	8007f20 <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8007f10:	4b09      	ldr	r3, [pc, #36]	; (8007f38 <vTaskResume+0xbc>)
 8007f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f16:	601a      	str	r2, [r3, #0]
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8007f20:	f001 fa78 	bl	8009414 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f24:	bf00      	nop
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	20000ed4 	.word	0x20000ed4
 8007f30:	200013b0 	.word	0x200013b0
 8007f34:	20000ed8 	.word	0x20000ed8
 8007f38:	e000ed04 	.word	0xe000ed04

08007f3c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b08a      	sub	sp, #40	; 0x28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8007f44:	2300      	movs	r3, #0
 8007f46:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10c      	bne.n	8007f6c <xTaskResumeFromISR+0x30>
	__asm volatile
 8007f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f56:	b672      	cpsid	i
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	b662      	cpsie	i
 8007f66:	61bb      	str	r3, [r7, #24]
}
 8007f68:	bf00      	nop
 8007f6a:	e7fe      	b.n	8007f6a <xTaskResumeFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f6c:	f001 fb06 	bl	800957c <vPortValidateInterruptPriority>
	__asm volatile
 8007f70:	f3ef 8211 	mrs	r2, BASEPRI
 8007f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f78:	b672      	cpsid	i
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	b662      	cpsie	i
 8007f88:	617a      	str	r2, [r7, #20]
 8007f8a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007f8c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f8e:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007f90:	6a38      	ldr	r0, [r7, #32]
 8007f92:	f7ff ff3f 	bl	8007e14 <prvTaskIsTaskSuspended>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d030      	beq.n	8007ffe <xTaskResumeFromISR+0xc2>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f9c:	4b1d      	ldr	r3, [pc, #116]	; (8008014 <xTaskResumeFromISR+0xd8>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d126      	bne.n	8007ff2 <xTaskResumeFromISR+0xb6>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fa4:	6a3b      	ldr	r3, [r7, #32]
 8007fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa8:	4b1b      	ldr	r3, [pc, #108]	; (8008018 <xTaskResumeFromISR+0xdc>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d301      	bcc.n	8007fb6 <xTaskResumeFromISR+0x7a>
					{
						xYieldRequired = pdTRUE;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	3304      	adds	r3, #4
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7fe ff88 	bl	8006ed0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc4:	4b15      	ldr	r3, [pc, #84]	; (800801c <xTaskResumeFromISR+0xe0>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d903      	bls.n	8007fd4 <xTaskResumeFromISR+0x98>
 8007fcc:	6a3b      	ldr	r3, [r7, #32]
 8007fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd0:	4a12      	ldr	r2, [pc, #72]	; (800801c <xTaskResumeFromISR+0xe0>)
 8007fd2:	6013      	str	r3, [r2, #0]
 8007fd4:	6a3b      	ldr	r3, [r7, #32]
 8007fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd8:	4613      	mov	r3, r2
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	4413      	add	r3, r2
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	4a0f      	ldr	r2, [pc, #60]	; (8008020 <xTaskResumeFromISR+0xe4>)
 8007fe2:	441a      	add	r2, r3
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	3304      	adds	r3, #4
 8007fe8:	4619      	mov	r1, r3
 8007fea:	4610      	mov	r0, r2
 8007fec:	f7fe ff13 	bl	8006e16 <vListInsertEnd>
 8007ff0:	e005      	b.n	8007ffe <xTaskResumeFromISR+0xc2>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	3318      	adds	r3, #24
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	480a      	ldr	r0, [pc, #40]	; (8008024 <xTaskResumeFromISR+0xe8>)
 8007ffa:	f7fe ff0c 	bl	8006e16 <vListInsertEnd>
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f383 8811 	msr	BASEPRI, r3
}
 8008008:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800800a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800800c:	4618      	mov	r0, r3
 800800e:	3728      	adds	r7, #40	; 0x28
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	200013d0 	.word	0x200013d0
 8008018:	20000ed4 	.word	0x20000ed4
 800801c:	200013b0 	.word	0x200013b0
 8008020:	20000ed8 	.word	0x20000ed8
 8008024:	20001368 	.word	0x20001368

08008028 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b08a      	sub	sp, #40	; 0x28
 800802c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800802e:	2300      	movs	r3, #0
 8008030:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008032:	2300      	movs	r3, #0
 8008034:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008036:	463a      	mov	r2, r7
 8008038:	1d39      	adds	r1, r7, #4
 800803a:	f107 0308 	add.w	r3, r7, #8
 800803e:	4618      	mov	r0, r3
 8008040:	f7fe fe88 	bl	8006d54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	9202      	str	r2, [sp, #8]
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	2300      	movs	r3, #0
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	2300      	movs	r3, #0
 8008054:	460a      	mov	r2, r1
 8008056:	4926      	ldr	r1, [pc, #152]	; (80080f0 <vTaskStartScheduler+0xc8>)
 8008058:	4826      	ldr	r0, [pc, #152]	; (80080f4 <vTaskStartScheduler+0xcc>)
 800805a:	f7ff fc6d 	bl	8007938 <xTaskCreateStatic>
 800805e:	4603      	mov	r3, r0
 8008060:	4a25      	ldr	r2, [pc, #148]	; (80080f8 <vTaskStartScheduler+0xd0>)
 8008062:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008064:	4b24      	ldr	r3, [pc, #144]	; (80080f8 <vTaskStartScheduler+0xd0>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800806c:	2301      	movs	r3, #1
 800806e:	617b      	str	r3, [r7, #20]
 8008070:	e001      	b.n	8008076 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008072:	2300      	movs	r3, #0
 8008074:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d102      	bne.n	8008082 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800807c:	f000 fd2a 	bl	8008ad4 <xTimerCreateTimerTask>
 8008080:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d11d      	bne.n	80080c4 <vTaskStartScheduler+0x9c>
	__asm volatile
 8008088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808c:	b672      	cpsid	i
 800808e:	f383 8811 	msr	BASEPRI, r3
 8008092:	f3bf 8f6f 	isb	sy
 8008096:	f3bf 8f4f 	dsb	sy
 800809a:	b662      	cpsie	i
 800809c:	613b      	str	r3, [r7, #16]
}
 800809e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080a0:	4b16      	ldr	r3, [pc, #88]	; (80080fc <vTaskStartScheduler+0xd4>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	3354      	adds	r3, #84	; 0x54
 80080a6:	4a16      	ldr	r2, [pc, #88]	; (8008100 <vTaskStartScheduler+0xd8>)
 80080a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80080aa:	4b16      	ldr	r3, [pc, #88]	; (8008104 <vTaskStartScheduler+0xdc>)
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080b2:	4b15      	ldr	r3, [pc, #84]	; (8008108 <vTaskStartScheduler+0xe0>)
 80080b4:	2201      	movs	r2, #1
 80080b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080b8:	4b14      	ldr	r3, [pc, #80]	; (800810c <vTaskStartScheduler+0xe4>)
 80080ba:	2200      	movs	r2, #0
 80080bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080be:	f001 f8f7 	bl	80092b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080c2:	e010      	b.n	80080e6 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ca:	d10c      	bne.n	80080e6 <vTaskStartScheduler+0xbe>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d0:	b672      	cpsid	i
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	b662      	cpsie	i
 80080e0:	60fb      	str	r3, [r7, #12]
}
 80080e2:	bf00      	nop
 80080e4:	e7fe      	b.n	80080e4 <vTaskStartScheduler+0xbc>
}
 80080e6:	bf00      	nop
 80080e8:	3718      	adds	r7, #24
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	08009c90 	.word	0x08009c90
 80080f4:	08008755 	.word	0x08008755
 80080f8:	200013cc 	.word	0x200013cc
 80080fc:	20000ed4 	.word	0x20000ed4
 8008100:	20000088 	.word	0x20000088
 8008104:	200013c8 	.word	0x200013c8
 8008108:	200013b4 	.word	0x200013b4
 800810c:	200013ac 	.word	0x200013ac

08008110 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008110:	b480      	push	{r7}
 8008112:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008114:	4b04      	ldr	r3, [pc, #16]	; (8008128 <vTaskSuspendAll+0x18>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	3301      	adds	r3, #1
 800811a:	4a03      	ldr	r2, [pc, #12]	; (8008128 <vTaskSuspendAll+0x18>)
 800811c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800811e:	bf00      	nop
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr
 8008128:	200013d0 	.word	0x200013d0

0800812c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008132:	2300      	movs	r3, #0
 8008134:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008136:	2300      	movs	r3, #0
 8008138:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800813a:	4b43      	ldr	r3, [pc, #268]	; (8008248 <xTaskResumeAll+0x11c>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10c      	bne.n	800815c <xTaskResumeAll+0x30>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	b672      	cpsid	i
 8008148:	f383 8811 	msr	BASEPRI, r3
 800814c:	f3bf 8f6f 	isb	sy
 8008150:	f3bf 8f4f 	dsb	sy
 8008154:	b662      	cpsie	i
 8008156:	603b      	str	r3, [r7, #0]
}
 8008158:	bf00      	nop
 800815a:	e7fe      	b.n	800815a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800815c:	f001 f926 	bl	80093ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008160:	4b39      	ldr	r3, [pc, #228]	; (8008248 <xTaskResumeAll+0x11c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3b01      	subs	r3, #1
 8008166:	4a38      	ldr	r2, [pc, #224]	; (8008248 <xTaskResumeAll+0x11c>)
 8008168:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800816a:	4b37      	ldr	r3, [pc, #220]	; (8008248 <xTaskResumeAll+0x11c>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d162      	bne.n	8008238 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008172:	4b36      	ldr	r3, [pc, #216]	; (800824c <xTaskResumeAll+0x120>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d05e      	beq.n	8008238 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800817a:	e02f      	b.n	80081dc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800817c:	4b34      	ldr	r3, [pc, #208]	; (8008250 <xTaskResumeAll+0x124>)
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3318      	adds	r3, #24
 8008188:	4618      	mov	r0, r3
 800818a:	f7fe fea1 	bl	8006ed0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3304      	adds	r3, #4
 8008192:	4618      	mov	r0, r3
 8008194:	f7fe fe9c 	bl	8006ed0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800819c:	4b2d      	ldr	r3, [pc, #180]	; (8008254 <xTaskResumeAll+0x128>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d903      	bls.n	80081ac <xTaskResumeAll+0x80>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a8:	4a2a      	ldr	r2, [pc, #168]	; (8008254 <xTaskResumeAll+0x128>)
 80081aa:	6013      	str	r3, [r2, #0]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081b0:	4613      	mov	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4413      	add	r3, r2
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4a27      	ldr	r2, [pc, #156]	; (8008258 <xTaskResumeAll+0x12c>)
 80081ba:	441a      	add	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	3304      	adds	r3, #4
 80081c0:	4619      	mov	r1, r3
 80081c2:	4610      	mov	r0, r2
 80081c4:	f7fe fe27 	bl	8006e16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081cc:	4b23      	ldr	r3, [pc, #140]	; (800825c <xTaskResumeAll+0x130>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d302      	bcc.n	80081dc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80081d6:	4b22      	ldr	r3, [pc, #136]	; (8008260 <xTaskResumeAll+0x134>)
 80081d8:	2201      	movs	r2, #1
 80081da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081dc:	4b1c      	ldr	r3, [pc, #112]	; (8008250 <xTaskResumeAll+0x124>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1cb      	bne.n	800817c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081ea:	f000 fb6f 	bl	80088cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80081ee:	4b1d      	ldr	r3, [pc, #116]	; (8008264 <xTaskResumeAll+0x138>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d010      	beq.n	800821c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081fa:	f000 f847 	bl	800828c <xTaskIncrementTick>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008204:	4b16      	ldr	r3, [pc, #88]	; (8008260 <xTaskResumeAll+0x134>)
 8008206:	2201      	movs	r2, #1
 8008208:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	3b01      	subs	r3, #1
 800820e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1f1      	bne.n	80081fa <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008216:	4b13      	ldr	r3, [pc, #76]	; (8008264 <xTaskResumeAll+0x138>)
 8008218:	2200      	movs	r2, #0
 800821a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800821c:	4b10      	ldr	r3, [pc, #64]	; (8008260 <xTaskResumeAll+0x134>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d009      	beq.n	8008238 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008224:	2301      	movs	r3, #1
 8008226:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008228:	4b0f      	ldr	r3, [pc, #60]	; (8008268 <xTaskResumeAll+0x13c>)
 800822a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008238:	f001 f8ec 	bl	8009414 <vPortExitCritical>

	return xAlreadyYielded;
 800823c:	68bb      	ldr	r3, [r7, #8]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	200013d0 	.word	0x200013d0
 800824c:	200013a8 	.word	0x200013a8
 8008250:	20001368 	.word	0x20001368
 8008254:	200013b0 	.word	0x200013b0
 8008258:	20000ed8 	.word	0x20000ed8
 800825c:	20000ed4 	.word	0x20000ed4
 8008260:	200013bc 	.word	0x200013bc
 8008264:	200013b8 	.word	0x200013b8
 8008268:	e000ed04 	.word	0xe000ed04

0800826c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008272:	4b05      	ldr	r3, [pc, #20]	; (8008288 <xTaskGetTickCount+0x1c>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008278:	687b      	ldr	r3, [r7, #4]
}
 800827a:	4618      	mov	r0, r3
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	200013ac 	.word	0x200013ac

0800828c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008292:	2300      	movs	r3, #0
 8008294:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008296:	4b50      	ldr	r3, [pc, #320]	; (80083d8 <xTaskIncrementTick+0x14c>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	f040 808b 	bne.w	80083b6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082a0:	4b4e      	ldr	r3, [pc, #312]	; (80083dc <xTaskIncrementTick+0x150>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3301      	adds	r3, #1
 80082a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80082a8:	4a4c      	ldr	r2, [pc, #304]	; (80083dc <xTaskIncrementTick+0x150>)
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d122      	bne.n	80082fa <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80082b4:	4b4a      	ldr	r3, [pc, #296]	; (80083e0 <xTaskIncrementTick+0x154>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00c      	beq.n	80082d8 <xTaskIncrementTick+0x4c>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	b672      	cpsid	i
 80082c4:	f383 8811 	msr	BASEPRI, r3
 80082c8:	f3bf 8f6f 	isb	sy
 80082cc:	f3bf 8f4f 	dsb	sy
 80082d0:	b662      	cpsie	i
 80082d2:	603b      	str	r3, [r7, #0]
}
 80082d4:	bf00      	nop
 80082d6:	e7fe      	b.n	80082d6 <xTaskIncrementTick+0x4a>
 80082d8:	4b41      	ldr	r3, [pc, #260]	; (80083e0 <xTaskIncrementTick+0x154>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	60fb      	str	r3, [r7, #12]
 80082de:	4b41      	ldr	r3, [pc, #260]	; (80083e4 <xTaskIncrementTick+0x158>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a3f      	ldr	r2, [pc, #252]	; (80083e0 <xTaskIncrementTick+0x154>)
 80082e4:	6013      	str	r3, [r2, #0]
 80082e6:	4a3f      	ldr	r2, [pc, #252]	; (80083e4 <xTaskIncrementTick+0x158>)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6013      	str	r3, [r2, #0]
 80082ec:	4b3e      	ldr	r3, [pc, #248]	; (80083e8 <xTaskIncrementTick+0x15c>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3301      	adds	r3, #1
 80082f2:	4a3d      	ldr	r2, [pc, #244]	; (80083e8 <xTaskIncrementTick+0x15c>)
 80082f4:	6013      	str	r3, [r2, #0]
 80082f6:	f000 fae9 	bl	80088cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082fa:	4b3c      	ldr	r3, [pc, #240]	; (80083ec <xTaskIncrementTick+0x160>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	429a      	cmp	r2, r3
 8008302:	d349      	bcc.n	8008398 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008304:	4b36      	ldr	r3, [pc, #216]	; (80083e0 <xTaskIncrementTick+0x154>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d104      	bne.n	8008318 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800830e:	4b37      	ldr	r3, [pc, #220]	; (80083ec <xTaskIncrementTick+0x160>)
 8008310:	f04f 32ff 	mov.w	r2, #4294967295
 8008314:	601a      	str	r2, [r3, #0]
					break;
 8008316:	e03f      	b.n	8008398 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008318:	4b31      	ldr	r3, [pc, #196]	; (80083e0 <xTaskIncrementTick+0x154>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	429a      	cmp	r2, r3
 800832e:	d203      	bcs.n	8008338 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008330:	4a2e      	ldr	r2, [pc, #184]	; (80083ec <xTaskIncrementTick+0x160>)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008336:	e02f      	b.n	8008398 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	3304      	adds	r3, #4
 800833c:	4618      	mov	r0, r3
 800833e:	f7fe fdc7 	bl	8006ed0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008346:	2b00      	cmp	r3, #0
 8008348:	d004      	beq.n	8008354 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	3318      	adds	r3, #24
 800834e:	4618      	mov	r0, r3
 8008350:	f7fe fdbe 	bl	8006ed0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008358:	4b25      	ldr	r3, [pc, #148]	; (80083f0 <xTaskIncrementTick+0x164>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	429a      	cmp	r2, r3
 800835e:	d903      	bls.n	8008368 <xTaskIncrementTick+0xdc>
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008364:	4a22      	ldr	r2, [pc, #136]	; (80083f0 <xTaskIncrementTick+0x164>)
 8008366:	6013      	str	r3, [r2, #0]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800836c:	4613      	mov	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	4413      	add	r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4a1f      	ldr	r2, [pc, #124]	; (80083f4 <xTaskIncrementTick+0x168>)
 8008376:	441a      	add	r2, r3
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	3304      	adds	r3, #4
 800837c:	4619      	mov	r1, r3
 800837e:	4610      	mov	r0, r2
 8008380:	f7fe fd49 	bl	8006e16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008388:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <xTaskIncrementTick+0x16c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838e:	429a      	cmp	r2, r3
 8008390:	d3b8      	bcc.n	8008304 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8008392:	2301      	movs	r3, #1
 8008394:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008396:	e7b5      	b.n	8008304 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008398:	4b17      	ldr	r3, [pc, #92]	; (80083f8 <xTaskIncrementTick+0x16c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800839e:	4915      	ldr	r1, [pc, #84]	; (80083f4 <xTaskIncrementTick+0x168>)
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	440b      	add	r3, r1
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d907      	bls.n	80083c0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80083b0:	2301      	movs	r3, #1
 80083b2:	617b      	str	r3, [r7, #20]
 80083b4:	e004      	b.n	80083c0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80083b6:	4b11      	ldr	r3, [pc, #68]	; (80083fc <xTaskIncrementTick+0x170>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3301      	adds	r3, #1
 80083bc:	4a0f      	ldr	r2, [pc, #60]	; (80083fc <xTaskIncrementTick+0x170>)
 80083be:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80083c0:	4b0f      	ldr	r3, [pc, #60]	; (8008400 <xTaskIncrementTick+0x174>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80083c8:	2301      	movs	r3, #1
 80083ca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80083cc:	697b      	ldr	r3, [r7, #20]
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3718      	adds	r7, #24
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	200013d0 	.word	0x200013d0
 80083dc:	200013ac 	.word	0x200013ac
 80083e0:	20001360 	.word	0x20001360
 80083e4:	20001364 	.word	0x20001364
 80083e8:	200013c0 	.word	0x200013c0
 80083ec:	200013c8 	.word	0x200013c8
 80083f0:	200013b0 	.word	0x200013b0
 80083f4:	20000ed8 	.word	0x20000ed8
 80083f8:	20000ed4 	.word	0x20000ed4
 80083fc:	200013b8 	.word	0x200013b8
 8008400:	200013bc 	.word	0x200013bc

08008404 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800840a:	4b2b      	ldr	r3, [pc, #172]	; (80084b8 <vTaskSwitchContext+0xb4>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008412:	4b2a      	ldr	r3, [pc, #168]	; (80084bc <vTaskSwitchContext+0xb8>)
 8008414:	2201      	movs	r2, #1
 8008416:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008418:	e048      	b.n	80084ac <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800841a:	4b28      	ldr	r3, [pc, #160]	; (80084bc <vTaskSwitchContext+0xb8>)
 800841c:	2200      	movs	r2, #0
 800841e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008420:	4b27      	ldr	r3, [pc, #156]	; (80084c0 <vTaskSwitchContext+0xbc>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e012      	b.n	800844e <vTaskSwitchContext+0x4a>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10c      	bne.n	8008448 <vTaskSwitchContext+0x44>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008432:	b672      	cpsid	i
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	b662      	cpsie	i
 8008442:	607b      	str	r3, [r7, #4]
}
 8008444:	bf00      	nop
 8008446:	e7fe      	b.n	8008446 <vTaskSwitchContext+0x42>
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	3b01      	subs	r3, #1
 800844c:	60fb      	str	r3, [r7, #12]
 800844e:	491d      	ldr	r1, [pc, #116]	; (80084c4 <vTaskSwitchContext+0xc0>)
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	4613      	mov	r3, r2
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	4413      	add	r3, r2
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	440b      	add	r3, r1
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d0e2      	beq.n	8008428 <vTaskSwitchContext+0x24>
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	4613      	mov	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4413      	add	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	4a15      	ldr	r2, [pc, #84]	; (80084c4 <vTaskSwitchContext+0xc0>)
 800846e:	4413      	add	r3, r2
 8008470:	60bb      	str	r3, [r7, #8]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	685a      	ldr	r2, [r3, #4]
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	605a      	str	r2, [r3, #4]
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	3308      	adds	r3, #8
 8008484:	429a      	cmp	r2, r3
 8008486:	d104      	bne.n	8008492 <vTaskSwitchContext+0x8e>
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	605a      	str	r2, [r3, #4]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	4a0b      	ldr	r2, [pc, #44]	; (80084c8 <vTaskSwitchContext+0xc4>)
 800849a:	6013      	str	r3, [r2, #0]
 800849c:	4a08      	ldr	r2, [pc, #32]	; (80084c0 <vTaskSwitchContext+0xbc>)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80084a2:	4b09      	ldr	r3, [pc, #36]	; (80084c8 <vTaskSwitchContext+0xc4>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	3354      	adds	r3, #84	; 0x54
 80084a8:	4a08      	ldr	r2, [pc, #32]	; (80084cc <vTaskSwitchContext+0xc8>)
 80084aa:	6013      	str	r3, [r2, #0]
}
 80084ac:	bf00      	nop
 80084ae:	3714      	adds	r7, #20
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr
 80084b8:	200013d0 	.word	0x200013d0
 80084bc:	200013bc 	.word	0x200013bc
 80084c0:	200013b0 	.word	0x200013b0
 80084c4:	20000ed8 	.word	0x20000ed8
 80084c8:	20000ed4 	.word	0x20000ed4
 80084cc:	20000088 	.word	0x20000088

080084d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10c      	bne.n	80084fa <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	b672      	cpsid	i
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	b662      	cpsie	i
 80084f4:	60fb      	str	r3, [r7, #12]
}
 80084f6:	bf00      	nop
 80084f8:	e7fe      	b.n	80084f8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084fa:	4b07      	ldr	r3, [pc, #28]	; (8008518 <vTaskPlaceOnEventList+0x48>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3318      	adds	r3, #24
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7fe fcab 	bl	8006e5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008508:	2101      	movs	r1, #1
 800850a:	6838      	ldr	r0, [r7, #0]
 800850c:	f000 fa8e 	bl	8008a2c <prvAddCurrentTaskToDelayedList>
}
 8008510:	bf00      	nop
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	20000ed4 	.word	0x20000ed4

0800851c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d10c      	bne.n	8008548 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008532:	b672      	cpsid	i
 8008534:	f383 8811 	msr	BASEPRI, r3
 8008538:	f3bf 8f6f 	isb	sy
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	b662      	cpsie	i
 8008542:	617b      	str	r3, [r7, #20]
}
 8008544:	bf00      	nop
 8008546:	e7fe      	b.n	8008546 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008548:	4b0a      	ldr	r3, [pc, #40]	; (8008574 <vTaskPlaceOnEventListRestricted+0x58>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	3318      	adds	r3, #24
 800854e:	4619      	mov	r1, r3
 8008550:	68f8      	ldr	r0, [r7, #12]
 8008552:	f7fe fc60 	bl	8006e16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d002      	beq.n	8008562 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800855c:	f04f 33ff 	mov.w	r3, #4294967295
 8008560:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008562:	6879      	ldr	r1, [r7, #4]
 8008564:	68b8      	ldr	r0, [r7, #8]
 8008566:	f000 fa61 	bl	8008a2c <prvAddCurrentTaskToDelayedList>
	}
 800856a:	bf00      	nop
 800856c:	3718      	adds	r7, #24
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	20000ed4 	.word	0x20000ed4

08008578 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10c      	bne.n	80085a8 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800858e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008592:	b672      	cpsid	i
 8008594:	f383 8811 	msr	BASEPRI, r3
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	b662      	cpsie	i
 80085a2:	60fb      	str	r3, [r7, #12]
}
 80085a4:	bf00      	nop
 80085a6:	e7fe      	b.n	80085a6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	3318      	adds	r3, #24
 80085ac:	4618      	mov	r0, r3
 80085ae:	f7fe fc8f 	bl	8006ed0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b2:	4b1e      	ldr	r3, [pc, #120]	; (800862c <xTaskRemoveFromEventList+0xb4>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d11d      	bne.n	80085f6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	3304      	adds	r3, #4
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fe fc86 	bl	8006ed0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c8:	4b19      	ldr	r3, [pc, #100]	; (8008630 <xTaskRemoveFromEventList+0xb8>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d903      	bls.n	80085d8 <xTaskRemoveFromEventList+0x60>
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d4:	4a16      	ldr	r2, [pc, #88]	; (8008630 <xTaskRemoveFromEventList+0xb8>)
 80085d6:	6013      	str	r3, [r2, #0]
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085dc:	4613      	mov	r3, r2
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	4413      	add	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4a13      	ldr	r2, [pc, #76]	; (8008634 <xTaskRemoveFromEventList+0xbc>)
 80085e6:	441a      	add	r2, r3
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	3304      	adds	r3, #4
 80085ec:	4619      	mov	r1, r3
 80085ee:	4610      	mov	r0, r2
 80085f0:	f7fe fc11 	bl	8006e16 <vListInsertEnd>
 80085f4:	e005      	b.n	8008602 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	3318      	adds	r3, #24
 80085fa:	4619      	mov	r1, r3
 80085fc:	480e      	ldr	r0, [pc, #56]	; (8008638 <xTaskRemoveFromEventList+0xc0>)
 80085fe:	f7fe fc0a 	bl	8006e16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008606:	4b0d      	ldr	r3, [pc, #52]	; (800863c <xTaskRemoveFromEventList+0xc4>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860c:	429a      	cmp	r2, r3
 800860e:	d905      	bls.n	800861c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008610:	2301      	movs	r3, #1
 8008612:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008614:	4b0a      	ldr	r3, [pc, #40]	; (8008640 <xTaskRemoveFromEventList+0xc8>)
 8008616:	2201      	movs	r2, #1
 8008618:	601a      	str	r2, [r3, #0]
 800861a:	e001      	b.n	8008620 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800861c:	2300      	movs	r3, #0
 800861e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008620:	697b      	ldr	r3, [r7, #20]
}
 8008622:	4618      	mov	r0, r3
 8008624:	3718      	adds	r7, #24
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	200013d0 	.word	0x200013d0
 8008630:	200013b0 	.word	0x200013b0
 8008634:	20000ed8 	.word	0x20000ed8
 8008638:	20001368 	.word	0x20001368
 800863c:	20000ed4 	.word	0x20000ed4
 8008640:	200013bc 	.word	0x200013bc

08008644 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800864c:	4b06      	ldr	r3, [pc, #24]	; (8008668 <vTaskInternalSetTimeOutState+0x24>)
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008654:	4b05      	ldr	r3, [pc, #20]	; (800866c <vTaskInternalSetTimeOutState+0x28>)
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	605a      	str	r2, [r3, #4]
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr
 8008668:	200013c0 	.word	0x200013c0
 800866c:	200013ac 	.word	0x200013ac

08008670 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b088      	sub	sp, #32
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d10c      	bne.n	800869a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8008680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008684:	b672      	cpsid	i
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	b662      	cpsie	i
 8008694:	613b      	str	r3, [r7, #16]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10c      	bne.n	80086ba <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a4:	b672      	cpsid	i
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	b662      	cpsie	i
 80086b4:	60fb      	str	r3, [r7, #12]
}
 80086b6:	bf00      	nop
 80086b8:	e7fe      	b.n	80086b8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80086ba:	f000 fe77 	bl	80093ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80086be:	4b1d      	ldr	r3, [pc, #116]	; (8008734 <xTaskCheckForTimeOut+0xc4>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	69ba      	ldr	r2, [r7, #24]
 80086ca:	1ad3      	subs	r3, r2, r3
 80086cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d6:	d102      	bne.n	80086de <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086d8:	2300      	movs	r3, #0
 80086da:	61fb      	str	r3, [r7, #28]
 80086dc:	e023      	b.n	8008726 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	4b15      	ldr	r3, [pc, #84]	; (8008738 <xTaskCheckForTimeOut+0xc8>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d007      	beq.n	80086fa <xTaskCheckForTimeOut+0x8a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	69ba      	ldr	r2, [r7, #24]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d302      	bcc.n	80086fa <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80086f4:	2301      	movs	r3, #1
 80086f6:	61fb      	str	r3, [r7, #28]
 80086f8:	e015      	b.n	8008726 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	429a      	cmp	r2, r3
 8008702:	d20b      	bcs.n	800871c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	1ad2      	subs	r2, r2, r3
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7ff ff97 	bl	8008644 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008716:	2300      	movs	r3, #0
 8008718:	61fb      	str	r3, [r7, #28]
 800871a:	e004      	b.n	8008726 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	2200      	movs	r2, #0
 8008720:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008722:	2301      	movs	r3, #1
 8008724:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008726:	f000 fe75 	bl	8009414 <vPortExitCritical>

	return xReturn;
 800872a:	69fb      	ldr	r3, [r7, #28]
}
 800872c:	4618      	mov	r0, r3
 800872e:	3720      	adds	r7, #32
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	200013ac 	.word	0x200013ac
 8008738:	200013c0 	.word	0x200013c0

0800873c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800873c:	b480      	push	{r7}
 800873e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008740:	4b03      	ldr	r3, [pc, #12]	; (8008750 <vTaskMissedYield+0x14>)
 8008742:	2201      	movs	r2, #1
 8008744:	601a      	str	r2, [r3, #0]
}
 8008746:	bf00      	nop
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr
 8008750:	200013bc 	.word	0x200013bc

08008754 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800875c:	f000 f852 	bl	8008804 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008760:	4b06      	ldr	r3, [pc, #24]	; (800877c <prvIdleTask+0x28>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b01      	cmp	r3, #1
 8008766:	d9f9      	bls.n	800875c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008768:	4b05      	ldr	r3, [pc, #20]	; (8008780 <prvIdleTask+0x2c>)
 800876a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800876e:	601a      	str	r2, [r3, #0]
 8008770:	f3bf 8f4f 	dsb	sy
 8008774:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008778:	e7f0      	b.n	800875c <prvIdleTask+0x8>
 800877a:	bf00      	nop
 800877c:	20000ed8 	.word	0x20000ed8
 8008780:	e000ed04 	.word	0xe000ed04

08008784 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b082      	sub	sp, #8
 8008788:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800878a:	2300      	movs	r3, #0
 800878c:	607b      	str	r3, [r7, #4]
 800878e:	e00c      	b.n	80087aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	4613      	mov	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	4a12      	ldr	r2, [pc, #72]	; (80087e4 <prvInitialiseTaskLists+0x60>)
 800879c:	4413      	add	r3, r2
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fb0c 	bl	8006dbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	3301      	adds	r3, #1
 80087a8:	607b      	str	r3, [r7, #4]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2b37      	cmp	r3, #55	; 0x37
 80087ae:	d9ef      	bls.n	8008790 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087b0:	480d      	ldr	r0, [pc, #52]	; (80087e8 <prvInitialiseTaskLists+0x64>)
 80087b2:	f7fe fb03 	bl	8006dbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087b6:	480d      	ldr	r0, [pc, #52]	; (80087ec <prvInitialiseTaskLists+0x68>)
 80087b8:	f7fe fb00 	bl	8006dbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087bc:	480c      	ldr	r0, [pc, #48]	; (80087f0 <prvInitialiseTaskLists+0x6c>)
 80087be:	f7fe fafd 	bl	8006dbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087c2:	480c      	ldr	r0, [pc, #48]	; (80087f4 <prvInitialiseTaskLists+0x70>)
 80087c4:	f7fe fafa 	bl	8006dbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087c8:	480b      	ldr	r0, [pc, #44]	; (80087f8 <prvInitialiseTaskLists+0x74>)
 80087ca:	f7fe faf7 	bl	8006dbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087ce:	4b0b      	ldr	r3, [pc, #44]	; (80087fc <prvInitialiseTaskLists+0x78>)
 80087d0:	4a05      	ldr	r2, [pc, #20]	; (80087e8 <prvInitialiseTaskLists+0x64>)
 80087d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087d4:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <prvInitialiseTaskLists+0x7c>)
 80087d6:	4a05      	ldr	r2, [pc, #20]	; (80087ec <prvInitialiseTaskLists+0x68>)
 80087d8:	601a      	str	r2, [r3, #0]
}
 80087da:	bf00      	nop
 80087dc:	3708      	adds	r7, #8
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	20000ed8 	.word	0x20000ed8
 80087e8:	20001338 	.word	0x20001338
 80087ec:	2000134c 	.word	0x2000134c
 80087f0:	20001368 	.word	0x20001368
 80087f4:	2000137c 	.word	0x2000137c
 80087f8:	20001394 	.word	0x20001394
 80087fc:	20001360 	.word	0x20001360
 8008800:	20001364 	.word	0x20001364

08008804 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800880a:	e019      	b.n	8008840 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800880c:	f000 fdce 	bl	80093ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008810:	4b10      	ldr	r3, [pc, #64]	; (8008854 <prvCheckTasksWaitingTermination+0x50>)
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	3304      	adds	r3, #4
 800881c:	4618      	mov	r0, r3
 800881e:	f7fe fb57 	bl	8006ed0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008822:	4b0d      	ldr	r3, [pc, #52]	; (8008858 <prvCheckTasksWaitingTermination+0x54>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3b01      	subs	r3, #1
 8008828:	4a0b      	ldr	r2, [pc, #44]	; (8008858 <prvCheckTasksWaitingTermination+0x54>)
 800882a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800882c:	4b0b      	ldr	r3, [pc, #44]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	3b01      	subs	r3, #1
 8008832:	4a0a      	ldr	r2, [pc, #40]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 8008834:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008836:	f000 fded 	bl	8009414 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f810 	bl	8008860 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008840:	4b06      	ldr	r3, [pc, #24]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e1      	bne.n	800880c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	3708      	adds	r7, #8
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	2000137c 	.word	0x2000137c
 8008858:	200013a8 	.word	0x200013a8
 800885c:	20001390 	.word	0x20001390

08008860 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3354      	adds	r3, #84	; 0x54
 800886c:	4618      	mov	r0, r3
 800886e:	f001 f8b5 	bl	80099dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8008878:	2b00      	cmp	r3, #0
 800887a:	d108      	bne.n	800888e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008880:	4618      	mov	r0, r3
 8008882:	f000 ff89 	bl	8009798 <vPortFree>
				vPortFree( pxTCB );
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 ff86 	bl	8009798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800888c:	e01a      	b.n	80088c4 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8008894:	2b01      	cmp	r3, #1
 8008896:	d103      	bne.n	80088a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 ff7d 	bl	8009798 <vPortFree>
	}
 800889e:	e011      	b.n	80088c4 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d00c      	beq.n	80088c4 <prvDeleteTCB+0x64>
	__asm volatile
 80088aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ae:	b672      	cpsid	i
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	b662      	cpsie	i
 80088be:	60fb      	str	r3, [r7, #12]
}
 80088c0:	bf00      	nop
 80088c2:	e7fe      	b.n	80088c2 <prvDeleteTCB+0x62>
	}
 80088c4:	bf00      	nop
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088d2:	4b0c      	ldr	r3, [pc, #48]	; (8008904 <prvResetNextTaskUnblockTime+0x38>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d104      	bne.n	80088e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088dc:	4b0a      	ldr	r3, [pc, #40]	; (8008908 <prvResetNextTaskUnblockTime+0x3c>)
 80088de:	f04f 32ff 	mov.w	r2, #4294967295
 80088e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088e4:	e008      	b.n	80088f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088e6:	4b07      	ldr	r3, [pc, #28]	; (8008904 <prvResetNextTaskUnblockTime+0x38>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	68db      	ldr	r3, [r3, #12]
 80088ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	4a04      	ldr	r2, [pc, #16]	; (8008908 <prvResetNextTaskUnblockTime+0x3c>)
 80088f6:	6013      	str	r3, [r2, #0]
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr
 8008904:	20001360 	.word	0x20001360
 8008908:	200013c8 	.word	0x200013c8

0800890c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008912:	4b0b      	ldr	r3, [pc, #44]	; (8008940 <xTaskGetSchedulerState+0x34>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d102      	bne.n	8008920 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800891a:	2301      	movs	r3, #1
 800891c:	607b      	str	r3, [r7, #4]
 800891e:	e008      	b.n	8008932 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008920:	4b08      	ldr	r3, [pc, #32]	; (8008944 <xTaskGetSchedulerState+0x38>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d102      	bne.n	800892e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008928:	2302      	movs	r3, #2
 800892a:	607b      	str	r3, [r7, #4]
 800892c:	e001      	b.n	8008932 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800892e:	2300      	movs	r3, #0
 8008930:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008932:	687b      	ldr	r3, [r7, #4]
	}
 8008934:	4618      	mov	r0, r3
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr
 8008940:	200013b4 	.word	0x200013b4
 8008944:	200013d0 	.word	0x200013d0

08008948 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008954:	2300      	movs	r3, #0
 8008956:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d05a      	beq.n	8008a14 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800895e:	4b30      	ldr	r3, [pc, #192]	; (8008a20 <xTaskPriorityDisinherit+0xd8>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	429a      	cmp	r2, r3
 8008966:	d00c      	beq.n	8008982 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896c:	b672      	cpsid	i
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	b662      	cpsie	i
 800897c:	60fb      	str	r3, [r7, #12]
}
 800897e:	bf00      	nop
 8008980:	e7fe      	b.n	8008980 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008986:	2b00      	cmp	r3, #0
 8008988:	d10c      	bne.n	80089a4 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800898a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898e:	b672      	cpsid	i
 8008990:	f383 8811 	msr	BASEPRI, r3
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	b662      	cpsie	i
 800899e:	60bb      	str	r3, [r7, #8]
}
 80089a0:	bf00      	nop
 80089a2:	e7fe      	b.n	80089a2 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089a8:	1e5a      	subs	r2, r3, #1
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d02c      	beq.n	8008a14 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d128      	bne.n	8008a14 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	3304      	adds	r3, #4
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fa82 	bl	8006ed0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e4:	4b0f      	ldr	r3, [pc, #60]	; (8008a24 <xTaskPriorityDisinherit+0xdc>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d903      	bls.n	80089f4 <xTaskPriorityDisinherit+0xac>
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f0:	4a0c      	ldr	r2, [pc, #48]	; (8008a24 <xTaskPriorityDisinherit+0xdc>)
 80089f2:	6013      	str	r3, [r2, #0]
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089f8:	4613      	mov	r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4413      	add	r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	4a09      	ldr	r2, [pc, #36]	; (8008a28 <xTaskPriorityDisinherit+0xe0>)
 8008a02:	441a      	add	r2, r3
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	3304      	adds	r3, #4
 8008a08:	4619      	mov	r1, r3
 8008a0a:	4610      	mov	r0, r2
 8008a0c:	f7fe fa03 	bl	8006e16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a10:	2301      	movs	r3, #1
 8008a12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a14:	697b      	ldr	r3, [r7, #20]
	}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3718      	adds	r7, #24
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	20000ed4 	.word	0x20000ed4
 8008a24:	200013b0 	.word	0x200013b0
 8008a28:	20000ed8 	.word	0x20000ed8

08008a2c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a36:	4b21      	ldr	r3, [pc, #132]	; (8008abc <prvAddCurrentTaskToDelayedList+0x90>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a3c:	4b20      	ldr	r3, [pc, #128]	; (8008ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3304      	adds	r3, #4
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fe fa44 	bl	8006ed0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4e:	d10a      	bne.n	8008a66 <prvAddCurrentTaskToDelayedList+0x3a>
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d007      	beq.n	8008a66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a56:	4b1a      	ldr	r3, [pc, #104]	; (8008ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3304      	adds	r3, #4
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	4819      	ldr	r0, [pc, #100]	; (8008ac4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008a60:	f7fe f9d9 	bl	8006e16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a64:	e026      	b.n	8008ab4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	4413      	add	r3, r2
 8008a6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a6e:	4b14      	ldr	r3, [pc, #80]	; (8008ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d209      	bcs.n	8008a92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a7e:	4b12      	ldr	r3, [pc, #72]	; (8008ac8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	4b0f      	ldr	r3, [pc, #60]	; (8008ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3304      	adds	r3, #4
 8008a88:	4619      	mov	r1, r3
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	f7fe f9e7 	bl	8006e5e <vListInsert>
}
 8008a90:	e010      	b.n	8008ab4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a92:	4b0e      	ldr	r3, [pc, #56]	; (8008acc <prvAddCurrentTaskToDelayedList+0xa0>)
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	4b0a      	ldr	r3, [pc, #40]	; (8008ac0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3304      	adds	r3, #4
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	4610      	mov	r0, r2
 8008aa0:	f7fe f9dd 	bl	8006e5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008aa4:	4b0a      	ldr	r3, [pc, #40]	; (8008ad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d202      	bcs.n	8008ab4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008aae:	4a08      	ldr	r2, [pc, #32]	; (8008ad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	6013      	str	r3, [r2, #0]
}
 8008ab4:	bf00      	nop
 8008ab6:	3710      	adds	r7, #16
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	200013ac 	.word	0x200013ac
 8008ac0:	20000ed4 	.word	0x20000ed4
 8008ac4:	20001394 	.word	0x20001394
 8008ac8:	20001364 	.word	0x20001364
 8008acc:	20001360 	.word	0x20001360
 8008ad0:	200013c8 	.word	0x200013c8

08008ad4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b08a      	sub	sp, #40	; 0x28
 8008ad8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ada:	2300      	movs	r3, #0
 8008adc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008ade:	f000 fb15 	bl	800910c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008ae2:	4b1d      	ldr	r3, [pc, #116]	; (8008b58 <xTimerCreateTimerTask+0x84>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d021      	beq.n	8008b2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008aea:	2300      	movs	r3, #0
 8008aec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008aee:	2300      	movs	r3, #0
 8008af0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008af2:	1d3a      	adds	r2, r7, #4
 8008af4:	f107 0108 	add.w	r1, r7, #8
 8008af8:	f107 030c 	add.w	r3, r7, #12
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7fe f943 	bl	8006d88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008b02:	6879      	ldr	r1, [r7, #4]
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	9202      	str	r2, [sp, #8]
 8008b0a:	9301      	str	r3, [sp, #4]
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	2300      	movs	r3, #0
 8008b12:	460a      	mov	r2, r1
 8008b14:	4911      	ldr	r1, [pc, #68]	; (8008b5c <xTimerCreateTimerTask+0x88>)
 8008b16:	4812      	ldr	r0, [pc, #72]	; (8008b60 <xTimerCreateTimerTask+0x8c>)
 8008b18:	f7fe ff0e 	bl	8007938 <xTaskCreateStatic>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	4a11      	ldr	r2, [pc, #68]	; (8008b64 <xTimerCreateTimerTask+0x90>)
 8008b20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008b22:	4b10      	ldr	r3, [pc, #64]	; (8008b64 <xTimerCreateTimerTask+0x90>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d10c      	bne.n	8008b4e <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8008b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b38:	b672      	cpsid	i
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	b662      	cpsie	i
 8008b48:	613b      	str	r3, [r7, #16]
}
 8008b4a:	bf00      	nop
 8008b4c:	e7fe      	b.n	8008b4c <xTimerCreateTimerTask+0x78>
	return xReturn;
 8008b4e:	697b      	ldr	r3, [r7, #20]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3718      	adds	r7, #24
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}
 8008b58:	20001404 	.word	0x20001404
 8008b5c:	08009c98 	.word	0x08009c98
 8008b60:	08008ca5 	.word	0x08008ca5
 8008b64:	20001408 	.word	0x20001408

08008b68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b08a      	sub	sp, #40	; 0x28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	607a      	str	r2, [r7, #4]
 8008b74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008b76:	2300      	movs	r3, #0
 8008b78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d10c      	bne.n	8008b9a <xTimerGenericCommand+0x32>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b84:	b672      	cpsid	i
 8008b86:	f383 8811 	msr	BASEPRI, r3
 8008b8a:	f3bf 8f6f 	isb	sy
 8008b8e:	f3bf 8f4f 	dsb	sy
 8008b92:	b662      	cpsie	i
 8008b94:	623b      	str	r3, [r7, #32]
}
 8008b96:	bf00      	nop
 8008b98:	e7fe      	b.n	8008b98 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008b9a:	4b1a      	ldr	r3, [pc, #104]	; (8008c04 <xTimerGenericCommand+0x9c>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d02a      	beq.n	8008bf8 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2b05      	cmp	r3, #5
 8008bb2:	dc18      	bgt.n	8008be6 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008bb4:	f7ff feaa 	bl	800890c <xTaskGetSchedulerState>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d109      	bne.n	8008bd2 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008bbe:	4b11      	ldr	r3, [pc, #68]	; (8008c04 <xTimerGenericCommand+0x9c>)
 8008bc0:	6818      	ldr	r0, [r3, #0]
 8008bc2:	f107 0110 	add.w	r1, r7, #16
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bca:	f7fe fabb 	bl	8007144 <xQueueGenericSend>
 8008bce:	6278      	str	r0, [r7, #36]	; 0x24
 8008bd0:	e012      	b.n	8008bf8 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008bd2:	4b0c      	ldr	r3, [pc, #48]	; (8008c04 <xTimerGenericCommand+0x9c>)
 8008bd4:	6818      	ldr	r0, [r3, #0]
 8008bd6:	f107 0110 	add.w	r1, r7, #16
 8008bda:	2300      	movs	r3, #0
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f7fe fab1 	bl	8007144 <xQueueGenericSend>
 8008be2:	6278      	str	r0, [r7, #36]	; 0x24
 8008be4:	e008      	b.n	8008bf8 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008be6:	4b07      	ldr	r3, [pc, #28]	; (8008c04 <xTimerGenericCommand+0x9c>)
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	f107 0110 	add.w	r1, r7, #16
 8008bee:	2300      	movs	r3, #0
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	f7fe fbad 	bl	8007350 <xQueueGenericSendFromISR>
 8008bf6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3728      	adds	r7, #40	; 0x28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	20001404 	.word	0x20001404

08008c08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af02      	add	r7, sp, #8
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c12:	4b23      	ldr	r3, [pc, #140]	; (8008ca0 <prvProcessExpiredTimer+0x98>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	3304      	adds	r3, #4
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fe f955 	bl	8006ed0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c2c:	f003 0304 	and.w	r3, r3, #4
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d024      	beq.n	8008c7e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	699a      	ldr	r2, [r3, #24]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	18d1      	adds	r1, r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	683a      	ldr	r2, [r7, #0]
 8008c40:	6978      	ldr	r0, [r7, #20]
 8008c42:	f000 f8d3 	bl	8008dec <prvInsertTimerInActiveList>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d021      	beq.n	8008c90 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	9300      	str	r3, [sp, #0]
 8008c50:	2300      	movs	r3, #0
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	2100      	movs	r1, #0
 8008c56:	6978      	ldr	r0, [r7, #20]
 8008c58:	f7ff ff86 	bl	8008b68 <xTimerGenericCommand>
 8008c5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d115      	bne.n	8008c90 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8008c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c68:	b672      	cpsid	i
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	b662      	cpsie	i
 8008c78:	60fb      	str	r3, [r7, #12]
}
 8008c7a:	bf00      	nop
 8008c7c:	e7fe      	b.n	8008c7c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c84:	f023 0301 	bic.w	r3, r3, #1
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	6a1b      	ldr	r3, [r3, #32]
 8008c94:	6978      	ldr	r0, [r7, #20]
 8008c96:	4798      	blx	r3
}
 8008c98:	bf00      	nop
 8008c9a:	3718      	adds	r7, #24
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	200013fc 	.word	0x200013fc

08008ca4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008cac:	f107 0308 	add.w	r3, r7, #8
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f000 f857 	bl	8008d64 <prvGetNextExpireTime>
 8008cb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	4619      	mov	r1, r3
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f000 f803 	bl	8008cc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008cc2:	f000 f8d5 	bl	8008e70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008cc6:	e7f1      	b.n	8008cac <prvTimerTask+0x8>

08008cc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b084      	sub	sp, #16
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008cd2:	f7ff fa1d 	bl	8008110 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008cd6:	f107 0308 	add.w	r3, r7, #8
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f000 f866 	bl	8008dac <prvSampleTimeNow>
 8008ce0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d130      	bne.n	8008d4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10a      	bne.n	8008d04 <prvProcessTimerOrBlockTask+0x3c>
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d806      	bhi.n	8008d04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008cf6:	f7ff fa19 	bl	800812c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008cfa:	68f9      	ldr	r1, [r7, #12]
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f7ff ff83 	bl	8008c08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008d02:	e024      	b.n	8008d4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d008      	beq.n	8008d1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008d0a:	4b13      	ldr	r3, [pc, #76]	; (8008d58 <prvProcessTimerOrBlockTask+0x90>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d101      	bne.n	8008d18 <prvProcessTimerOrBlockTask+0x50>
 8008d14:	2301      	movs	r3, #1
 8008d16:	e000      	b.n	8008d1a <prvProcessTimerOrBlockTask+0x52>
 8008d18:	2300      	movs	r3, #0
 8008d1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008d1c:	4b0f      	ldr	r3, [pc, #60]	; (8008d5c <prvProcessTimerOrBlockTask+0x94>)
 8008d1e:	6818      	ldr	r0, [r3, #0]
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	1ad3      	subs	r3, r2, r3
 8008d26:	683a      	ldr	r2, [r7, #0]
 8008d28:	4619      	mov	r1, r3
 8008d2a:	f7fe fdd1 	bl	80078d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d2e:	f7ff f9fd 	bl	800812c <xTaskResumeAll>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d10a      	bne.n	8008d4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d38:	4b09      	ldr	r3, [pc, #36]	; (8008d60 <prvProcessTimerOrBlockTask+0x98>)
 8008d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d3e:	601a      	str	r2, [r3, #0]
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	f3bf 8f6f 	isb	sy
}
 8008d48:	e001      	b.n	8008d4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d4a:	f7ff f9ef 	bl	800812c <xTaskResumeAll>
}
 8008d4e:	bf00      	nop
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20001400 	.word	0x20001400
 8008d5c:	20001404 	.word	0x20001404
 8008d60:	e000ed04 	.word	0xe000ed04

08008d64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008d6c:	4b0e      	ldr	r3, [pc, #56]	; (8008da8 <prvGetNextExpireTime+0x44>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d101      	bne.n	8008d7a <prvGetNextExpireTime+0x16>
 8008d76:	2201      	movs	r2, #1
 8008d78:	e000      	b.n	8008d7c <prvGetNextExpireTime+0x18>
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d105      	bne.n	8008d94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d88:	4b07      	ldr	r3, [pc, #28]	; (8008da8 <prvGetNextExpireTime+0x44>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	60fb      	str	r3, [r7, #12]
 8008d92:	e001      	b.n	8008d98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008d94:	2300      	movs	r3, #0
 8008d96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008d98:	68fb      	ldr	r3, [r7, #12]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	200013fc 	.word	0x200013fc

08008dac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008db4:	f7ff fa5a 	bl	800826c <xTaskGetTickCount>
 8008db8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008dba:	4b0b      	ldr	r3, [pc, #44]	; (8008de8 <prvSampleTimeNow+0x3c>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d205      	bcs.n	8008dd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008dc4:	f000 f93c 	bl	8009040 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	601a      	str	r2, [r3, #0]
 8008dce:	e002      	b.n	8008dd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008dd6:	4a04      	ldr	r2, [pc, #16]	; (8008de8 <prvSampleTimeNow+0x3c>)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3710      	adds	r7, #16
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	2000140c 	.word	0x2000140c

08008dec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b086      	sub	sp, #24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	607a      	str	r2, [r7, #4]
 8008df8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	68ba      	ldr	r2, [r7, #8]
 8008e02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	68fa      	ldr	r2, [r7, #12]
 8008e08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008e0a:	68ba      	ldr	r2, [r7, #8]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d812      	bhi.n	8008e38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	1ad2      	subs	r2, r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d302      	bcc.n	8008e26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	617b      	str	r3, [r7, #20]
 8008e24:	e01b      	b.n	8008e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e26:	4b10      	ldr	r3, [pc, #64]	; (8008e68 <prvInsertTimerInActiveList+0x7c>)
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	4619      	mov	r1, r3
 8008e30:	4610      	mov	r0, r2
 8008e32:	f7fe f814 	bl	8006e5e <vListInsert>
 8008e36:	e012      	b.n	8008e5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d206      	bcs.n	8008e4e <prvInsertTimerInActiveList+0x62>
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d302      	bcc.n	8008e4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	617b      	str	r3, [r7, #20]
 8008e4c:	e007      	b.n	8008e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e4e:	4b07      	ldr	r3, [pc, #28]	; (8008e6c <prvInsertTimerInActiveList+0x80>)
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3304      	adds	r3, #4
 8008e56:	4619      	mov	r1, r3
 8008e58:	4610      	mov	r0, r2
 8008e5a:	f7fe f800 	bl	8006e5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008e5e:	697b      	ldr	r3, [r7, #20]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3718      	adds	r7, #24
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	20001400 	.word	0x20001400
 8008e6c:	200013fc 	.word	0x200013fc

08008e70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b08e      	sub	sp, #56	; 0x38
 8008e74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e76:	e0d0      	b.n	800901a <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	da1a      	bge.n	8008eb4 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008e7e:	1d3b      	adds	r3, r7, #4
 8008e80:	3304      	adds	r3, #4
 8008e82:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d10c      	bne.n	8008ea4 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8008e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8e:	b672      	cpsid	i
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	b662      	cpsie	i
 8008e9e:	61fb      	str	r3, [r7, #28]
}
 8008ea0:	bf00      	nop
 8008ea2:	e7fe      	b.n	8008ea2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008eaa:	6850      	ldr	r0, [r2, #4]
 8008eac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008eae:	6892      	ldr	r2, [r2, #8]
 8008eb0:	4611      	mov	r1, r2
 8008eb2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f2c0 80af 	blt.w	800901a <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec2:	695b      	ldr	r3, [r3, #20]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d004      	beq.n	8008ed2 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	3304      	adds	r3, #4
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f7fd ffff 	bl	8006ed0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008ed2:	463b      	mov	r3, r7
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f7ff ff69 	bl	8008dac <prvSampleTimeNow>
 8008eda:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b09      	cmp	r3, #9
 8008ee0:	f200 809a 	bhi.w	8009018 <prvProcessReceivedCommands+0x1a8>
 8008ee4:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <prvProcessReceivedCommands+0x7c>)
 8008ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eea:	bf00      	nop
 8008eec:	08008f15 	.word	0x08008f15
 8008ef0:	08008f15 	.word	0x08008f15
 8008ef4:	08008f15 	.word	0x08008f15
 8008ef8:	08008f8d 	.word	0x08008f8d
 8008efc:	08008fa1 	.word	0x08008fa1
 8008f00:	08008fef 	.word	0x08008fef
 8008f04:	08008f15 	.word	0x08008f15
 8008f08:	08008f15 	.word	0x08008f15
 8008f0c:	08008f8d 	.word	0x08008f8d
 8008f10:	08008fa1 	.word	0x08008fa1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f1a:	f043 0301 	orr.w	r3, r3, #1
 8008f1e:	b2da      	uxtb	r2, r3
 8008f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	18d1      	adds	r1, r2, r3
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f34:	f7ff ff5a 	bl	8008dec <prvInsertTimerInActiveList>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d06d      	beq.n	800901a <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f44:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f4c:	f003 0304 	and.w	r3, r3, #4
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d062      	beq.n	800901a <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f58:	699b      	ldr	r3, [r3, #24]
 8008f5a:	441a      	add	r2, r3
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	2300      	movs	r3, #0
 8008f62:	2100      	movs	r1, #0
 8008f64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f66:	f7ff fdff 	bl	8008b68 <xTimerGenericCommand>
 8008f6a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d153      	bne.n	800901a <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f76:	b672      	cpsid	i
 8008f78:	f383 8811 	msr	BASEPRI, r3
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	b662      	cpsie	i
 8008f86:	61bb      	str	r3, [r7, #24]
}
 8008f88:	bf00      	nop
 8008f8a:	e7fe      	b.n	8008f8a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f92:	f023 0301 	bic.w	r3, r3, #1
 8008f96:	b2da      	uxtb	r2, r3
 8008f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008f9e:	e03c      	b.n	800901a <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fa6:	f043 0301 	orr.w	r3, r3, #1
 8008faa:	b2da      	uxtb	r2, r3
 8008fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008fb2:	68ba      	ldr	r2, [r7, #8]
 8008fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	699b      	ldr	r3, [r3, #24]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10c      	bne.n	8008fda <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc4:	b672      	cpsid	i
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	b662      	cpsie	i
 8008fd4:	617b      	str	r3, [r7, #20]
}
 8008fd6:	bf00      	nop
 8008fd8:	e7fe      	b.n	8008fd8 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fdc:	699a      	ldr	r2, [r3, #24]
 8008fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe0:	18d1      	adds	r1, r2, r3
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fe8:	f7ff ff00 	bl	8008dec <prvInsertTimerInActiveList>
					break;
 8008fec:	e015      	b.n	800901a <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ff4:	f003 0302 	and.w	r3, r3, #2
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d103      	bne.n	8009004 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8008ffc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ffe:	f000 fbcb 	bl	8009798 <vPortFree>
 8009002:	e00a      	b.n	800901a <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800900a:	f023 0301 	bic.w	r3, r3, #1
 800900e:	b2da      	uxtb	r2, r3
 8009010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009016:	e000      	b.n	800901a <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 8009018:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800901a:	4b08      	ldr	r3, [pc, #32]	; (800903c <prvProcessReceivedCommands+0x1cc>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	1d39      	adds	r1, r7, #4
 8009020:	2200      	movs	r2, #0
 8009022:	4618      	mov	r0, r3
 8009024:	f7fe fa34 	bl	8007490 <xQueueReceive>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	f47f af24 	bne.w	8008e78 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	3730      	adds	r7, #48	; 0x30
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	20001404 	.word	0x20001404

08009040 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b088      	sub	sp, #32
 8009044:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009046:	e04a      	b.n	80090de <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009048:	4b2e      	ldr	r3, [pc, #184]	; (8009104 <prvSwitchTimerLists+0xc4>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68db      	ldr	r3, [r3, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009052:	4b2c      	ldr	r3, [pc, #176]	; (8009104 <prvSwitchTimerLists+0xc4>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	3304      	adds	r3, #4
 8009060:	4618      	mov	r0, r3
 8009062:	f7fd ff35 	bl	8006ed0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009074:	f003 0304 	and.w	r3, r3, #4
 8009078:	2b00      	cmp	r3, #0
 800907a:	d030      	beq.n	80090de <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	699b      	ldr	r3, [r3, #24]
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	4413      	add	r3, r2
 8009084:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009086:	68ba      	ldr	r2, [r7, #8]
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	429a      	cmp	r2, r3
 800908c:	d90e      	bls.n	80090ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	68ba      	ldr	r2, [r7, #8]
 8009092:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800909a:	4b1a      	ldr	r3, [pc, #104]	; (8009104 <prvSwitchTimerLists+0xc4>)
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3304      	adds	r3, #4
 80090a2:	4619      	mov	r1, r3
 80090a4:	4610      	mov	r0, r2
 80090a6:	f7fd feda 	bl	8006e5e <vListInsert>
 80090aa:	e018      	b.n	80090de <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090ac:	2300      	movs	r3, #0
 80090ae:	9300      	str	r3, [sp, #0]
 80090b0:	2300      	movs	r3, #0
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	2100      	movs	r1, #0
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	f7ff fd56 	bl	8008b68 <xTimerGenericCommand>
 80090bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d10c      	bne.n	80090de <prvSwitchTimerLists+0x9e>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c8:	b672      	cpsid	i
 80090ca:	f383 8811 	msr	BASEPRI, r3
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	f3bf 8f4f 	dsb	sy
 80090d6:	b662      	cpsie	i
 80090d8:	603b      	str	r3, [r7, #0]
}
 80090da:	bf00      	nop
 80090dc:	e7fe      	b.n	80090dc <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090de:	4b09      	ldr	r3, [pc, #36]	; (8009104 <prvSwitchTimerLists+0xc4>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1af      	bne.n	8009048 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80090e8:	4b06      	ldr	r3, [pc, #24]	; (8009104 <prvSwitchTimerLists+0xc4>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80090ee:	4b06      	ldr	r3, [pc, #24]	; (8009108 <prvSwitchTimerLists+0xc8>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a04      	ldr	r2, [pc, #16]	; (8009104 <prvSwitchTimerLists+0xc4>)
 80090f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80090f6:	4a04      	ldr	r2, [pc, #16]	; (8009108 <prvSwitchTimerLists+0xc8>)
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	6013      	str	r3, [r2, #0]
}
 80090fc:	bf00      	nop
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	200013fc 	.word	0x200013fc
 8009108:	20001400 	.word	0x20001400

0800910c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009112:	f000 f94b 	bl	80093ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009116:	4b15      	ldr	r3, [pc, #84]	; (800916c <prvCheckForValidListAndQueue+0x60>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d120      	bne.n	8009160 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800911e:	4814      	ldr	r0, [pc, #80]	; (8009170 <prvCheckForValidListAndQueue+0x64>)
 8009120:	f7fd fe4c 	bl	8006dbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009124:	4813      	ldr	r0, [pc, #76]	; (8009174 <prvCheckForValidListAndQueue+0x68>)
 8009126:	f7fd fe49 	bl	8006dbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800912a:	4b13      	ldr	r3, [pc, #76]	; (8009178 <prvCheckForValidListAndQueue+0x6c>)
 800912c:	4a10      	ldr	r2, [pc, #64]	; (8009170 <prvCheckForValidListAndQueue+0x64>)
 800912e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009130:	4b12      	ldr	r3, [pc, #72]	; (800917c <prvCheckForValidListAndQueue+0x70>)
 8009132:	4a10      	ldr	r2, [pc, #64]	; (8009174 <prvCheckForValidListAndQueue+0x68>)
 8009134:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009136:	2300      	movs	r3, #0
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	4b11      	ldr	r3, [pc, #68]	; (8009180 <prvCheckForValidListAndQueue+0x74>)
 800913c:	4a11      	ldr	r2, [pc, #68]	; (8009184 <prvCheckForValidListAndQueue+0x78>)
 800913e:	2110      	movs	r1, #16
 8009140:	200a      	movs	r0, #10
 8009142:	f7fd ff59 	bl	8006ff8 <xQueueGenericCreateStatic>
 8009146:	4603      	mov	r3, r0
 8009148:	4a08      	ldr	r2, [pc, #32]	; (800916c <prvCheckForValidListAndQueue+0x60>)
 800914a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800914c:	4b07      	ldr	r3, [pc, #28]	; (800916c <prvCheckForValidListAndQueue+0x60>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d005      	beq.n	8009160 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009154:	4b05      	ldr	r3, [pc, #20]	; (800916c <prvCheckForValidListAndQueue+0x60>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	490b      	ldr	r1, [pc, #44]	; (8009188 <prvCheckForValidListAndQueue+0x7c>)
 800915a:	4618      	mov	r0, r3
 800915c:	f7fe fb8e 	bl	800787c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009160:	f000 f958 	bl	8009414 <vPortExitCritical>
}
 8009164:	bf00      	nop
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	20001404 	.word	0x20001404
 8009170:	200013d4 	.word	0x200013d4
 8009174:	200013e8 	.word	0x200013e8
 8009178:	200013fc 	.word	0x200013fc
 800917c:	20001400 	.word	0x20001400
 8009180:	200014b0 	.word	0x200014b0
 8009184:	20001410 	.word	0x20001410
 8009188:	08009ca0 	.word	0x08009ca0

0800918c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800918c:	b480      	push	{r7}
 800918e:	b085      	sub	sp, #20
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	60b9      	str	r1, [r7, #8]
 8009196:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	3b04      	subs	r3, #4
 800919c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80091a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	3b04      	subs	r3, #4
 80091aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f023 0201 	bic.w	r2, r3, #1
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	3b04      	subs	r3, #4
 80091ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80091bc:	4a0c      	ldr	r2, [pc, #48]	; (80091f0 <pxPortInitialiseStack+0x64>)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	3b14      	subs	r3, #20
 80091c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	3b04      	subs	r3, #4
 80091d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f06f 0202 	mvn.w	r2, #2
 80091da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	3b20      	subs	r3, #32
 80091e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091e2:	68fb      	ldr	r3, [r7, #12]
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3714      	adds	r7, #20
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr
 80091f0:	080091f5 	.word	0x080091f5

080091f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091f4:	b480      	push	{r7}
 80091f6:	b085      	sub	sp, #20
 80091f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091fa:	2300      	movs	r3, #0
 80091fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091fe:	4b14      	ldr	r3, [pc, #80]	; (8009250 <prvTaskExitError+0x5c>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009206:	d00c      	beq.n	8009222 <prvTaskExitError+0x2e>
	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920c:	b672      	cpsid	i
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	b662      	cpsie	i
 800921c:	60fb      	str	r3, [r7, #12]
}
 800921e:	bf00      	nop
 8009220:	e7fe      	b.n	8009220 <prvTaskExitError+0x2c>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009226:	b672      	cpsid	i
 8009228:	f383 8811 	msr	BASEPRI, r3
 800922c:	f3bf 8f6f 	isb	sy
 8009230:	f3bf 8f4f 	dsb	sy
 8009234:	b662      	cpsie	i
 8009236:	60bb      	str	r3, [r7, #8]
}
 8009238:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800923a:	bf00      	nop
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0fc      	beq.n	800923c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009242:	bf00      	nop
 8009244:	bf00      	nop
 8009246:	3714      	adds	r7, #20
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	20000038 	.word	0x20000038
	...

08009260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009260:	4b07      	ldr	r3, [pc, #28]	; (8009280 <pxCurrentTCBConst2>)
 8009262:	6819      	ldr	r1, [r3, #0]
 8009264:	6808      	ldr	r0, [r1, #0]
 8009266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926a:	f380 8809 	msr	PSP, r0
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f04f 0000 	mov.w	r0, #0
 8009276:	f380 8811 	msr	BASEPRI, r0
 800927a:	4770      	bx	lr
 800927c:	f3af 8000 	nop.w

08009280 <pxCurrentTCBConst2>:
 8009280:	20000ed4 	.word	0x20000ed4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009284:	bf00      	nop
 8009286:	bf00      	nop

08009288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009288:	4808      	ldr	r0, [pc, #32]	; (80092ac <prvPortStartFirstTask+0x24>)
 800928a:	6800      	ldr	r0, [r0, #0]
 800928c:	6800      	ldr	r0, [r0, #0]
 800928e:	f380 8808 	msr	MSP, r0
 8009292:	f04f 0000 	mov.w	r0, #0
 8009296:	f380 8814 	msr	CONTROL, r0
 800929a:	b662      	cpsie	i
 800929c:	b661      	cpsie	f
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	df00      	svc	0
 80092a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80092aa:	bf00      	nop
 80092ac:	e000ed08 	.word	0xe000ed08

080092b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092b6:	4b37      	ldr	r3, [pc, #220]	; (8009394 <xPortStartScheduler+0xe4>)
 80092b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	22ff      	movs	r2, #255	; 0xff
 80092c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092d0:	78fb      	ldrb	r3, [r7, #3]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	4b2f      	ldr	r3, [pc, #188]	; (8009398 <xPortStartScheduler+0xe8>)
 80092dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092de:	4b2f      	ldr	r3, [pc, #188]	; (800939c <xPortStartScheduler+0xec>)
 80092e0:	2207      	movs	r2, #7
 80092e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092e4:	e009      	b.n	80092fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80092e6:	4b2d      	ldr	r3, [pc, #180]	; (800939c <xPortStartScheduler+0xec>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	3b01      	subs	r3, #1
 80092ec:	4a2b      	ldr	r2, [pc, #172]	; (800939c <xPortStartScheduler+0xec>)
 80092ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	005b      	lsls	r3, r3, #1
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092fa:	78fb      	ldrb	r3, [r7, #3]
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009302:	2b80      	cmp	r3, #128	; 0x80
 8009304:	d0ef      	beq.n	80092e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009306:	4b25      	ldr	r3, [pc, #148]	; (800939c <xPortStartScheduler+0xec>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f1c3 0307 	rsb	r3, r3, #7
 800930e:	2b04      	cmp	r3, #4
 8009310:	d00c      	beq.n	800932c <xPortStartScheduler+0x7c>
	__asm volatile
 8009312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009316:	b672      	cpsid	i
 8009318:	f383 8811 	msr	BASEPRI, r3
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	b662      	cpsie	i
 8009326:	60bb      	str	r3, [r7, #8]
}
 8009328:	bf00      	nop
 800932a:	e7fe      	b.n	800932a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <xPortStartScheduler+0xec>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	021b      	lsls	r3, r3, #8
 8009332:	4a1a      	ldr	r2, [pc, #104]	; (800939c <xPortStartScheduler+0xec>)
 8009334:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009336:	4b19      	ldr	r3, [pc, #100]	; (800939c <xPortStartScheduler+0xec>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800933e:	4a17      	ldr	r2, [pc, #92]	; (800939c <xPortStartScheduler+0xec>)
 8009340:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	b2da      	uxtb	r2, r3
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800934a:	4b15      	ldr	r3, [pc, #84]	; (80093a0 <xPortStartScheduler+0xf0>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a14      	ldr	r2, [pc, #80]	; (80093a0 <xPortStartScheduler+0xf0>)
 8009350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009354:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009356:	4b12      	ldr	r3, [pc, #72]	; (80093a0 <xPortStartScheduler+0xf0>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a11      	ldr	r2, [pc, #68]	; (80093a0 <xPortStartScheduler+0xf0>)
 800935c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009360:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009362:	f000 f8dd 	bl	8009520 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009366:	4b0f      	ldr	r3, [pc, #60]	; (80093a4 <xPortStartScheduler+0xf4>)
 8009368:	2200      	movs	r2, #0
 800936a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800936c:	f000 f8fc 	bl	8009568 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009370:	4b0d      	ldr	r3, [pc, #52]	; (80093a8 <xPortStartScheduler+0xf8>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a0c      	ldr	r2, [pc, #48]	; (80093a8 <xPortStartScheduler+0xf8>)
 8009376:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800937a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800937c:	f7ff ff84 	bl	8009288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009380:	f7ff f840 	bl	8008404 <vTaskSwitchContext>
	prvTaskExitError();
 8009384:	f7ff ff36 	bl	80091f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	e000e400 	.word	0xe000e400
 8009398:	20001500 	.word	0x20001500
 800939c:	20001504 	.word	0x20001504
 80093a0:	e000ed20 	.word	0xe000ed20
 80093a4:	20000038 	.word	0x20000038
 80093a8:	e000ef34 	.word	0xe000ef34

080093ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
	__asm volatile
 80093b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b6:	b672      	cpsid	i
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	b662      	cpsie	i
 80093c6:	607b      	str	r3, [r7, #4]
}
 80093c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093ca:	4b10      	ldr	r3, [pc, #64]	; (800940c <vPortEnterCritical+0x60>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3301      	adds	r3, #1
 80093d0:	4a0e      	ldr	r2, [pc, #56]	; (800940c <vPortEnterCritical+0x60>)
 80093d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093d4:	4b0d      	ldr	r3, [pc, #52]	; (800940c <vPortEnterCritical+0x60>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d111      	bne.n	8009400 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093dc:	4b0c      	ldr	r3, [pc, #48]	; (8009410 <vPortEnterCritical+0x64>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00c      	beq.n	8009400 <vPortEnterCritical+0x54>
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ea:	b672      	cpsid	i
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	b662      	cpsie	i
 80093fa:	603b      	str	r3, [r7, #0]
}
 80093fc:	bf00      	nop
 80093fe:	e7fe      	b.n	80093fe <vPortEnterCritical+0x52>
	}
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	20000038 	.word	0x20000038
 8009410:	e000ed04 	.word	0xe000ed04

08009414 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800941a:	4b13      	ldr	r3, [pc, #76]	; (8009468 <vPortExitCritical+0x54>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10c      	bne.n	800943c <vPortExitCritical+0x28>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	b672      	cpsid	i
 8009428:	f383 8811 	msr	BASEPRI, r3
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	b662      	cpsie	i
 8009436:	607b      	str	r3, [r7, #4]
}
 8009438:	bf00      	nop
 800943a:	e7fe      	b.n	800943a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800943c:	4b0a      	ldr	r3, [pc, #40]	; (8009468 <vPortExitCritical+0x54>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	3b01      	subs	r3, #1
 8009442:	4a09      	ldr	r2, [pc, #36]	; (8009468 <vPortExitCritical+0x54>)
 8009444:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009446:	4b08      	ldr	r3, [pc, #32]	; (8009468 <vPortExitCritical+0x54>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d105      	bne.n	800945a <vPortExitCritical+0x46>
 800944e:	2300      	movs	r3, #0
 8009450:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	f383 8811 	msr	BASEPRI, r3
}
 8009458:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800945a:	bf00      	nop
 800945c:	370c      	adds	r7, #12
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop
 8009468:	20000038 	.word	0x20000038
 800946c:	00000000 	.word	0x00000000

08009470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009470:	f3ef 8009 	mrs	r0, PSP
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	4b15      	ldr	r3, [pc, #84]	; (80094d0 <pxCurrentTCBConst>)
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	f01e 0f10 	tst.w	lr, #16
 8009480:	bf08      	it	eq
 8009482:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009486:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948a:	6010      	str	r0, [r2, #0]
 800948c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009490:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009494:	b672      	cpsid	i
 8009496:	f380 8811 	msr	BASEPRI, r0
 800949a:	f3bf 8f4f 	dsb	sy
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	b662      	cpsie	i
 80094a4:	f7fe ffae 	bl	8008404 <vTaskSwitchContext>
 80094a8:	f04f 0000 	mov.w	r0, #0
 80094ac:	f380 8811 	msr	BASEPRI, r0
 80094b0:	bc09      	pop	{r0, r3}
 80094b2:	6819      	ldr	r1, [r3, #0]
 80094b4:	6808      	ldr	r0, [r1, #0]
 80094b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ba:	f01e 0f10 	tst.w	lr, #16
 80094be:	bf08      	it	eq
 80094c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094c4:	f380 8809 	msr	PSP, r0
 80094c8:	f3bf 8f6f 	isb	sy
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop

080094d0 <pxCurrentTCBConst>:
 80094d0:	20000ed4 	.word	0x20000ed4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop

080094d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	b672      	cpsid	i
 80094e4:	f383 8811 	msr	BASEPRI, r3
 80094e8:	f3bf 8f6f 	isb	sy
 80094ec:	f3bf 8f4f 	dsb	sy
 80094f0:	b662      	cpsie	i
 80094f2:	607b      	str	r3, [r7, #4]
}
 80094f4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80094f6:	f7fe fec9 	bl	800828c <xTaskIncrementTick>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009500:	4b06      	ldr	r3, [pc, #24]	; (800951c <SysTick_Handler+0x44>)
 8009502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009506:	601a      	str	r2, [r3, #0]
 8009508:	2300      	movs	r3, #0
 800950a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	f383 8811 	msr	BASEPRI, r3
}
 8009512:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009514:	bf00      	nop
 8009516:	3708      	adds	r7, #8
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}
 800951c:	e000ed04 	.word	0xe000ed04

08009520 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009520:	b480      	push	{r7}
 8009522:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009524:	4b0b      	ldr	r3, [pc, #44]	; (8009554 <vPortSetupTimerInterrupt+0x34>)
 8009526:	2200      	movs	r2, #0
 8009528:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800952a:	4b0b      	ldr	r3, [pc, #44]	; (8009558 <vPortSetupTimerInterrupt+0x38>)
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009530:	4b0a      	ldr	r3, [pc, #40]	; (800955c <vPortSetupTimerInterrupt+0x3c>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a0a      	ldr	r2, [pc, #40]	; (8009560 <vPortSetupTimerInterrupt+0x40>)
 8009536:	fba2 2303 	umull	r2, r3, r2, r3
 800953a:	099b      	lsrs	r3, r3, #6
 800953c:	4a09      	ldr	r2, [pc, #36]	; (8009564 <vPortSetupTimerInterrupt+0x44>)
 800953e:	3b01      	subs	r3, #1
 8009540:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009542:	4b04      	ldr	r3, [pc, #16]	; (8009554 <vPortSetupTimerInterrupt+0x34>)
 8009544:	2207      	movs	r2, #7
 8009546:	601a      	str	r2, [r3, #0]
}
 8009548:	bf00      	nop
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	e000e010 	.word	0xe000e010
 8009558:	e000e018 	.word	0xe000e018
 800955c:	2000002c 	.word	0x2000002c
 8009560:	10624dd3 	.word	0x10624dd3
 8009564:	e000e014 	.word	0xe000e014

08009568 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009568:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009578 <vPortEnableVFP+0x10>
 800956c:	6801      	ldr	r1, [r0, #0]
 800956e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009572:	6001      	str	r1, [r0, #0]
 8009574:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009576:	bf00      	nop
 8009578:	e000ed88 	.word	0xe000ed88

0800957c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800957c:	b480      	push	{r7}
 800957e:	b085      	sub	sp, #20
 8009580:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009582:	f3ef 8305 	mrs	r3, IPSR
 8009586:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b0f      	cmp	r3, #15
 800958c:	d916      	bls.n	80095bc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800958e:	4a19      	ldr	r2, [pc, #100]	; (80095f4 <vPortValidateInterruptPriority+0x78>)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	4413      	add	r3, r2
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009598:	4b17      	ldr	r3, [pc, #92]	; (80095f8 <vPortValidateInterruptPriority+0x7c>)
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	7afa      	ldrb	r2, [r7, #11]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d20c      	bcs.n	80095bc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	b672      	cpsid	i
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	b662      	cpsie	i
 80095b6:	607b      	str	r3, [r7, #4]
}
 80095b8:	bf00      	nop
 80095ba:	e7fe      	b.n	80095ba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095bc:	4b0f      	ldr	r3, [pc, #60]	; (80095fc <vPortValidateInterruptPriority+0x80>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80095c4:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <vPortValidateInterruptPriority+0x84>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d90c      	bls.n	80095e6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80095cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d0:	b672      	cpsid	i
 80095d2:	f383 8811 	msr	BASEPRI, r3
 80095d6:	f3bf 8f6f 	isb	sy
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	b662      	cpsie	i
 80095e0:	603b      	str	r3, [r7, #0]
}
 80095e2:	bf00      	nop
 80095e4:	e7fe      	b.n	80095e4 <vPortValidateInterruptPriority+0x68>
	}
 80095e6:	bf00      	nop
 80095e8:	3714      	adds	r7, #20
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	e000e3f0 	.word	0xe000e3f0
 80095f8:	20001500 	.word	0x20001500
 80095fc:	e000ed0c 	.word	0xe000ed0c
 8009600:	20001504 	.word	0x20001504

08009604 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b08a      	sub	sp, #40	; 0x28
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800960c:	2300      	movs	r3, #0
 800960e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009610:	f7fe fd7e 	bl	8008110 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009614:	4b5b      	ldr	r3, [pc, #364]	; (8009784 <pvPortMalloc+0x180>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d101      	bne.n	8009620 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800961c:	f000 f91a 	bl	8009854 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009620:	4b59      	ldr	r3, [pc, #356]	; (8009788 <pvPortMalloc+0x184>)
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	4013      	ands	r3, r2
 8009628:	2b00      	cmp	r3, #0
 800962a:	f040 8092 	bne.w	8009752 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d01f      	beq.n	8009674 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8009634:	2208      	movs	r2, #8
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4413      	add	r3, r2
 800963a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f003 0307 	and.w	r3, r3, #7
 8009642:	2b00      	cmp	r3, #0
 8009644:	d016      	beq.n	8009674 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f023 0307 	bic.w	r3, r3, #7
 800964c:	3308      	adds	r3, #8
 800964e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f003 0307 	and.w	r3, r3, #7
 8009656:	2b00      	cmp	r3, #0
 8009658:	d00c      	beq.n	8009674 <pvPortMalloc+0x70>
	__asm volatile
 800965a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965e:	b672      	cpsid	i
 8009660:	f383 8811 	msr	BASEPRI, r3
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	b662      	cpsie	i
 800966e:	617b      	str	r3, [r7, #20]
}
 8009670:	bf00      	nop
 8009672:	e7fe      	b.n	8009672 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d06b      	beq.n	8009752 <pvPortMalloc+0x14e>
 800967a:	4b44      	ldr	r3, [pc, #272]	; (800978c <pvPortMalloc+0x188>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	429a      	cmp	r2, r3
 8009682:	d866      	bhi.n	8009752 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009684:	4b42      	ldr	r3, [pc, #264]	; (8009790 <pvPortMalloc+0x18c>)
 8009686:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009688:	4b41      	ldr	r3, [pc, #260]	; (8009790 <pvPortMalloc+0x18c>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800968e:	e004      	b.n	800969a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8009690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009692:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800969a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d903      	bls.n	80096ac <pvPortMalloc+0xa8>
 80096a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d1f1      	bne.n	8009690 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80096ac:	4b35      	ldr	r3, [pc, #212]	; (8009784 <pvPortMalloc+0x180>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d04d      	beq.n	8009752 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096b6:	6a3b      	ldr	r3, [r7, #32]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	2208      	movs	r2, #8
 80096bc:	4413      	add	r3, r2
 80096be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	6a3b      	ldr	r3, [r7, #32]
 80096c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	1ad2      	subs	r2, r2, r3
 80096d0:	2308      	movs	r3, #8
 80096d2:	005b      	lsls	r3, r3, #1
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d921      	bls.n	800971c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4413      	add	r3, r2
 80096de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	f003 0307 	and.w	r3, r3, #7
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00c      	beq.n	8009704 <pvPortMalloc+0x100>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ee:	b672      	cpsid	i
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	b662      	cpsie	i
 80096fe:	613b      	str	r3, [r7, #16]
}
 8009700:	bf00      	nop
 8009702:	e7fe      	b.n	8009702 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	1ad2      	subs	r2, r2, r3
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009716:	69b8      	ldr	r0, [r7, #24]
 8009718:	f000 f8fe 	bl	8009918 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800971c:	4b1b      	ldr	r3, [pc, #108]	; (800978c <pvPortMalloc+0x188>)
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	4a19      	ldr	r2, [pc, #100]	; (800978c <pvPortMalloc+0x188>)
 8009728:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800972a:	4b18      	ldr	r3, [pc, #96]	; (800978c <pvPortMalloc+0x188>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	4b19      	ldr	r3, [pc, #100]	; (8009794 <pvPortMalloc+0x190>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	429a      	cmp	r2, r3
 8009734:	d203      	bcs.n	800973e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009736:	4b15      	ldr	r3, [pc, #84]	; (800978c <pvPortMalloc+0x188>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a16      	ldr	r2, [pc, #88]	; (8009794 <pvPortMalloc+0x190>)
 800973c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800973e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009740:	685a      	ldr	r2, [r3, #4]
 8009742:	4b11      	ldr	r3, [pc, #68]	; (8009788 <pvPortMalloc+0x184>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	431a      	orrs	r2, r3
 8009748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800974c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974e:	2200      	movs	r2, #0
 8009750:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009752:	f7fe fceb 	bl	800812c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	f003 0307 	and.w	r3, r3, #7
 800975c:	2b00      	cmp	r3, #0
 800975e:	d00c      	beq.n	800977a <pvPortMalloc+0x176>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	b672      	cpsid	i
 8009766:	f383 8811 	msr	BASEPRI, r3
 800976a:	f3bf 8f6f 	isb	sy
 800976e:	f3bf 8f4f 	dsb	sy
 8009772:	b662      	cpsie	i
 8009774:	60fb      	str	r3, [r7, #12]
}
 8009776:	bf00      	nop
 8009778:	e7fe      	b.n	8009778 <pvPortMalloc+0x174>
	return pvReturn;
 800977a:	69fb      	ldr	r3, [r7, #28]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3728      	adds	r7, #40	; 0x28
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	20005110 	.word	0x20005110
 8009788:	2000511c 	.word	0x2000511c
 800978c:	20005114 	.word	0x20005114
 8009790:	20005108 	.word	0x20005108
 8009794:	20005118 	.word	0x20005118

08009798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d04c      	beq.n	8009844 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097aa:	2308      	movs	r3, #8
 80097ac:	425b      	negs	r3, r3
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4413      	add	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	4b23      	ldr	r3, [pc, #140]	; (800984c <vPortFree+0xb4>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4013      	ands	r3, r2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10c      	bne.n	80097e0 <vPortFree+0x48>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ca:	b672      	cpsid	i
 80097cc:	f383 8811 	msr	BASEPRI, r3
 80097d0:	f3bf 8f6f 	isb	sy
 80097d4:	f3bf 8f4f 	dsb	sy
 80097d8:	b662      	cpsie	i
 80097da:	60fb      	str	r3, [r7, #12]
}
 80097dc:	bf00      	nop
 80097de:	e7fe      	b.n	80097de <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d00c      	beq.n	8009802 <vPortFree+0x6a>
	__asm volatile
 80097e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ec:	b672      	cpsid	i
 80097ee:	f383 8811 	msr	BASEPRI, r3
 80097f2:	f3bf 8f6f 	isb	sy
 80097f6:	f3bf 8f4f 	dsb	sy
 80097fa:	b662      	cpsie	i
 80097fc:	60bb      	str	r3, [r7, #8]
}
 80097fe:	bf00      	nop
 8009800:	e7fe      	b.n	8009800 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	685a      	ldr	r2, [r3, #4]
 8009806:	4b11      	ldr	r3, [pc, #68]	; (800984c <vPortFree+0xb4>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4013      	ands	r3, r2
 800980c:	2b00      	cmp	r3, #0
 800980e:	d019      	beq.n	8009844 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d115      	bne.n	8009844 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	685a      	ldr	r2, [r3, #4]
 800981c:	4b0b      	ldr	r3, [pc, #44]	; (800984c <vPortFree+0xb4>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	43db      	mvns	r3, r3
 8009822:	401a      	ands	r2, r3
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009828:	f7fe fc72 	bl	8008110 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	685a      	ldr	r2, [r3, #4]
 8009830:	4b07      	ldr	r3, [pc, #28]	; (8009850 <vPortFree+0xb8>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4413      	add	r3, r2
 8009836:	4a06      	ldr	r2, [pc, #24]	; (8009850 <vPortFree+0xb8>)
 8009838:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800983a:	6938      	ldr	r0, [r7, #16]
 800983c:	f000 f86c 	bl	8009918 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009840:	f7fe fc74 	bl	800812c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009844:	bf00      	nop
 8009846:	3718      	adds	r7, #24
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	2000511c 	.word	0x2000511c
 8009850:	20005114 	.word	0x20005114

08009854 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009854:	b480      	push	{r7}
 8009856:	b085      	sub	sp, #20
 8009858:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800985a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800985e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009860:	4b27      	ldr	r3, [pc, #156]	; (8009900 <prvHeapInit+0xac>)
 8009862:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f003 0307 	and.w	r3, r3, #7
 800986a:	2b00      	cmp	r3, #0
 800986c:	d00c      	beq.n	8009888 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	3307      	adds	r3, #7
 8009872:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f023 0307 	bic.w	r3, r3, #7
 800987a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800987c:	68ba      	ldr	r2, [r7, #8]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	4a1f      	ldr	r2, [pc, #124]	; (8009900 <prvHeapInit+0xac>)
 8009884:	4413      	add	r3, r2
 8009886:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800988c:	4a1d      	ldr	r2, [pc, #116]	; (8009904 <prvHeapInit+0xb0>)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009892:	4b1c      	ldr	r3, [pc, #112]	; (8009904 <prvHeapInit+0xb0>)
 8009894:	2200      	movs	r2, #0
 8009896:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	68ba      	ldr	r2, [r7, #8]
 800989c:	4413      	add	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098a0:	2208      	movs	r2, #8
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	1a9b      	subs	r3, r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f023 0307 	bic.w	r3, r3, #7
 80098ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4a15      	ldr	r2, [pc, #84]	; (8009908 <prvHeapInit+0xb4>)
 80098b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098b6:	4b14      	ldr	r3, [pc, #80]	; (8009908 <prvHeapInit+0xb4>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	2200      	movs	r2, #0
 80098bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098be:	4b12      	ldr	r3, [pc, #72]	; (8009908 <prvHeapInit+0xb4>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2200      	movs	r2, #0
 80098c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	1ad2      	subs	r2, r2, r3
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80098d4:	4b0c      	ldr	r3, [pc, #48]	; (8009908 <prvHeapInit+0xb4>)
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	4a0a      	ldr	r2, [pc, #40]	; (800990c <prvHeapInit+0xb8>)
 80098e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	4a09      	ldr	r2, [pc, #36]	; (8009910 <prvHeapInit+0xbc>)
 80098ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80098ec:	4b09      	ldr	r3, [pc, #36]	; (8009914 <prvHeapInit+0xc0>)
 80098ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80098f2:	601a      	str	r2, [r3, #0]
}
 80098f4:	bf00      	nop
 80098f6:	3714      	adds	r7, #20
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr
 8009900:	20001508 	.word	0x20001508
 8009904:	20005108 	.word	0x20005108
 8009908:	20005110 	.word	0x20005110
 800990c:	20005118 	.word	0x20005118
 8009910:	20005114 	.word	0x20005114
 8009914:	2000511c 	.word	0x2000511c

08009918 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009918:	b480      	push	{r7}
 800991a:	b085      	sub	sp, #20
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009920:	4b28      	ldr	r3, [pc, #160]	; (80099c4 <prvInsertBlockIntoFreeList+0xac>)
 8009922:	60fb      	str	r3, [r7, #12]
 8009924:	e002      	b.n	800992c <prvInsertBlockIntoFreeList+0x14>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	60fb      	str	r3, [r7, #12]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	429a      	cmp	r2, r3
 8009934:	d8f7      	bhi.n	8009926 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	68ba      	ldr	r2, [r7, #8]
 8009940:	4413      	add	r3, r2
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	429a      	cmp	r2, r3
 8009946:	d108      	bne.n	800995a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	685a      	ldr	r2, [r3, #4]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	441a      	add	r2, r3
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	68ba      	ldr	r2, [r7, #8]
 8009964:	441a      	add	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	429a      	cmp	r2, r3
 800996c:	d118      	bne.n	80099a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681a      	ldr	r2, [r3, #0]
 8009972:	4b15      	ldr	r3, [pc, #84]	; (80099c8 <prvInsertBlockIntoFreeList+0xb0>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	429a      	cmp	r2, r3
 8009978:	d00d      	beq.n	8009996 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685a      	ldr	r2, [r3, #4]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	441a      	add	r2, r3
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	601a      	str	r2, [r3, #0]
 8009994:	e008      	b.n	80099a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009996:	4b0c      	ldr	r3, [pc, #48]	; (80099c8 <prvInsertBlockIntoFreeList+0xb0>)
 8009998:	681a      	ldr	r2, [r3, #0]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	e003      	b.n	80099a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d002      	beq.n	80099b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099b6:	bf00      	nop
 80099b8:	3714      	adds	r7, #20
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	20005108 	.word	0x20005108
 80099c8:	20005110 	.word	0x20005110

080099cc <memset>:
 80099cc:	4402      	add	r2, r0
 80099ce:	4603      	mov	r3, r0
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d100      	bne.n	80099d6 <memset+0xa>
 80099d4:	4770      	bx	lr
 80099d6:	f803 1b01 	strb.w	r1, [r3], #1
 80099da:	e7f9      	b.n	80099d0 <memset+0x4>

080099dc <_reclaim_reent>:
 80099dc:	4b29      	ldr	r3, [pc, #164]	; (8009a84 <_reclaim_reent+0xa8>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4283      	cmp	r3, r0
 80099e2:	b570      	push	{r4, r5, r6, lr}
 80099e4:	4604      	mov	r4, r0
 80099e6:	d04b      	beq.n	8009a80 <_reclaim_reent+0xa4>
 80099e8:	69c3      	ldr	r3, [r0, #28]
 80099ea:	b143      	cbz	r3, 80099fe <_reclaim_reent+0x22>
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d144      	bne.n	8009a7c <_reclaim_reent+0xa0>
 80099f2:	69e3      	ldr	r3, [r4, #28]
 80099f4:	6819      	ldr	r1, [r3, #0]
 80099f6:	b111      	cbz	r1, 80099fe <_reclaim_reent+0x22>
 80099f8:	4620      	mov	r0, r4
 80099fa:	f000 f879 	bl	8009af0 <_free_r>
 80099fe:	6961      	ldr	r1, [r4, #20]
 8009a00:	b111      	cbz	r1, 8009a08 <_reclaim_reent+0x2c>
 8009a02:	4620      	mov	r0, r4
 8009a04:	f000 f874 	bl	8009af0 <_free_r>
 8009a08:	69e1      	ldr	r1, [r4, #28]
 8009a0a:	b111      	cbz	r1, 8009a12 <_reclaim_reent+0x36>
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f000 f86f 	bl	8009af0 <_free_r>
 8009a12:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009a14:	b111      	cbz	r1, 8009a1c <_reclaim_reent+0x40>
 8009a16:	4620      	mov	r0, r4
 8009a18:	f000 f86a 	bl	8009af0 <_free_r>
 8009a1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a1e:	b111      	cbz	r1, 8009a26 <_reclaim_reent+0x4a>
 8009a20:	4620      	mov	r0, r4
 8009a22:	f000 f865 	bl	8009af0 <_free_r>
 8009a26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009a28:	b111      	cbz	r1, 8009a30 <_reclaim_reent+0x54>
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f000 f860 	bl	8009af0 <_free_r>
 8009a30:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009a32:	b111      	cbz	r1, 8009a3a <_reclaim_reent+0x5e>
 8009a34:	4620      	mov	r0, r4
 8009a36:	f000 f85b 	bl	8009af0 <_free_r>
 8009a3a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009a3c:	b111      	cbz	r1, 8009a44 <_reclaim_reent+0x68>
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f000 f856 	bl	8009af0 <_free_r>
 8009a44:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009a46:	b111      	cbz	r1, 8009a4e <_reclaim_reent+0x72>
 8009a48:	4620      	mov	r0, r4
 8009a4a:	f000 f851 	bl	8009af0 <_free_r>
 8009a4e:	6a23      	ldr	r3, [r4, #32]
 8009a50:	b1b3      	cbz	r3, 8009a80 <_reclaim_reent+0xa4>
 8009a52:	4620      	mov	r0, r4
 8009a54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009a58:	4718      	bx	r3
 8009a5a:	5949      	ldr	r1, [r1, r5]
 8009a5c:	b941      	cbnz	r1, 8009a70 <_reclaim_reent+0x94>
 8009a5e:	3504      	adds	r5, #4
 8009a60:	69e3      	ldr	r3, [r4, #28]
 8009a62:	2d80      	cmp	r5, #128	; 0x80
 8009a64:	68d9      	ldr	r1, [r3, #12]
 8009a66:	d1f8      	bne.n	8009a5a <_reclaim_reent+0x7e>
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 f841 	bl	8009af0 <_free_r>
 8009a6e:	e7c0      	b.n	80099f2 <_reclaim_reent+0x16>
 8009a70:	680e      	ldr	r6, [r1, #0]
 8009a72:	4620      	mov	r0, r4
 8009a74:	f000 f83c 	bl	8009af0 <_free_r>
 8009a78:	4631      	mov	r1, r6
 8009a7a:	e7ef      	b.n	8009a5c <_reclaim_reent+0x80>
 8009a7c:	2500      	movs	r5, #0
 8009a7e:	e7ef      	b.n	8009a60 <_reclaim_reent+0x84>
 8009a80:	bd70      	pop	{r4, r5, r6, pc}
 8009a82:	bf00      	nop
 8009a84:	20000088 	.word	0x20000088

08009a88 <__libc_init_array>:
 8009a88:	b570      	push	{r4, r5, r6, lr}
 8009a8a:	4d0d      	ldr	r5, [pc, #52]	; (8009ac0 <__libc_init_array+0x38>)
 8009a8c:	4c0d      	ldr	r4, [pc, #52]	; (8009ac4 <__libc_init_array+0x3c>)
 8009a8e:	1b64      	subs	r4, r4, r5
 8009a90:	10a4      	asrs	r4, r4, #2
 8009a92:	2600      	movs	r6, #0
 8009a94:	42a6      	cmp	r6, r4
 8009a96:	d109      	bne.n	8009aac <__libc_init_array+0x24>
 8009a98:	4d0b      	ldr	r5, [pc, #44]	; (8009ac8 <__libc_init_array+0x40>)
 8009a9a:	4c0c      	ldr	r4, [pc, #48]	; (8009acc <__libc_init_array+0x44>)
 8009a9c:	f000 f880 	bl	8009ba0 <_init>
 8009aa0:	1b64      	subs	r4, r4, r5
 8009aa2:	10a4      	asrs	r4, r4, #2
 8009aa4:	2600      	movs	r6, #0
 8009aa6:	42a6      	cmp	r6, r4
 8009aa8:	d105      	bne.n	8009ab6 <__libc_init_array+0x2e>
 8009aaa:	bd70      	pop	{r4, r5, r6, pc}
 8009aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ab0:	4798      	blx	r3
 8009ab2:	3601      	adds	r6, #1
 8009ab4:	e7ee      	b.n	8009a94 <__libc_init_array+0xc>
 8009ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aba:	4798      	blx	r3
 8009abc:	3601      	adds	r6, #1
 8009abe:	e7f2      	b.n	8009aa6 <__libc_init_array+0x1e>
 8009ac0:	0800b394 	.word	0x0800b394
 8009ac4:	0800b394 	.word	0x0800b394
 8009ac8:	0800b394 	.word	0x0800b394
 8009acc:	0800b398 	.word	0x0800b398

08009ad0 <__retarget_lock_acquire_recursive>:
 8009ad0:	4770      	bx	lr

08009ad2 <__retarget_lock_release_recursive>:
 8009ad2:	4770      	bx	lr

08009ad4 <memcpy>:
 8009ad4:	440a      	add	r2, r1
 8009ad6:	4291      	cmp	r1, r2
 8009ad8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009adc:	d100      	bne.n	8009ae0 <memcpy+0xc>
 8009ade:	4770      	bx	lr
 8009ae0:	b510      	push	{r4, lr}
 8009ae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009aea:	4291      	cmp	r1, r2
 8009aec:	d1f9      	bne.n	8009ae2 <memcpy+0xe>
 8009aee:	bd10      	pop	{r4, pc}

08009af0 <_free_r>:
 8009af0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009af2:	2900      	cmp	r1, #0
 8009af4:	d044      	beq.n	8009b80 <_free_r+0x90>
 8009af6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009afa:	9001      	str	r0, [sp, #4]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	f1a1 0404 	sub.w	r4, r1, #4
 8009b02:	bfb8      	it	lt
 8009b04:	18e4      	addlt	r4, r4, r3
 8009b06:	f000 f83f 	bl	8009b88 <__malloc_lock>
 8009b0a:	4a1e      	ldr	r2, [pc, #120]	; (8009b84 <_free_r+0x94>)
 8009b0c:	9801      	ldr	r0, [sp, #4]
 8009b0e:	6813      	ldr	r3, [r2, #0]
 8009b10:	b933      	cbnz	r3, 8009b20 <_free_r+0x30>
 8009b12:	6063      	str	r3, [r4, #4]
 8009b14:	6014      	str	r4, [r2, #0]
 8009b16:	b003      	add	sp, #12
 8009b18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b1c:	f000 b83a 	b.w	8009b94 <__malloc_unlock>
 8009b20:	42a3      	cmp	r3, r4
 8009b22:	d908      	bls.n	8009b36 <_free_r+0x46>
 8009b24:	6825      	ldr	r5, [r4, #0]
 8009b26:	1961      	adds	r1, r4, r5
 8009b28:	428b      	cmp	r3, r1
 8009b2a:	bf01      	itttt	eq
 8009b2c:	6819      	ldreq	r1, [r3, #0]
 8009b2e:	685b      	ldreq	r3, [r3, #4]
 8009b30:	1949      	addeq	r1, r1, r5
 8009b32:	6021      	streq	r1, [r4, #0]
 8009b34:	e7ed      	b.n	8009b12 <_free_r+0x22>
 8009b36:	461a      	mov	r2, r3
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	b10b      	cbz	r3, 8009b40 <_free_r+0x50>
 8009b3c:	42a3      	cmp	r3, r4
 8009b3e:	d9fa      	bls.n	8009b36 <_free_r+0x46>
 8009b40:	6811      	ldr	r1, [r2, #0]
 8009b42:	1855      	adds	r5, r2, r1
 8009b44:	42a5      	cmp	r5, r4
 8009b46:	d10b      	bne.n	8009b60 <_free_r+0x70>
 8009b48:	6824      	ldr	r4, [r4, #0]
 8009b4a:	4421      	add	r1, r4
 8009b4c:	1854      	adds	r4, r2, r1
 8009b4e:	42a3      	cmp	r3, r4
 8009b50:	6011      	str	r1, [r2, #0]
 8009b52:	d1e0      	bne.n	8009b16 <_free_r+0x26>
 8009b54:	681c      	ldr	r4, [r3, #0]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	6053      	str	r3, [r2, #4]
 8009b5a:	440c      	add	r4, r1
 8009b5c:	6014      	str	r4, [r2, #0]
 8009b5e:	e7da      	b.n	8009b16 <_free_r+0x26>
 8009b60:	d902      	bls.n	8009b68 <_free_r+0x78>
 8009b62:	230c      	movs	r3, #12
 8009b64:	6003      	str	r3, [r0, #0]
 8009b66:	e7d6      	b.n	8009b16 <_free_r+0x26>
 8009b68:	6825      	ldr	r5, [r4, #0]
 8009b6a:	1961      	adds	r1, r4, r5
 8009b6c:	428b      	cmp	r3, r1
 8009b6e:	bf04      	itt	eq
 8009b70:	6819      	ldreq	r1, [r3, #0]
 8009b72:	685b      	ldreq	r3, [r3, #4]
 8009b74:	6063      	str	r3, [r4, #4]
 8009b76:	bf04      	itt	eq
 8009b78:	1949      	addeq	r1, r1, r5
 8009b7a:	6021      	streq	r1, [r4, #0]
 8009b7c:	6054      	str	r4, [r2, #4]
 8009b7e:	e7ca      	b.n	8009b16 <_free_r+0x26>
 8009b80:	b003      	add	sp, #12
 8009b82:	bd30      	pop	{r4, r5, pc}
 8009b84:	2000525c 	.word	0x2000525c

08009b88 <__malloc_lock>:
 8009b88:	4801      	ldr	r0, [pc, #4]	; (8009b90 <__malloc_lock+0x8>)
 8009b8a:	f7ff bfa1 	b.w	8009ad0 <__retarget_lock_acquire_recursive>
 8009b8e:	bf00      	nop
 8009b90:	20005258 	.word	0x20005258

08009b94 <__malloc_unlock>:
 8009b94:	4801      	ldr	r0, [pc, #4]	; (8009b9c <__malloc_unlock+0x8>)
 8009b96:	f7ff bf9c 	b.w	8009ad2 <__retarget_lock_release_recursive>
 8009b9a:	bf00      	nop
 8009b9c:	20005258 	.word	0x20005258

08009ba0 <_init>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	bf00      	nop
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr

08009bac <_fini>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	bf00      	nop
 8009bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bb2:	bc08      	pop	{r3}
 8009bb4:	469e      	mov	lr, r3
 8009bb6:	4770      	bx	lr
