Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  1 18:59:27 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (736)
5. checking no_input_delay (22)
6. checking no_output_delay (18)
7. checking multiple_clock (1663)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (736)
--------------------------------------------------
 There are 736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1663)
---------------------------------
 There are 1663 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.881        0.000                      0                 2541        0.032        0.000                      0                 2541        3.000        0.000                       0                  1677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  sccb_L_clk_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  sccb_R_clk_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  sccb_L_clk_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  sccb_R_clk_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  sccb_L_clk_clk_wiz_0           31.854        0.000                      0                  325        0.138        0.000                      0                  325       19.500        0.000                       0                   135  
  sccb_R_clk_clk_wiz_0           31.722        0.000                      0                  325        0.140        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0              11.881        0.000                      0                 1891        0.167        0.000                      0                 1891       19.500        0.000                       0                  1399  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  sccb_L_clk_clk_wiz_0_1         31.856        0.000                      0                  325        0.138        0.000                      0                  325       19.500        0.000                       0                   135  
  sccb_R_clk_clk_wiz_0_1         31.724        0.000                      0                  325        0.140        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0_1            11.883        0.000                      0                 1891        0.167        0.000                      0                 1891       19.500        0.000                       0                  1399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sccb_L_clk_clk_wiz_0_1  sccb_L_clk_clk_wiz_0         31.854        0.000                      0                  325        0.032        0.000                      0                  325  
sccb_R_clk_clk_wiz_0_1  sccb_R_clk_clk_wiz_0         31.722        0.000                      0                  325        0.034        0.000                      0                  325  
vga_clk_clk_wiz_0_1     vga_clk_clk_wiz_0            11.881        0.000                      0                 1891        0.060        0.000                      0                 1891  
sccb_L_clk_clk_wiz_0    sccb_L_clk_clk_wiz_0_1       31.854        0.000                      0                  325        0.032        0.000                      0                  325  
sccb_R_clk_clk_wiz_0    sccb_R_clk_clk_wiz_0_1       31.722        0.000                      0                  325        0.034        0.000                      0                  325  
vga_clk_clk_wiz_0       vga_clk_clk_wiz_0_1          11.881        0.000                      0                 1891        0.060        0.000                      0                 1891  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    U_CL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_CL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_CL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0
  To Clock:  sccb_L_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X49Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.375 r  U_SCCB_Config_Left/SCCB1/FSM_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    U_SCCB_Config_Left/SCCB1/FSM_state_0[2]
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.832    -0.857    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092    -0.513    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.387    U_SCCB_Config_Left/SCCB1/latched_address[5]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121    -0.485    U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.370    U_SCCB_Config_Left/SCCB1/latched_data[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    -0.483    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.363    U_SCCB_Config_Left/SCCB1/Q[0]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.071    -0.533    U_SCCB_Config_Left/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.433    U_SCCB_Config_Left/SCCB1/Q[7]
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)        -0.001    -0.608    U_SCCB_Config_Left/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.371    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.557    U_SCCB_Config_Left/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.370    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.557    U_SCCB_Config_Left/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.120    -0.373    U_SCCB_Config_Left/SCCB1/Q[5]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.022    -0.581    U_SCCB_Config_Left/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y93         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/Q
                         net (fo=1, routed)           0.155    -0.323    U_SCCB_Config_Left/SCCB1/Q[3]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070    -0.533    U_SCCB_Config_Left/SCCB1/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.979%)  route 0.165ns (47.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/Q
                         net (fo=13, routed)          0.165    -0.314    U_SCCB_Config_Left/config_1/FSM_state[1]
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1/O
                         net (fo=1, routed)           0.000    -0.269    U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/C
                         clock pessimism              0.255    -0.604    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.484    U_SCCB_Config_Left/config_1/SCCB_interface_start_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_L_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y36     U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    U_CL/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y93     U_SCCB_Config_Left/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0
  To Clock:  sccb_R_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.393    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  U_SCCB_Config_Right/SCCB1/FSM_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    U_SCCB_Config_Right/SCCB1/FSM_state[1]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.120    -0.488    U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.357    U_SCCB_Config_Right/SCCB1/latched_data[1]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.486    U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.341    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  U_SCCB_Config_Right/SCCB1/FSM_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_SCCB_Config_Right/SCCB1/FSM_state[2]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.487    U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.340    U_SCCB_Config_Right/SCCB1/latched_address[6]
    SLICE_X42Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.295    U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.486    U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.518%)  route 0.293ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y91         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.293    -0.185    U_SCCB_Config_Left/rom1/ADDRBWRADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.377    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.080%)  route 0.345ns (59.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X36Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/Q
                         net (fo=5, routed)           0.195    -0.285    U_SCCB_Config_Right/SCCB1/byte_index_reg_n_0_[1]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2/O
                         net (fo=1, routed)           0.151    -0.089    U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.044 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    U_SCCB_Config_Right/SCCB1/FSM_state[0]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.236    U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/Q
                         net (fo=3, routed)           0.296    -0.181    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.377    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.598%)  route 0.175ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.304    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.070    -0.514    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.309    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.070    -0.533    U_SCCB_Config_Right/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/config_1/timer_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.413    U_SCCB_Config_Right/config_1/timer[5]
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.289 r  U_SCCB_Config_Right/config_1/timer1_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.289    U_SCCB_Config_Right/config_1/data0[6]
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.105    -0.516    U_SCCB_Config_Right/config_1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_R_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y36     U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    U_CL/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y96     U_SCCB_Config_Right/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y96     U_SCCB_Config_Right/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y95     U_SCCB_Config_Right/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y95     U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y95     U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 17.038ns (60.953%)  route 10.915ns (39.047%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.027 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[1]
                         net (fo=1, routed)           0.726    26.753    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_6
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.056 r  U_disparity_generator/disparity_score[0][14]_i_1/O
                         net (fo=1, routed)           0.000    27.056    U_disparity_generator/disparity_score[0][14]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.031    38.936    U_disparity_generator/disparity_score_reg[0][14]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.917ns  (logic 16.833ns (60.296%)  route 11.084ns (39.704%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.868 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[0]
                         net (fo=1, routed)           0.825    26.693    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.327    27.020 r  U_disparity_generator/disparity_score[2][9]_i_1/O
                         net (fo=1, routed)           0.000    27.020    U_disparity_generator/disparity_score[2][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[2][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -27.020    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.889ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.869ns  (logic 16.921ns (60.715%)  route 10.948ns (39.285%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.980 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[1]
                         net (fo=1, routed)           0.689    26.669    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_6
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.303    26.972 r  U_disparity_generator/disparity_score[2][10]_i_1/O
                         net (fo=1, routed)           0.000    26.972    U_disparity_generator/disparity_score[2][10]_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.106    38.832    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029    38.861    U_disparity_generator/disparity_score_reg[2][10]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -26.972    
  -------------------------------------------------------------------
                         slack                                 11.889    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 16.919ns (60.641%)  route 10.981ns (39.359%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.982 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[0]
                         net (fo=1, routed)           0.722    26.704    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_7
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299    27.003 r  U_disparity_generator/disparity_score[2][13]_i_1/O
                         net (fo=1, routed)           0.000    27.003    U_disparity_generator/disparity_score[2][13]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.081    38.912    U_disparity_generator/disparity_score_reg[2][13]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.949ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.855ns  (logic 17.035ns (61.155%)  route 10.820ns (38.845%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.094 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[1]
                         net (fo=1, routed)           0.561    26.655    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_6
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.303    26.958 r  U_disparity_generator/disparity_score[2][14]_i_1/O
                         net (fo=1, routed)           0.000    26.958    U_disparity_generator/disparity_score[2][14]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    38.907    U_disparity_generator/disparity_score_reg[2][14]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -26.958    
  -------------------------------------------------------------------
                         slack                                 11.949    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.823ns  (logic 16.834ns (60.504%)  route 10.989ns (39.496%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.801 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/O[0]
                         net (fo=1, routed)           0.800    26.601    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.325    26.926 r  U_disparity_generator/disparity_score[0][9]_i_1/O
                         net (fo=1, routed)           0.000    26.926    U_disparity_generator/disparity_score[0][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[0][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -26.926    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.891ns  (logic 16.301ns (58.446%)  route 11.590ns (41.554%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.483    23.427    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.326    23.753 r  U_disparity_generator/disparity_score[8][15]_i_5/O
                         net (fo=1, routed)           0.000    23.753    U_disparity_generator/disparity_score[8][15]_i_5_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.303 r  U_disparity_generator/disparity_score_reg[8][15]_i_3/CO[3]
                         net (fo=24, routed)          0.849    25.152    U_disparity_generator/disparity_score_reg[8][15]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354    25.506 r  U_disparity_generator/disparity_score_reg[8][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.506    U_disparity_generator/disparity_score_reg[8][8]_i_2_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.725 r  U_disparity_generator/disparity_score_reg[8][12]_i_2/O[0]
                         net (fo=1, routed)           0.946    26.671    U_disparity_generator/disparity_score_reg[8][12]_i_2_n_7
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.323    26.994 r  U_disparity_generator/disparity_score[8][9]_i_1/O
                         net (fo=1, routed)           0.000    26.994    U_disparity_generator/disparity_score[8][9]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.075    38.979    U_disparity_generator/disparity_score_reg[8][9]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -26.994    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.827ns  (logic 16.922ns (60.810%)  route 10.905ns (39.190%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.915 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[0]
                         net (fo=1, routed)           0.717    26.631    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_7
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.299    26.930 r  U_disparity_generator/disparity_score[0][13]_i_1/O
                         net (fo=1, routed)           0.000    26.930    U_disparity_generator/disparity_score[0][13]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.029    38.934    U_disparity_generator/disparity_score_reg[0][13]
  -------------------------------------------------------------------
                         required time                         38.934    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 16.834ns (60.459%)  route 11.009ns (39.541%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.286    23.230    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.326    23.556 r  U_disparity_generator/disparity_score[4][15]_i_5/O
                         net (fo=1, routed)           0.000    23.556    U_disparity_generator/disparity_score[4][15]_i_5_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.136 f  U_disparity_generator/disparity_score_reg[4][15]_i_3/O[2]
                         net (fo=2, routed)           0.584    24.720    U_disparity_generator/disparity_score_reg[4][15]_i_3_n_5
    SLICE_X44Y17         LUT1 (Prop_lut1_I0_O)        0.302    25.022 r  U_disparity_generator/disparity_score[4][8]_i_3/O
                         net (fo=1, routed)           0.000    25.022    U_disparity_generator/disparity_score[4][8]_i_3_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.572 r  U_disparity_generator/disparity_score_reg[4][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.572    U_disparity_generator/disparity_score_reg[4][8]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.794 r  U_disparity_generator/disparity_score_reg[4][12]_i_2/O[0]
                         net (fo=1, routed)           0.828    26.621    U_disparity_generator/disparity_score_reg[4][12]_i_2_n_7
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.325    26.946 r  U_disparity_generator/disparity_score[4][9]_i_1/O
                         net (fo=1, routed)           0.000    26.946    U_disparity_generator/disparity_score[4][9]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.436    38.441    U_disparity_generator/vga_clk
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.106    38.898    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    38.973    U_disparity_generator/disparity_score_reg[4][9]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.762ns  (logic 16.903ns (60.885%)  route 10.859ns (39.115%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.959 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[3]
                         net (fo=1, routed)           0.600    26.559    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_4
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.306    26.865 r  U_disparity_generator/disparity_score[2][12]_i_1/O
                         net (fo=1, routed)           0.000    26.865    U_disparity_generator/disparity_score[2][12]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    38.908    U_disparity_generator/disparity_score_reg[2][12]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 12.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[34][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.294%)  route 0.124ns (46.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X31Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[34][6]/Q
                         net (fo=5, routed)           0.124    -0.359    U_disparity_generator/right_buffer_reg[34]_125[6]
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.085    -0.525    U_disparity_generator/right_buffer_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.302 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.131    -0.479    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[99][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X43Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[99][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[99][6]/Q
                         net (fo=5, routed)           0.124    -0.358    U_disparity_generator/right_buffer_reg[99]_60[6]
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.826    -0.864    U_disparity_generator/vga_clk
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.072    -0.537    U_disparity_generator/right_buffer_reg[98][6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[44][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[43][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X43Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[44][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[44][2]/Q
                         net (fo=5, routed)           0.142    -0.335    U_disparity_generator/right_buffer_reg[44]_115[2]
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.834    -0.856    U_disparity_generator/vga_clk
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X44Y3          FDCE (Hold_fdce_C_D)         0.066    -0.515    U_disparity_generator/right_buffer_reg[43][2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[38][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[37][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.556    -0.625    U_disparity_generator/vga_clk
    SLICE_X33Y31         FDCE                                         r  U_disparity_generator/right_buffer_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_disparity_generator/right_buffer_reg[38][6]/Q
                         net (fo=5, routed)           0.128    -0.356    U_disparity_generator/right_buffer_reg[38]_121[6]
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.070    -0.539    U_disparity_generator/right_buffer_reg[37][6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.682%)  route 0.137ns (49.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X29Y4          FDCE                                         r  U_disparity_generator/right_buffer_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[13][0]/Q
                         net (fo=5, routed)           0.137    -0.340    U_disparity_generator/right_buffer_reg[13]_146[0]
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.832    -0.858    U_disparity_generator/vga_clk
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.059    -0.524    U_disparity_generator/right_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.305 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120    -0.490    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[74][1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[73][1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.660%)  route 0.149ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.592    -0.589    U_disparity_generator/vga_clk
    SLICE_X61Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[74][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_disparity_generator/right_buffer_reg[74][1]/Q
                         net (fo=5, routed)           0.149    -0.300    U_disparity_generator/right_buffer_reg[74]_85[1]
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.864    -0.826    U_disparity_generator/vga_clk
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.066    -0.485    U_disparity_generator/right_buffer_reg[73][1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[84][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[83][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.952%)  route 0.153ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X39Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[84][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[84][2]/Q
                         net (fo=5, routed)           0.153    -0.324    U_disparity_generator/right_buffer_reg[84]_75[2]
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.833    -0.857    U_disparity_generator/vga_clk
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/C
                         clock pessimism              0.274    -0.582    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.072    -0.510    U_disparity_generator/right_buffer_reg[83][2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[43][5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[42][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.723%)  route 0.148ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.551    -0.630    U_disparity_generator/vga_clk
    SLICE_X31Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[43][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  U_disparity_generator/right_buffer_reg[43][5]/Q
                         net (fo=5, routed)           0.148    -0.341    U_disparity_generator/right_buffer_reg[43]_116[5]
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.818    -0.872    U_disparity_generator/vga_clk
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.070    -0.527    U_disparity_generator/right_buffer_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y21     U_disparity_generator/right_buffer_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y21     U_disparity_generator/right_buffer_reg[5][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[7][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[8][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[9][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19     U_disparity_generator/depth_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19     U_disparity_generator/depth_out_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     U_disparity_generator/right_buffer_reg[119][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     U_disparity_generator/right_buffer_reg[120][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19     U_disparity_generator/right_buffer_reg[123][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y4      U_disparity_generator/right_buffer_reg[45][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y3      U_disparity_generator/right_buffer_reg[45][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y6      U_disparity_generator/right_buffer_reg[45][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y29     U_disparity_generator/right_buffer_reg[45][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26     U_disparity_generator/right_buffer_reg[45][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26     U_disparity_generator/right_buffer_reg[45][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y32     U_disparity_generator/right_buffer_reg[45][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y1      U_disparity_generator/right_buffer_reg[46][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y1      U_disparity_generator/right_buffer_reg[46][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y4      U_disparity_generator/right_buffer_reg[46][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    U_CL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_CL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_CL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0_1
  To Clock:  sccb_L_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.856ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.856    

Slack (MET) :             31.856ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.856    

Slack (MET) :             31.856ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.856    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.104    38.899    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.470    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.104    38.896    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.467    U_SCCB_Config_Left/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.005    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.104    38.896    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.467    U_SCCB_Config_Left/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.005    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.104    38.896    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.467    U_SCCB_Config_Left/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X49Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.375 r  U_SCCB_Config_Left/SCCB1/FSM_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    U_SCCB_Config_Left/SCCB1/FSM_state_0[2]
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.832    -0.857    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092    -0.513    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.387    U_SCCB_Config_Left/SCCB1/latched_address[5]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121    -0.485    U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.370    U_SCCB_Config_Left/SCCB1/latched_data[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    -0.483    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.363    U_SCCB_Config_Left/SCCB1/Q[0]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.071    -0.533    U_SCCB_Config_Left/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.433    U_SCCB_Config_Left/SCCB1/Q[7]
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)        -0.001    -0.608    U_SCCB_Config_Left/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.371    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.557    U_SCCB_Config_Left/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.370    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.557    U_SCCB_Config_Left/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.120    -0.373    U_SCCB_Config_Left/SCCB1/Q[5]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.022    -0.581    U_SCCB_Config_Left/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y93         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/Q
                         net (fo=1, routed)           0.155    -0.323    U_SCCB_Config_Left/SCCB1/Q[3]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070    -0.533    U_SCCB_Config_Left/SCCB1/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.979%)  route 0.165ns (47.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/Q
                         net (fo=13, routed)          0.165    -0.314    U_SCCB_Config_Left/config_1/FSM_state[1]
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1/O
                         net (fo=1, routed)           0.000    -0.269    U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/C
                         clock pessimism              0.255    -0.604    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.484    U_SCCB_Config_Left/config_1/SCCB_interface_start_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_L_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y36     U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    U_CL/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y92     U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y93     U_SCCB_Config_Left/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y93     U_SCCB_Config_Left/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     U_SCCB_Config_Left/SCCB1/byte_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y92     U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0_1
  To Clock:  sccb_R_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.104    38.897    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.104    38.895    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.104    38.895    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.104    38.895    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.393    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  U_SCCB_Config_Right/SCCB1/FSM_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    U_SCCB_Config_Right/SCCB1/FSM_state[1]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.120    -0.488    U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.357    U_SCCB_Config_Right/SCCB1/latched_data[1]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.486    U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.341    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  U_SCCB_Config_Right/SCCB1/FSM_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_SCCB_Config_Right/SCCB1/FSM_state[2]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.487    U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.340    U_SCCB_Config_Right/SCCB1/latched_address[6]
    SLICE_X42Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.295    U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.486    U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.518%)  route 0.293ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y91         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.293    -0.185    U_SCCB_Config_Left/rom1/ADDRBWRADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.377    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.080%)  route 0.345ns (59.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X36Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/Q
                         net (fo=5, routed)           0.195    -0.285    U_SCCB_Config_Right/SCCB1/byte_index_reg_n_0_[1]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2/O
                         net (fo=1, routed)           0.151    -0.089    U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.044 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    U_SCCB_Config_Right/SCCB1/FSM_state[0]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.236    U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/Q
                         net (fo=3, routed)           0.296    -0.181    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.377    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.598%)  route 0.175ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.304    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.070    -0.514    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.309    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.070    -0.533    U_SCCB_Config_Right/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/config_1/timer_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.413    U_SCCB_Config_Right/config_1/timer[5]
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.289 r  U_SCCB_Config_Right/config_1/timer1_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.289    U_SCCB_Config_Right/config_1/data0[6]
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.105    -0.516    U_SCCB_Config_Right/config_1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_R_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y36     U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    U_CL/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y96     U_SCCB_Config_Right/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y96     U_SCCB_Config_Right/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y95     U_SCCB_Config_Right/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     U_SCCB_Config_Right/SCCB1/byte_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y95     U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y95     U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y96     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.883ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 17.038ns (60.953%)  route 10.915ns (39.047%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.027 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[1]
                         net (fo=1, routed)           0.726    26.753    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_6
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.056 r  U_disparity_generator/disparity_score[0][14]_i_1/O
                         net (fo=1, routed)           0.000    27.056    U_disparity_generator/disparity_score[0][14]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.104    38.908    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.031    38.939    U_disparity_generator/disparity_score_reg[0][14]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                 11.883    

Slack (MET) :             11.887ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.917ns  (logic 16.833ns (60.296%)  route 11.084ns (39.704%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.868 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[0]
                         net (fo=1, routed)           0.825    26.693    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.327    27.020 r  U_disparity_generator/disparity_score[2][9]_i_1/O
                         net (fo=1, routed)           0.000    27.020    U_disparity_generator/disparity_score[2][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.104    38.833    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.908    U_disparity_generator/disparity_score_reg[2][9]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -27.020    
  -------------------------------------------------------------------
                         slack                                 11.887    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.869ns  (logic 16.921ns (60.715%)  route 10.948ns (39.285%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.980 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[1]
                         net (fo=1, routed)           0.689    26.669    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_6
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.303    26.972 r  U_disparity_generator/disparity_score[2][10]_i_1/O
                         net (fo=1, routed)           0.000    26.972    U_disparity_generator/disparity_score[2][10]_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.104    38.835    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029    38.864    U_disparity_generator/disparity_score_reg[2][10]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -26.972    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 16.919ns (60.641%)  route 10.981ns (39.359%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.982 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[0]
                         net (fo=1, routed)           0.722    26.704    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_7
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299    27.003 r  U_disparity_generator/disparity_score[2][13]_i_1/O
                         net (fo=1, routed)           0.000    27.003    U_disparity_generator/disparity_score[2][13]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.104    38.834    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.081    38.915    U_disparity_generator/disparity_score_reg[2][13]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.855ns  (logic 17.035ns (61.155%)  route 10.820ns (38.845%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.094 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[1]
                         net (fo=1, routed)           0.561    26.655    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_6
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.303    26.958 r  U_disparity_generator/disparity_score[2][14]_i_1/O
                         net (fo=1, routed)           0.000    26.958    U_disparity_generator/disparity_score[2][14]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.104    38.833    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    38.910    U_disparity_generator/disparity_score_reg[2][14]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -26.958    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.823ns  (logic 16.834ns (60.504%)  route 10.989ns (39.496%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.801 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/O[0]
                         net (fo=1, routed)           0.800    26.601    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.325    26.926 r  U_disparity_generator/disparity_score[0][9]_i_1/O
                         net (fo=1, routed)           0.000    26.926    U_disparity_generator/disparity_score[0][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.104    38.833    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.908    U_disparity_generator/disparity_score_reg[0][9]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -26.926    
  -------------------------------------------------------------------
                         slack                                 11.982    

Slack (MET) :             11.988ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.891ns  (logic 16.301ns (58.446%)  route 11.590ns (41.554%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.483    23.427    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.326    23.753 r  U_disparity_generator/disparity_score[8][15]_i_5/O
                         net (fo=1, routed)           0.000    23.753    U_disparity_generator/disparity_score[8][15]_i_5_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.303 r  U_disparity_generator/disparity_score_reg[8][15]_i_3/CO[3]
                         net (fo=24, routed)          0.849    25.152    U_disparity_generator/disparity_score_reg[8][15]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354    25.506 r  U_disparity_generator/disparity_score_reg[8][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.506    U_disparity_generator/disparity_score_reg[8][8]_i_2_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.725 r  U_disparity_generator/disparity_score_reg[8][12]_i_2/O[0]
                         net (fo=1, routed)           0.946    26.671    U_disparity_generator/disparity_score_reg[8][12]_i_2_n_7
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.323    26.994 r  U_disparity_generator/disparity_score[8][9]_i_1/O
                         net (fo=1, routed)           0.000    26.994    U_disparity_generator/disparity_score[8][9]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.075    38.982    U_disparity_generator/disparity_score_reg[8][9]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -26.994    
  -------------------------------------------------------------------
                         slack                                 11.988    

Slack (MET) :             12.006ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.827ns  (logic 16.922ns (60.810%)  route 10.905ns (39.190%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.915 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[0]
                         net (fo=1, routed)           0.717    26.631    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_7
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.299    26.930 r  U_disparity_generator/disparity_score[0][13]_i_1/O
                         net (fo=1, routed)           0.000    26.930    U_disparity_generator/disparity_score[0][13]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.104    38.908    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.029    38.937    U_disparity_generator/disparity_score_reg[0][13]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                 12.006    

Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 16.834ns (60.459%)  route 11.009ns (39.541%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.286    23.230    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.326    23.556 r  U_disparity_generator/disparity_score[4][15]_i_5/O
                         net (fo=1, routed)           0.000    23.556    U_disparity_generator/disparity_score[4][15]_i_5_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.136 f  U_disparity_generator/disparity_score_reg[4][15]_i_3/O[2]
                         net (fo=2, routed)           0.584    24.720    U_disparity_generator/disparity_score_reg[4][15]_i_3_n_5
    SLICE_X44Y17         LUT1 (Prop_lut1_I0_O)        0.302    25.022 r  U_disparity_generator/disparity_score[4][8]_i_3/O
                         net (fo=1, routed)           0.000    25.022    U_disparity_generator/disparity_score[4][8]_i_3_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.572 r  U_disparity_generator/disparity_score_reg[4][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.572    U_disparity_generator/disparity_score_reg[4][8]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.794 r  U_disparity_generator/disparity_score_reg[4][12]_i_2/O[0]
                         net (fo=1, routed)           0.828    26.621    U_disparity_generator/disparity_score_reg[4][12]_i_2_n_7
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.325    26.946 r  U_disparity_generator/disparity_score[4][9]_i_1/O
                         net (fo=1, routed)           0.000    26.946    U_disparity_generator/disparity_score[4][9]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.436    38.441    U_disparity_generator/vga_clk
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.104    38.901    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    38.976    U_disparity_generator/disparity_score_reg[4][9]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.762ns  (logic 16.903ns (60.885%)  route 10.859ns (39.115%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.959 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[3]
                         net (fo=1, routed)           0.600    26.559    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_4
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.306    26.865 r  U_disparity_generator/disparity_score[2][12]_i_1/O
                         net (fo=1, routed)           0.000    26.865    U_disparity_generator/disparity_score[2][12]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.104    38.834    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    38.911    U_disparity_generator/disparity_score_reg[2][12]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 12.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[34][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.294%)  route 0.124ns (46.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X31Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[34][6]/Q
                         net (fo=5, routed)           0.124    -0.359    U_disparity_generator/right_buffer_reg[34]_125[6]
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.085    -0.525    U_disparity_generator/right_buffer_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.302 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.131    -0.479    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[99][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X43Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[99][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[99][6]/Q
                         net (fo=5, routed)           0.124    -0.358    U_disparity_generator/right_buffer_reg[99]_60[6]
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.826    -0.864    U_disparity_generator/vga_clk
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.072    -0.537    U_disparity_generator/right_buffer_reg[98][6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[44][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[43][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X43Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[44][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[44][2]/Q
                         net (fo=5, routed)           0.142    -0.335    U_disparity_generator/right_buffer_reg[44]_115[2]
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.834    -0.856    U_disparity_generator/vga_clk
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X44Y3          FDCE (Hold_fdce_C_D)         0.066    -0.515    U_disparity_generator/right_buffer_reg[43][2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[38][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[37][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.556    -0.625    U_disparity_generator/vga_clk
    SLICE_X33Y31         FDCE                                         r  U_disparity_generator/right_buffer_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_disparity_generator/right_buffer_reg[38][6]/Q
                         net (fo=5, routed)           0.128    -0.356    U_disparity_generator/right_buffer_reg[38]_121[6]
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.070    -0.539    U_disparity_generator/right_buffer_reg[37][6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.682%)  route 0.137ns (49.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X29Y4          FDCE                                         r  U_disparity_generator/right_buffer_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[13][0]/Q
                         net (fo=5, routed)           0.137    -0.340    U_disparity_generator/right_buffer_reg[13]_146[0]
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.832    -0.858    U_disparity_generator/vga_clk
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.059    -0.524    U_disparity_generator/right_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.305 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120    -0.490    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[74][1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[73][1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.660%)  route 0.149ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.592    -0.589    U_disparity_generator/vga_clk
    SLICE_X61Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[74][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_disparity_generator/right_buffer_reg[74][1]/Q
                         net (fo=5, routed)           0.149    -0.300    U_disparity_generator/right_buffer_reg[74]_85[1]
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.864    -0.826    U_disparity_generator/vga_clk
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.066    -0.485    U_disparity_generator/right_buffer_reg[73][1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[84][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[83][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.952%)  route 0.153ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X39Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[84][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[84][2]/Q
                         net (fo=5, routed)           0.153    -0.324    U_disparity_generator/right_buffer_reg[84]_75[2]
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.833    -0.857    U_disparity_generator/vga_clk
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/C
                         clock pessimism              0.274    -0.582    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.072    -0.510    U_disparity_generator/right_buffer_reg[83][2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[43][5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[42][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.723%)  route 0.148ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.551    -0.630    U_disparity_generator/vga_clk
    SLICE_X31Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[43][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  U_disparity_generator/right_buffer_reg[43][5]/Q
                         net (fo=5, routed)           0.148    -0.341    U_disparity_generator/right_buffer_reg[43]_116[5]
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.818    -0.872    U_disparity_generator/vga_clk
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.070    -0.527    U_disparity_generator/right_buffer_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_CL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_CL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y21     U_disparity_generator/right_buffer_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y21     U_disparity_generator/right_buffer_reg[5][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[7][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[8][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     U_disparity_generator/right_buffer_reg[9][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19     U_disparity_generator/depth_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19     U_disparity_generator/depth_out_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     U_disparity_generator/right_buffer_reg[119][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     U_disparity_generator/right_buffer_reg[120][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19     U_disparity_generator/right_buffer_reg[123][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y4      U_disparity_generator/right_buffer_reg[45][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y3      U_disparity_generator/right_buffer_reg[45][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y6      U_disparity_generator/right_buffer_reg[45][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y29     U_disparity_generator/right_buffer_reg[45][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26     U_disparity_generator/right_buffer_reg[45][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26     U_disparity_generator/right_buffer_reg[45][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y32     U_disparity_generator/right_buffer_reg[45][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y1      U_disparity_generator/right_buffer_reg[46][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y1      U_disparity_generator/right_buffer_reg[46][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y4      U_disparity_generator/right_buffer_reg[46][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0_1
  To Clock:  sccb_L_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X49Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.375 r  U_SCCB_Config_Left/SCCB1/FSM_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    U_SCCB_Config_Left/SCCB1/FSM_state_0[2]
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.832    -0.857    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.499    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092    -0.407    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.387    U_SCCB_Config_Left/SCCB1/latched_address[5]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121    -0.379    U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.370    U_SCCB_Config_Left/SCCB1/latched_data[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    -0.377    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.363    U_SCCB_Config_Left/SCCB1/Q[0]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.071    -0.427    U_SCCB_Config_Left/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.433    U_SCCB_Config_Left/SCCB1/Q[7]
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)        -0.001    -0.502    U_SCCB_Config_Left/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.371    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.451    U_SCCB_Config_Left/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.370    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.451    U_SCCB_Config_Left/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.120    -0.373    U_SCCB_Config_Left/SCCB1/Q[5]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.022    -0.475    U_SCCB_Config_Left/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y93         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/Q
                         net (fo=1, routed)           0.155    -0.323    U_SCCB_Config_Left/SCCB1/Q[3]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070    -0.427    U_SCCB_Config_Left/SCCB1/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.979%)  route 0.165ns (47.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/Q
                         net (fo=13, routed)          0.165    -0.314    U_SCCB_Config_Left/config_1/FSM_state[1]
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1/O
                         net (fo=1, routed)           0.000    -0.269    U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.378    U_SCCB_Config_Left/config_1/SCCB_interface_start_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0_1
  To Clock:  sccb_R_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.393    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  U_SCCB_Config_Right/SCCB1/FSM_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    U_SCCB_Config_Right/SCCB1/FSM_state[1]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.106    -0.502    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.120    -0.382    U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.357    U_SCCB_Config_Right/SCCB1/latched_data[1]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.380    U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.341    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  U_SCCB_Config_Right/SCCB1/FSM_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_SCCB_Config_Right/SCCB1/FSM_state[2]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.106    -0.502    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.381    U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.340    U_SCCB_Config_Right/SCCB1/latched_address[6]
    SLICE_X42Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.295    U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.380    U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.518%)  route 0.293ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y91         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.293    -0.185    U_SCCB_Config_Left/rom1/ADDRBWRADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.106    -0.454    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.271    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.080%)  route 0.345ns (59.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X36Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/Q
                         net (fo=5, routed)           0.195    -0.285    U_SCCB_Config_Right/SCCB1/byte_index_reg_n_0_[1]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2/O
                         net (fo=1, routed)           0.151    -0.089    U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.044 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    U_SCCB_Config_Right/SCCB1/FSM_state[0]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.106    -0.251    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.130    U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/Q
                         net (fo=3, routed)           0.296    -0.181    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.106    -0.454    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.271    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.598%)  route 0.175ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.304    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.106    -0.478    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.070    -0.408    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.309    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.070    -0.427    U_SCCB_Config_Right/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/config_1/timer_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.413    U_SCCB_Config_Right/config_1/timer[5]
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.289 r  U_SCCB_Config_Right/config_1/timer1_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.289    U_SCCB_Config_Right/config_1/data0[6]
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.106    -0.515    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.105    -0.410    U_SCCB_Config_Right/config_1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 17.038ns (60.953%)  route 10.915ns (39.047%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.027 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[1]
                         net (fo=1, routed)           0.726    26.753    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_6
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.056 r  U_disparity_generator/disparity_score[0][14]_i_1/O
                         net (fo=1, routed)           0.000    27.056    U_disparity_generator/disparity_score[0][14]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.031    38.936    U_disparity_generator/disparity_score_reg[0][14]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.917ns  (logic 16.833ns (60.296%)  route 11.084ns (39.704%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.868 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[0]
                         net (fo=1, routed)           0.825    26.693    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.327    27.020 r  U_disparity_generator/disparity_score[2][9]_i_1/O
                         net (fo=1, routed)           0.000    27.020    U_disparity_generator/disparity_score[2][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[2][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -27.020    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.889ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.869ns  (logic 16.921ns (60.715%)  route 10.948ns (39.285%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.980 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[1]
                         net (fo=1, routed)           0.689    26.669    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_6
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.303    26.972 r  U_disparity_generator/disparity_score[2][10]_i_1/O
                         net (fo=1, routed)           0.000    26.972    U_disparity_generator/disparity_score[2][10]_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.106    38.832    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029    38.861    U_disparity_generator/disparity_score_reg[2][10]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -26.972    
  -------------------------------------------------------------------
                         slack                                 11.889    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 16.919ns (60.641%)  route 10.981ns (39.359%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.982 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[0]
                         net (fo=1, routed)           0.722    26.704    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_7
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299    27.003 r  U_disparity_generator/disparity_score[2][13]_i_1/O
                         net (fo=1, routed)           0.000    27.003    U_disparity_generator/disparity_score[2][13]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.081    38.912    U_disparity_generator/disparity_score_reg[2][13]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.949ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.855ns  (logic 17.035ns (61.155%)  route 10.820ns (38.845%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.094 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[1]
                         net (fo=1, routed)           0.561    26.655    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_6
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.303    26.958 r  U_disparity_generator/disparity_score[2][14]_i_1/O
                         net (fo=1, routed)           0.000    26.958    U_disparity_generator/disparity_score[2][14]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    38.907    U_disparity_generator/disparity_score_reg[2][14]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -26.958    
  -------------------------------------------------------------------
                         slack                                 11.949    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.823ns  (logic 16.834ns (60.504%)  route 10.989ns (39.496%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.801 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/O[0]
                         net (fo=1, routed)           0.800    26.601    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.325    26.926 r  U_disparity_generator/disparity_score[0][9]_i_1/O
                         net (fo=1, routed)           0.000    26.926    U_disparity_generator/disparity_score[0][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[0][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -26.926    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.891ns  (logic 16.301ns (58.446%)  route 11.590ns (41.554%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.483    23.427    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.326    23.753 r  U_disparity_generator/disparity_score[8][15]_i_5/O
                         net (fo=1, routed)           0.000    23.753    U_disparity_generator/disparity_score[8][15]_i_5_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.303 r  U_disparity_generator/disparity_score_reg[8][15]_i_3/CO[3]
                         net (fo=24, routed)          0.849    25.152    U_disparity_generator/disparity_score_reg[8][15]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354    25.506 r  U_disparity_generator/disparity_score_reg[8][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.506    U_disparity_generator/disparity_score_reg[8][8]_i_2_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.725 r  U_disparity_generator/disparity_score_reg[8][12]_i_2/O[0]
                         net (fo=1, routed)           0.946    26.671    U_disparity_generator/disparity_score_reg[8][12]_i_2_n_7
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.323    26.994 r  U_disparity_generator/disparity_score[8][9]_i_1/O
                         net (fo=1, routed)           0.000    26.994    U_disparity_generator/disparity_score[8][9]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.075    38.979    U_disparity_generator/disparity_score_reg[8][9]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -26.994    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.827ns  (logic 16.922ns (60.810%)  route 10.905ns (39.190%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.915 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[0]
                         net (fo=1, routed)           0.717    26.631    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_7
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.299    26.930 r  U_disparity_generator/disparity_score[0][13]_i_1/O
                         net (fo=1, routed)           0.000    26.930    U_disparity_generator/disparity_score[0][13]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.029    38.934    U_disparity_generator/disparity_score_reg[0][13]
  -------------------------------------------------------------------
                         required time                         38.934    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 16.834ns (60.459%)  route 11.009ns (39.541%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.286    23.230    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.326    23.556 r  U_disparity_generator/disparity_score[4][15]_i_5/O
                         net (fo=1, routed)           0.000    23.556    U_disparity_generator/disparity_score[4][15]_i_5_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.136 f  U_disparity_generator/disparity_score_reg[4][15]_i_3/O[2]
                         net (fo=2, routed)           0.584    24.720    U_disparity_generator/disparity_score_reg[4][15]_i_3_n_5
    SLICE_X44Y17         LUT1 (Prop_lut1_I0_O)        0.302    25.022 r  U_disparity_generator/disparity_score[4][8]_i_3/O
                         net (fo=1, routed)           0.000    25.022    U_disparity_generator/disparity_score[4][8]_i_3_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.572 r  U_disparity_generator/disparity_score_reg[4][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.572    U_disparity_generator/disparity_score_reg[4][8]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.794 r  U_disparity_generator/disparity_score_reg[4][12]_i_2/O[0]
                         net (fo=1, routed)           0.828    26.621    U_disparity_generator/disparity_score_reg[4][12]_i_2_n_7
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.325    26.946 r  U_disparity_generator/disparity_score[4][9]_i_1/O
                         net (fo=1, routed)           0.000    26.946    U_disparity_generator/disparity_score[4][9]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.436    38.441    U_disparity_generator/vga_clk
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.106    38.898    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    38.973    U_disparity_generator/disparity_score_reg[4][9]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.762ns  (logic 16.903ns (60.885%)  route 10.859ns (39.115%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.959 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[3]
                         net (fo=1, routed)           0.600    26.559    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_4
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.306    26.865 r  U_disparity_generator/disparity_score[2][12]_i_1/O
                         net (fo=1, routed)           0.000    26.865    U_disparity_generator/disparity_score[2][12]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    38.908    U_disparity_generator/disparity_score_reg[2][12]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 12.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[34][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.294%)  route 0.124ns (46.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X31Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[34][6]/Q
                         net (fo=5, routed)           0.124    -0.359    U_disparity_generator/right_buffer_reg[34]_125[6]
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.085    -0.419    U_disparity_generator/right_buffer_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.302 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.131    -0.373    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[99][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X43Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[99][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[99][6]/Q
                         net (fo=5, routed)           0.124    -0.358    U_disparity_generator/right_buffer_reg[99]_60[6]
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.826    -0.864    U_disparity_generator/vga_clk
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.106    -0.503    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.072    -0.431    U_disparity_generator/right_buffer_reg[98][6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[44][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[43][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X43Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[44][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[44][2]/Q
                         net (fo=5, routed)           0.142    -0.335    U_disparity_generator/right_buffer_reg[44]_115[2]
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.834    -0.856    U_disparity_generator/vga_clk
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.106    -0.475    
    SLICE_X44Y3          FDCE (Hold_fdce_C_D)         0.066    -0.409    U_disparity_generator/right_buffer_reg[43][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[38][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[37][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.556    -0.625    U_disparity_generator/vga_clk
    SLICE_X33Y31         FDCE                                         r  U_disparity_generator/right_buffer_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_disparity_generator/right_buffer_reg[38][6]/Q
                         net (fo=5, routed)           0.128    -0.356    U_disparity_generator/right_buffer_reg[38]_121[6]
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.106    -0.503    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.070    -0.433    U_disparity_generator/right_buffer_reg[37][6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.682%)  route 0.137ns (49.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X29Y4          FDCE                                         r  U_disparity_generator/right_buffer_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[13][0]/Q
                         net (fo=5, routed)           0.137    -0.340    U_disparity_generator/right_buffer_reg[13]_146[0]
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.832    -0.858    U_disparity_generator/vga_clk
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.106    -0.477    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.059    -0.418    U_disparity_generator/right_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.305 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120    -0.384    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[74][1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[73][1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.660%)  route 0.149ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.592    -0.589    U_disparity_generator/vga_clk
    SLICE_X61Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[74][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_disparity_generator/right_buffer_reg[74][1]/Q
                         net (fo=5, routed)           0.149    -0.300    U_disparity_generator/right_buffer_reg[74]_85[1]
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.864    -0.826    U_disparity_generator/vga_clk
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.106    -0.445    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.066    -0.379    U_disparity_generator/right_buffer_reg[73][1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[84][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[83][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.952%)  route 0.153ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X39Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[84][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[84][2]/Q
                         net (fo=5, routed)           0.153    -0.324    U_disparity_generator/right_buffer_reg[84]_75[2]
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.833    -0.857    U_disparity_generator/vga_clk
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/C
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.106    -0.476    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.072    -0.404    U_disparity_generator/right_buffer_reg[83][2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[43][5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[42][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.723%)  route 0.148ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.551    -0.630    U_disparity_generator/vga_clk
    SLICE_X31Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[43][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  U_disparity_generator/right_buffer_reg[43][5]/Q
                         net (fo=5, routed)           0.148    -0.341    U_disparity_generator/right_buffer_reg[43]_116[5]
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.818    -0.872    U_disparity_generator/vga_clk
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.106    -0.491    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.070    -0.421    U_disparity_generator/right_buffer_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0
  To Clock:  sccb_L_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.310ns (43.985%)  route 4.215ns (56.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.315     6.614    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y95         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 3.310ns (44.809%)  route 4.077ns (55.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.177     6.475    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.437    38.441    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y94         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.106    38.897    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    38.468    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[1]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[2]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0_1 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.310ns (44.887%)  route 4.064ns (55.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.600    -0.911    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.543 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[3]
                         net (fo=5, routed)           1.419     2.961    U_SCCB_Config_Left/rom1/DOADO[3]
    SLICE_X46Y90         LUT4 (Prop_lut4_I2_O)        0.152     3.113 r  U_SCCB_Config_Left/rom1/timer[31]_i_6/O
                         net (fo=5, routed)           0.602     3.716    U_SCCB_Config_Left/rom1/dout_reg_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I3_O)        0.377     4.093 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.879     4.971    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.327     5.298 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.164     6.463    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         1.434    38.438    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X41Y88         FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[3]/C
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.106    38.894    
    SLICE_X41Y88         FDRE (Setup_fdre_C_R)       -0.429    38.465    U_SCCB_Config_Left/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 32.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X49Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.420    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.375 r  U_SCCB_Config_Left/SCCB1/FSM_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    U_SCCB_Config_Left/SCCB1/FSM_state_0[2]
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.832    -0.857    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X48Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.499    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092    -0.407    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.387    U_SCCB_Config_Left/SCCB1/latched_address[5]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.342 r  U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    U_SCCB_Config_Left/SCCB1/tx_byte[5]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121    -0.379    U_SCCB_Config_Left/SCCB1/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.370    U_SCCB_Config_Left/SCCB1/latched_data[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    -0.377    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.363    U_SCCB_Config_Left/SCCB1/Q[0]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.071    -0.427    U_SCCB_Config_Left/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.433    U_SCCB_Config_Left/SCCB1/Q[7]
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X46Y91         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[7]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)        -0.001    -0.502    U_SCCB_Config_Left/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.371    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.451    U_SCCB_Config_Left/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.370    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y92         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.047    -0.451    U_SCCB_Config_Left/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X47Y91         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.120    -0.373    U_SCCB_Config_Left/SCCB1/Q[5]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.022    -0.475    U_SCCB_Config_Left/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.562    -0.619    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y93         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[3]/Q
                         net (fo=1, routed)           0.155    -0.323    U_SCCB_Config_Left/SCCB1/Q[3]
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X47Y93         FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070    -0.427    U_SCCB_Config_Left/SCCB1/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0_1 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.979%)  route 0.165ns (47.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X45Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  U_SCCB_Config_Left/config_1/FSM_state_reg[1]/Q
                         net (fo=13, routed)          0.165    -0.314    U_SCCB_Config_Left/config_1/FSM_state[1]
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1/O
                         net (fo=1, routed)           0.000    -0.269    U_SCCB_Config_Left/config_1/SCCB_interface_start_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout4_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X46Y90         FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_start_reg/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.378    U_SCCB_Config_Left/config_1/SCCB_interface_start_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0
  To Clock:  sccb_R_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.286ns (42.917%)  route 4.371ns (57.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.310     6.744    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y96         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.286ns (43.707%)  route 4.232ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.172     6.606    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.435    38.439    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y95         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.562    39.001    
                         clock uncertainty           -0.106    38.895    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    38.466    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[1]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[2]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0_1 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 3.286ns (43.782%)  route 4.219ns (56.218%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.599    -0.912    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.542 f  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[0]
                         net (fo=5, routed)           1.424     2.965    U_SCCB_Config_Left/rom1/DOBDO[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I0_O)        0.152     3.117 r  U_SCCB_Config_Left/rom1/timer[31]_i_6__0/O
                         net (fo=5, routed)           1.032     4.150    U_SCCB_Config_Left/rom1/dout_reg_7
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.354     4.504 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.604     5.108    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.434 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.159     6.593    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         1.433    38.437    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y89         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[3]/C
                         clock pessimism              0.562    38.999    
                         clock uncertainty           -0.106    38.893    
    SLICE_X37Y89         FDRE (Setup_fdre_C_R)       -0.429    38.464    U_SCCB_Config_Right/config_1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.393    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[1]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  U_SCCB_Config_Right/SCCB1/FSM_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.348    U_SCCB_Config_Right/SCCB1/FSM_state[1]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.106    -0.502    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.120    -0.382    U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[1]/Q
                         net (fo=1, routed)           0.122    -0.357    U_SCCB_Config_Right/SCCB1/latched_data[1]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    U_SCCB_Config_Right/SCCB1/tx_byte[1]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.380    U_SCCB_Config_Right/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X35Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.341    U_SCCB_Config_Right/SCCB1/FSM_return_state_reg_n_0_[2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  U_SCCB_Config_Right/SCCB1/FSM_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_SCCB_Config_Right/SCCB1/FSM_state[2]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.106    -0.502    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.381    U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.340    U_SCCB_Config_Right/SCCB1/latched_address[6]
    SLICE_X42Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.295    U_SCCB_Config_Right/SCCB1/tx_byte[6]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X42Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.380    U_SCCB_Config_Right/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.518%)  route 0.293ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y91         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.293    -0.185    U_SCCB_Config_Left/rom1/ADDRBWRADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.106    -0.454    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.271    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.080%)  route 0.345ns (59.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X36Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/SCCB1/byte_index_reg[1]/Q
                         net (fo=5, routed)           0.195    -0.285    U_SCCB_Config_Right/SCCB1/byte_index_reg_n_0_[1]
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2/O
                         net (fo=1, routed)           0.151    -0.089    U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_2__2_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.044 r  U_SCCB_Config_Right/SCCB1/FSM_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    U_SCCB_Config_Right/SCCB1/FSM_state[0]
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X34Y96         FDRE                                         r  U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
                         clock pessimism              0.503    -0.357    
                         clock uncertainty            0.106    -0.251    
    SLICE_X34Y96         FDRE (Hold_fdre_C_D)         0.121    -0.130    U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.563    -0.618    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X48Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  U_SCCB_Config_Right/config_1/rom_addr_reg_rep[5]/Q
                         net (fo=3, routed)           0.296    -0.181    U_SCCB_Config_Left/rom1/ADDRBWRADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.875    -0.814    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X1Y36         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
                         clock uncertainty            0.106    -0.454    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.271    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.598%)  route 0.175ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.304    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.859    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X43Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.106    -0.478    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.070    -0.408    U_SCCB_Config_Right/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.561    -0.620    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X45Y92         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.309    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.831    -0.858    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X45Y95         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.070    -0.427    U_SCCB_Config_Right/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0_1 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.560    -0.621    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  U_SCCB_Config_Right/config_1/timer_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.413    U_SCCB_Config_Right/config_1/timer[5]
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.289 r  U_SCCB_Config_Right/config_1/timer1_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.289    U_SCCB_Config_Right/config_1/data0[6]
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout5_buf/O
                         net (fo=133, routed)         0.828    -0.861    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X37Y90         FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[6]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.106    -0.515    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.105    -0.410    U_SCCB_Config_Right/config_1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.953ns  (logic 17.038ns (60.953%)  route 10.915ns (39.047%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.027 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[1]
                         net (fo=1, routed)           0.726    26.753    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_6
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.056 r  U_disparity_generator/disparity_score[0][14]_i_1/O
                         net (fo=1, routed)           0.000    27.056    U_disparity_generator/disparity_score[0][14]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][14]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.031    38.936    U_disparity_generator/disparity_score_reg[0][14]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.917ns  (logic 16.833ns (60.296%)  route 11.084ns (39.704%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.868 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[0]
                         net (fo=1, routed)           0.825    26.693    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.327    27.020 r  U_disparity_generator/disparity_score[2][9]_i_1/O
                         net (fo=1, routed)           0.000    27.020    U_disparity_generator/disparity_score[2][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[2][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -27.020    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.889ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.869ns  (logic 16.921ns (60.715%)  route 10.948ns (39.285%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.980 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[1]
                         net (fo=1, routed)           0.689    26.669    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_6
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.303    26.972 r  U_disparity_generator/disparity_score[2][10]_i_1/O
                         net (fo=1, routed)           0.000    26.972    U_disparity_generator/disparity_score[2][10]_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X35Y10         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][10]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.106    38.832    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029    38.861    U_disparity_generator/disparity_score_reg[2][10]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -26.972    
  -------------------------------------------------------------------
                         slack                                 11.889    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 16.919ns (60.641%)  route 10.981ns (39.359%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.982 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[0]
                         net (fo=1, routed)           0.722    26.704    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_7
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.299    27.003 r  U_disparity_generator/disparity_score[2][13]_i_1/O
                         net (fo=1, routed)           0.000    27.003    U_disparity_generator/disparity_score[2][13]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][13]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.081    38.912    U_disparity_generator/disparity_score_reg[2][13]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.949ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.855ns  (logic 17.035ns (61.155%)  route 10.820ns (38.845%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.760 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.760    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.094 r  U_disparity_generator/disparity_score_reg[2][15]_i_2/O[1]
                         net (fo=1, routed)           0.561    26.655    U_disparity_generator/disparity_score_reg[2][15]_i_2_n_6
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.303    26.958 r  U_disparity_generator/disparity_score[2][14]_i_1/O
                         net (fo=1, routed)           0.000    26.958    U_disparity_generator/disparity_score[2][14]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X34Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][14]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    38.907    U_disparity_generator/disparity_score_reg[2][14]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -26.958    
  -------------------------------------------------------------------
                         slack                                 11.949    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.823ns  (logic 16.834ns (60.504%)  route 10.989ns (39.496%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.801 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/O[0]
                         net (fo=1, routed)           0.800    26.601    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_7
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.325    26.926 r  U_disparity_generator/disparity_score[0][9]_i_1/O
                         net (fo=1, routed)           0.000    26.926    U_disparity_generator/disparity_score[0][9]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.440    38.445    U_disparity_generator/vga_clk
    SLICE_X33Y14         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][9]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.106    38.830    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.075    38.905    U_disparity_generator/disparity_score_reg[0][9]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -26.926    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.891ns  (logic 16.301ns (58.446%)  route 11.590ns (41.554%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.483    23.427    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.326    23.753 r  U_disparity_generator/disparity_score[8][15]_i_5/O
                         net (fo=1, routed)           0.000    23.753    U_disparity_generator/disparity_score[8][15]_i_5_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.303 r  U_disparity_generator/disparity_score_reg[8][15]_i_3/CO[3]
                         net (fo=24, routed)          0.849    25.152    U_disparity_generator/disparity_score_reg[8][15]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354    25.506 r  U_disparity_generator/disparity_score_reg[8][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.506    U_disparity_generator/disparity_score_reg[8][8]_i_2_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.725 r  U_disparity_generator/disparity_score_reg[8][12]_i_2/O[0]
                         net (fo=1, routed)           0.946    26.671    U_disparity_generator/disparity_score_reg[8][12]_i_2_n_7
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.323    26.994 r  U_disparity_generator/disparity_score[8][9]_i_1/O
                         net (fo=1, routed)           0.000    26.994    U_disparity_generator/disparity_score[8][9]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.442    38.447    U_disparity_generator/vga_clk
    SLICE_X41Y13         FDRE                                         r  U_disparity_generator/disparity_score_reg[8][9]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.075    38.979    U_disparity_generator/disparity_score_reg[8][9]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -26.994    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.827ns  (logic 16.922ns (60.810%)  route 10.905ns (39.190%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.445    23.389    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.715 r  U_disparity_generator/disparity_score[0][15]_i_5/O
                         net (fo=1, routed)           0.000    23.715    U_disparity_generator/disparity_score[0][15]_i_5_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.295 f  U_disparity_generator/disparity_score_reg[0][15]_i_3/O[2]
                         net (fo=2, routed)           0.431    24.727    U_disparity_generator/disparity_score_reg[0][15]_i_3_n_5
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.302    25.029 r  U_disparity_generator/disparity_score[0][8]_i_3/O
                         net (fo=1, routed)           0.000    25.029    U_disparity_generator/disparity_score[0][8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.579 r  U_disparity_generator/disparity_score_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.579    U_disparity_generator/disparity_score_reg[0][8]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.693 r  U_disparity_generator/disparity_score_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.693    U_disparity_generator/disparity_score_reg[0][12]_i_2_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.915 r  U_disparity_generator/disparity_score_reg[0][15]_i_2/O[0]
                         net (fo=1, routed)           0.717    26.631    U_disparity_generator/disparity_score_reg[0][15]_i_2_n_7
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.299    26.930 r  U_disparity_generator/disparity_score[0][13]_i_1/O
                         net (fo=1, routed)           0.000    26.930    U_disparity_generator/disparity_score[0][13]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.443    38.448    U_disparity_generator/vga_clk
    SLICE_X40Y12         FDRE                                         r  U_disparity_generator/disparity_score_reg[0][13]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.106    38.905    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.029    38.934    U_disparity_generator/disparity_score_reg[0][13]
  -------------------------------------------------------------------
                         required time                         38.934    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.843ns  (logic 16.834ns (60.459%)  route 11.009ns (39.541%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.286    23.230    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.326    23.556 r  U_disparity_generator/disparity_score[4][15]_i_5/O
                         net (fo=1, routed)           0.000    23.556    U_disparity_generator/disparity_score[4][15]_i_5_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.136 f  U_disparity_generator/disparity_score_reg[4][15]_i_3/O[2]
                         net (fo=2, routed)           0.584    24.720    U_disparity_generator/disparity_score_reg[4][15]_i_3_n_5
    SLICE_X44Y17         LUT1 (Prop_lut1_I0_O)        0.302    25.022 r  U_disparity_generator/disparity_score[4][8]_i_3/O
                         net (fo=1, routed)           0.000    25.022    U_disparity_generator/disparity_score[4][8]_i_3_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.572 r  U_disparity_generator/disparity_score_reg[4][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.572    U_disparity_generator/disparity_score_reg[4][8]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.794 r  U_disparity_generator/disparity_score_reg[4][12]_i_2/O[0]
                         net (fo=1, routed)           0.828    26.621    U_disparity_generator/disparity_score_reg[4][12]_i_2_n_7
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.325    26.946 r  U_disparity_generator/disparity_score[4][9]_i_1/O
                         net (fo=1, routed)           0.000    26.946    U_disparity_generator/disparity_score[4][9]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.436    38.441    U_disparity_generator/vga_clk
    SLICE_X43Y19         FDRE                                         r  U_disparity_generator/disparity_score_reg[4][9]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.106    38.898    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    38.973    U_disparity_generator/disparity_score_reg[4][9]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/disparity_score_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.762ns  (logic 16.903ns (60.885%)  route 10.859ns (39.115%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.615    -0.897    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.557 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=1, routed)           2.564     4.120    buffer1[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.156 r  left_in2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.158    left_in2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.871 r  left_in1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.873    left_in1_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.391 r  left_in1__0/P[10]
                         net (fo=6, routed)           0.969    12.361    U_disparity_generator/P[10]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    12.485 r  U_disparity_generator/disparity_score[9][3]_i_77/O
                         net (fo=1, routed)           0.000    12.485    U_disparity_generator/disparity_score[9][3]_i_77_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.035 r  U_disparity_generator/disparity_score_reg[9][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.035    U_disparity_generator/disparity_score_reg[9][3]_i_27_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.149 r  U_disparity_generator/disparity_score_reg[9][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.149    U_disparity_generator/disparity_score_reg[9][3]_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.462 r  U_disparity_generator/disparity_score_reg[9][15]_i_12/O[3]
                         net (fo=17, routed)          0.804    14.266    U_disparity_generator_n_14
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.306    14.572 r  disparity_score[9][3]_i_293/O
                         net (fo=1, routed)           0.520    15.092    disparity_score[9][3]_i_293_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.488 r  disparity_score_reg[9][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000    15.488    disparity_score_reg[9][3]_i_277_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.811 r  disparity_score_reg[9][3]_i_150/O[1]
                         net (fo=4, routed)           0.881    16.692    disparity_score_reg[9][3]_i_150_n_6
    SLICE_X15Y21         LUT3 (Prop_lut3_I2_O)        0.334    17.026 r  disparity_score[9][3]_i_59/O
                         net (fo=1, routed)           0.607    17.634    disparity_score[9][3]_i_59_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.844    18.478 r  disparity_score_reg[9][3]_i_22/O[3]
                         net (fo=3, routed)           0.655    19.132    U_disparity_generator/disparity_score_reg[9][3]_i_12_0[3]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.307    19.439 r  U_disparity_generator/disparity_score[9][3]_i_70/O
                         net (fo=1, routed)           0.000    19.439    U_disparity_generator/disparity_score[9][3]_i_70_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.840 r  U_disparity_generator/disparity_score_reg[9][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.840    U_disparity_generator/disparity_score_reg[9][3]_i_24_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.111 r  U_disparity_generator/disparity_score_reg[9][3]_i_12/CO[0]
                         net (fo=4, routed)           0.451    20.562    U_disparity_generator/disparity_score_reg[9][3]_i_12_n_3
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.373    20.935 r  U_disparity_generator/disparity_score[9][15]_i_13/O
                         net (fo=4, routed)           0.857    21.792    U_disparity_generator/disparity_score[9][15]_i_13_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.152    21.944 r  U_disparity_generator/disparity_score[9][15]_i_6/O
                         net (fo=20, routed)          1.366    23.310    U_disparity_generator/disparity_score[9][15]_i_6_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.326    23.636 r  U_disparity_generator/disparity_score[2][15]_i_5/O
                         net (fo=1, routed)           0.000    23.636    U_disparity_generator/disparity_score[2][15]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.214 f  U_disparity_generator/disparity_score_reg[2][15]_i_3/O[2]
                         net (fo=2, routed)           0.582    24.795    U_disparity_generator/disparity_score_reg[2][15]_i_3_n_5
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.301    25.096 r  U_disparity_generator/disparity_score[2][8]_i_3/O
                         net (fo=1, routed)           0.000    25.096    U_disparity_generator/disparity_score[2][8]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.646 r  U_disparity_generator/disparity_score_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.646    U_disparity_generator/disparity_score_reg[2][8]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.959 r  U_disparity_generator/disparity_score_reg[2][12]_i_2/O[3]
                         net (fo=1, routed)           0.600    26.559    U_disparity_generator/disparity_score_reg[2][12]_i_2_n_4
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.306    26.865 r  U_disparity_generator/disparity_score[2][12]_i_1/O
                         net (fo=1, routed)           0.000    26.865    U_disparity_generator/disparity_score[2][12]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        1.441    38.446    U_disparity_generator/vga_clk
    SLICE_X34Y11         FDRE                                         r  U_disparity_generator/disparity_score_reg[2][12]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.106    38.831    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    38.908    U_disparity_generator/disparity_score_reg[2][12]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -26.865    
  -------------------------------------------------------------------
                         slack                                 12.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[34][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.294%)  route 0.124ns (46.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X31Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[34][6]/Q
                         net (fo=5, routed)           0.124    -0.359    U_disparity_generator/right_buffer_reg[34]_125[6]
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X30Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[33][6]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.085    -0.419    U_disparity_generator/right_buffer_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.048    -0.302 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    U_vga_controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.131    -0.373    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[99][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_disparity_generator/vga_clk
    SLICE_X43Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[99][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_disparity_generator/right_buffer_reg[99][6]/Q
                         net (fo=5, routed)           0.124    -0.358    U_disparity_generator/right_buffer_reg[99]_60[6]
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.826    -0.864    U_disparity_generator/vga_clk
    SLICE_X41Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[98][6]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.106    -0.503    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.072    -0.431    U_disparity_generator/right_buffer_reg[98][6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[44][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[43][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X43Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[44][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[44][2]/Q
                         net (fo=5, routed)           0.142    -0.335    U_disparity_generator/right_buffer_reg[44]_115[2]
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.834    -0.856    U_disparity_generator/vga_clk
    SLICE_X44Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[43][2]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.106    -0.475    
    SLICE_X44Y3          FDCE (Hold_fdce_C_D)         0.066    -0.409    U_disparity_generator/right_buffer_reg[43][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[38][6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[37][6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.556    -0.625    U_disparity_generator/vga_clk
    SLICE_X33Y31         FDCE                                         r  U_disparity_generator/right_buffer_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_disparity_generator/right_buffer_reg[38][6]/Q
                         net (fo=5, routed)           0.128    -0.356    U_disparity_generator/right_buffer_reg[38]_121[6]
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.825    -0.865    U_disparity_generator/vga_clk
    SLICE_X33Y33         FDCE                                         r  U_disparity_generator/right_buffer_reg[37][6]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.106    -0.503    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.070    -0.433    U_disparity_generator/right_buffer_reg[37][6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.682%)  route 0.137ns (49.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X29Y4          FDCE                                         r  U_disparity_generator/right_buffer_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[13][0]/Q
                         net (fo=5, routed)           0.137    -0.340    U_disparity_generator/right_buffer_reg[13]_146[0]
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.832    -0.858    U_disparity_generator/vga_clk
    SLICE_X30Y3          FDCE                                         r  U_disparity_generator/right_buffer_reg[12][0]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.106    -0.477    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.059    -0.418    U_disparity_generator/right_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.558    -0.623    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X57Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.350    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.305 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U_vga_controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.824    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X56Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X56Y27         FDCE (Hold_fdce_C_D)         0.120    -0.384    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[74][1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[73][1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.660%)  route 0.149ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.592    -0.589    U_disparity_generator/vga_clk
    SLICE_X61Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[74][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  U_disparity_generator/right_buffer_reg[74][1]/Q
                         net (fo=5, routed)           0.149    -0.300    U_disparity_generator/right_buffer_reg[74]_85[1]
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.864    -0.826    U_disparity_generator/vga_clk
    SLICE_X62Y10         FDCE                                         r  U_disparity_generator/right_buffer_reg[73][1]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.106    -0.445    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.066    -0.379    U_disparity_generator/right_buffer_reg[73][1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[84][2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[83][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.952%)  route 0.153ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.563    -0.618    U_disparity_generator/vga_clk
    SLICE_X39Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[84][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_disparity_generator/right_buffer_reg[84][2]/Q
                         net (fo=5, routed)           0.153    -0.324    U_disparity_generator/right_buffer_reg[84]_75[2]
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.833    -0.857    U_disparity_generator/vga_clk
    SLICE_X41Y6          FDCE                                         r  U_disparity_generator/right_buffer_reg[83][2]/C
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.106    -0.476    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.072    -0.404    U_disparity_generator/right_buffer_reg[83][2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_disparity_generator/right_buffer_reg[43][5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/right_buffer_reg[42][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.723%)  route 0.148ns (51.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.551    -0.630    U_disparity_generator/vga_clk
    SLICE_X31Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[43][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  U_disparity_generator/right_buffer_reg[43][5]/Q
                         net (fo=5, routed)           0.148    -0.341    U_disparity_generator/right_buffer_reg[43]_116[5]
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_CL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_CL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_CL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_CL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_CL/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_CL/inst/clkout1_buf/O
                         net (fo=1397, routed)        0.818    -0.872    U_disparity_generator/vga_clk
    SLICE_X29Y26         FDCE                                         r  U_disparity_generator/right_buffer_reg[42][5]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.106    -0.491    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.070    -0.421    U_disparity_generator/right_buffer_reg[42][5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.080    





