Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 22:30:49 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/instructionreg/instructionreg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/output_control/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/output_control/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MCPU/output_control/ALUop_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: MCPU/output_control/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.216        0.000                      0                 4626        0.129        0.000                      0                 4626        3.000        0.000                       0                  1554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.216        0.000                      0                 4626        0.129        0.000                      0                 4626        8.750        0.000                       0                  1550  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.216ns  (required time - arrival time)
  Source:                 MCPU/aluout/ALUoutdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/mdr/MDRdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 1.501ns (20.315%)  route 5.888ns (79.685%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.640    -0.900    MCPU/aluout/clk_out1
    SLICE_X28Y59         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  MCPU/aluout/ALUoutdata_reg[2]/Q
                         net (fo=3, routed)           1.027     0.584    MCPU/aluout/Q[2]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.152     0.736 r  MCPU/aluout/Mem_i_8/O
                         net (fo=384, routed)         3.116     3.852    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_25_25/A0
    SLICE_X10Y70         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     4.178 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_25_25/SP.LOW/O
                         net (fo=1, routed)           0.000     4.178    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_25_25/SPO0
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     4.419 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_25_25/F7.SP/O
                         net (fo=1, routed)           0.961     5.380    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_25_25_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I0_O)        0.326     5.706 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[25]_INST_0/O
                         net (fo=2, routed)           0.783     6.489    MCPU/mdr/MDRdata_reg[31]_0[25]
    SLICE_X13Y73         FDRE                                         r  MCPU/mdr/MDRdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.509    18.489    MCPU/mdr/clk_out1
    SLICE_X13Y73         FDRE                                         r  MCPU/mdr/MDRdata_reg[25]/C
                         clock pessimism              0.559    19.048    
                         clock uncertainty           -0.084    18.965    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)       -0.260    18.705    MCPU/mdr/MDRdata_reg[25]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 12.216    

Slack (MET) :             12.236ns  (required time - arrival time)
  Source:                 MCPU/aluout/ALUoutdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/mdr/MDRdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.473ns (19.471%)  route 6.092ns (80.529%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.640    -0.900    MCPU/aluout/clk_out1
    SLICE_X28Y59         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  MCPU/aluout/ALUoutdata_reg[2]/Q
                         net (fo=3, routed)           1.027     0.584    MCPU/aluout/Q[2]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.152     0.736 r  MCPU/aluout/Mem_i_8/O
                         net (fo=384, routed)         3.293     4.028    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/A0
    SLICE_X14Y70         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     4.354 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000     4.354    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/SPO0
    SLICE_X14Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     4.595 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/F7.SP/O
                         net (fo=1, routed)           1.149     5.745    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22_n_1
    SLICE_X15Y71         LUT3 (Prop_lut3_I0_O)        0.298     6.043 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           0.623     6.666    MCPU/mdr/MDRdata_reg[31]_0[22]
    SLICE_X15Y74         FDRE                                         r  MCPU/mdr/MDRdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.507    18.487    MCPU/mdr/clk_out1
    SLICE_X15Y74         FDRE                                         r  MCPU/mdr/MDRdata_reg[22]/C
                         clock pessimism              0.559    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)       -0.061    18.902    MCPU/mdr/MDRdata_reg[22]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 12.236    

Slack (MET) :             12.315ns  (required time - arrival time)
  Source:                 MCPU/aluout/ALUoutdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/instructionreg/instructionreg_reg[22]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.473ns (19.715%)  route 5.999ns (80.285%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.640    -0.900    MCPU/aluout/clk_out1
    SLICE_X28Y59         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  MCPU/aluout/ALUoutdata_reg[2]/Q
                         net (fo=3, routed)           1.027     0.584    MCPU/aluout/Q[2]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.152     0.736 r  MCPU/aluout/Mem_i_8/O
                         net (fo=384, routed)         3.293     4.028    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/A0
    SLICE_X14Y70         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     4.354 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000     4.354    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/SPO0
    SLICE_X14Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     4.595 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/F7.SP/O
                         net (fo=1, routed)           1.149     5.745    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22_n_1
    SLICE_X15Y71         LUT3 (Prop_lut3_I0_O)        0.298     6.043 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           0.529     6.572    MCPU/instructionreg/instructionreg_reg[31]_0[22]
    SLICE_X15Y71         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[22]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/instructionreg/clk_out1
    SLICE_X15Y71         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[22]_rep/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)       -0.081    18.887    MCPU/instructionreg/instructionreg_reg[22]_rep
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                 12.315    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/aluout/ALUoutdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/instructionreg/instructionreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.499ns (21.022%)  route 5.632ns (78.978%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.640    -0.900    MCPU/aluout/clk_out1
    SLICE_X28Y59         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  MCPU/aluout/ALUoutdata_reg[2]/Q
                         net (fo=3, routed)           1.027     0.584    MCPU/aluout/Q[2]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.152     0.736 r  MCPU/aluout/Mem_i_8/O
                         net (fo=384, routed)         2.786     3.521    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_27_27/A0
    SLICE_X10Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     3.847 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_27_27/SP.LOW/O
                         net (fo=1, routed)           0.000     3.847    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_27_27/SPO0
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.241     4.088 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_27_27/F7.SP/O
                         net (fo=1, routed)           0.736     4.824    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_27_27_n_1
    SLICE_X13Y68         LUT3 (Prop_lut3_I2_O)        0.324     5.148 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[27]_INST_0/O
                         net (fo=2, routed)           1.083     6.231    MCPU/instructionreg/instructionreg_reg[31]_0[27]
    SLICE_X34Y62         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.515    18.495    MCPU/instructionreg/clk_out1
    SLICE_X34Y62         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[27]/C
                         clock pessimism              0.559    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.251    18.720    MCPU/instructionreg/instructionreg_reg[27]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/instructionreg/instructionreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/regfile/reg_file_reg[2][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.704ns (9.809%)  route 6.473ns (90.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.636    -0.904    MCPU/instructionreg/clk_out1
    SLICE_X31Y64         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  MCPU/instructionreg/instructionreg_reg[12]/Q
                         net (fo=8, routed)           1.321     0.874    MCPU/instructionreg/instructionreg_reg[25]_0[12]
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     0.998 r  MCPU/instructionreg/reg_file[1][31]_i_5/O
                         net (fo=31, routed)          1.911     2.909    MCPU/instructionreg/RFwriteaddr[1]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  MCPU/instructionreg/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.241     6.274    MCPU/regfile/reg_file_reg[2][31]_0[0]
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/regfile/clk_out1
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][10]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X39Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.763    MCPU/regfile/reg_file_reg[2][10]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/instructionreg/instructionreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/regfile/reg_file_reg[2][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.704ns (9.809%)  route 6.473ns (90.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.636    -0.904    MCPU/instructionreg/clk_out1
    SLICE_X31Y64         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  MCPU/instructionreg/instructionreg_reg[12]/Q
                         net (fo=8, routed)           1.321     0.874    MCPU/instructionreg/instructionreg_reg[25]_0[12]
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     0.998 r  MCPU/instructionreg/reg_file[1][31]_i_5/O
                         net (fo=31, routed)          1.911     2.909    MCPU/instructionreg/RFwriteaddr[1]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  MCPU/instructionreg/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.241     6.274    MCPU/regfile/reg_file_reg[2][31]_0[0]
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/regfile/clk_out1
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][13]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X39Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.763    MCPU/regfile/reg_file_reg[2][13]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/instructionreg/instructionreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/regfile/reg_file_reg[2][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.704ns (9.809%)  route 6.473ns (90.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.636    -0.904    MCPU/instructionreg/clk_out1
    SLICE_X31Y64         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  MCPU/instructionreg/instructionreg_reg[12]/Q
                         net (fo=8, routed)           1.321     0.874    MCPU/instructionreg/instructionreg_reg[25]_0[12]
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     0.998 r  MCPU/instructionreg/reg_file[1][31]_i_5/O
                         net (fo=31, routed)          1.911     2.909    MCPU/instructionreg/RFwriteaddr[1]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  MCPU/instructionreg/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.241     6.274    MCPU/regfile/reg_file_reg[2][31]_0[0]
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/regfile/clk_out1
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][14]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X39Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.763    MCPU/regfile/reg_file_reg[2][14]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/instructionreg/instructionreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/regfile/reg_file_reg[2][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.704ns (9.809%)  route 6.473ns (90.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.636    -0.904    MCPU/instructionreg/clk_out1
    SLICE_X31Y64         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  MCPU/instructionreg/instructionreg_reg[12]/Q
                         net (fo=8, routed)           1.321     0.874    MCPU/instructionreg/instructionreg_reg[25]_0[12]
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     0.998 r  MCPU/instructionreg/reg_file[1][31]_i_5/O
                         net (fo=31, routed)          1.911     2.909    MCPU/instructionreg/RFwriteaddr[1]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  MCPU/instructionreg/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.241     6.274    MCPU/regfile/reg_file_reg[2][31]_0[0]
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/regfile/clk_out1
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][2]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X39Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.763    MCPU/regfile/reg_file_reg[2][2]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 MCPU/instructionreg/instructionreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/regfile/reg_file_reg[2][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.704ns (9.809%)  route 6.473ns (90.191%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.636    -0.904    MCPU/instructionreg/clk_out1
    SLICE_X31Y64         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  MCPU/instructionreg/instructionreg_reg[12]/Q
                         net (fo=8, routed)           1.321     0.874    MCPU/instructionreg/instructionreg_reg[25]_0[12]
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124     0.998 r  MCPU/instructionreg/reg_file[1][31]_i_5/O
                         net (fo=31, routed)          1.911     2.909    MCPU/instructionreg/RFwriteaddr[1]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.124     3.033 r  MCPU/instructionreg/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.241     6.274    MCPU/regfile/reg_file_reg[2][31]_0[0]
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.512    18.492    MCPU/regfile/clk_out1
    SLICE_X39Y65         FDCE                                         r  MCPU/regfile/reg_file_reg[2][5]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X39Y65         FDCE (Setup_fdce_C_CE)      -0.205    18.763    MCPU/regfile/reg_file_reg[2][5]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 MCPU/aluout/ALUoutdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/mdr/MDRdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.473ns (20.239%)  route 5.805ns (79.761%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.640    -0.900    MCPU/aluout/clk_out1
    SLICE_X28Y59         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  MCPU/aluout/ALUoutdata_reg[2]/Q
                         net (fo=3, routed)           1.027     0.584    MCPU/aluout/Q[2]
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.152     0.736 r  MCPU/aluout/Mem_i_8/O
                         net (fo=384, routed)         3.119     3.854    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A0
    SLICE_X12Y66         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     4.180 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/SP.LOW/O
                         net (fo=1, routed)           0.000     4.180    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/SPO0
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     4.421 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           1.185     5.606    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.298     5.904 r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.474     6.378    MCPU/mdr/MDRdata_reg[31]_0[18]
    SLICE_X15Y68         FDRE                                         r  MCPU/mdr/MDRdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        1.514    18.494    MCPU/mdr/clk_out1
    SLICE_X15Y68         FDRE                                         r  MCPU/mdr/MDRdata_reg[18]/C
                         clock pessimism              0.559    19.053    
                         clock uncertainty           -0.084    18.970    
    SLICE_X15Y68         FDRE (Setup_fdre_C_D)       -0.061    18.909    MCPU/mdr/MDRdata_reg[18]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 12.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MCPU/b/ALUdataB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.574    -0.590    MCPU/b/clk_out1
    SLICE_X10Y58         FDRE                                         r  MCPU/b/ALUdataB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  MCPU/b/ALUdataB_reg[4]/Q
                         net (fo=11, routed)          0.125    -0.301    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/D
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.845    -0.828    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y57         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.430    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ddu/incflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ddu/inconce_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.602    -0.562    ddu/clk_out1
    SLICE_X0Y60          FDCE                                         r  ddu/incflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  ddu/incflag_reg/Q
                         net (fo=1, routed)           0.053    -0.368    ddu/incflag
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.045    -0.323 r  ddu/inconce_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ddu/inconce0
    SLICE_X1Y60          FDRE                                         r  ddu/inconce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.875    -0.798    ddu/clk_out1
    SLICE_X1Y60          FDRE                                         r  ddu/inconce_reg/C
                         clock pessimism              0.249    -0.549    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.092    -0.457    ddu/inconce_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MCPU/b/ALUdataB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.386%)  route 0.138ns (45.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.574    -0.590    MCPU/b/clk_out1
    SLICE_X10Y58         FDRE                                         r  MCPU/b/ALUdataB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  MCPU/b/ALUdataB_reg[7]/Q
                         net (fo=12, routed)          0.138    -0.289    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/D
    SLICE_X10Y60         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.844    -0.829    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/WCLK
    SLICE_X10Y60         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/SP.LOW/CLK
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.431    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MCPU/aluout/ALUoutdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/PCreg/pcaddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.568    -0.596    MCPU/aluout/clk_out1
    SLICE_X32Y62         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  MCPU/aluout/ALUoutdata_reg[9]/Q
                         net (fo=3, routed)           0.066    -0.389    MCPU/output_control/pcaddr_reg[31][9]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  MCPU/output_control/pcaddr[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.344    MCPU/PCreg/D[9]
    SLICE_X33Y62         FDCE                                         r  MCPU/PCreg/pcaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.838    -0.835    MCPU/PCreg/clk_out1
    SLICE_X33Y62         FDCE                                         r  MCPU/PCreg/pcaddr_reg[9]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X33Y62         FDCE (Hold_fdce_C_D)         0.092    -0.491    MCPU/PCreg/pcaddr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MCPU/aluout/ALUoutdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/PCreg/pcaddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.259%)  route 0.128ns (40.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.567    -0.597    MCPU/aluout/clk_out1
    SLICE_X32Y65         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  MCPU/aluout/ALUoutdata_reg[13]/Q
                         net (fo=2, routed)           0.128    -0.328    MCPU/output_control/pcaddr_reg[31][13]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  MCPU/output_control/pcaddr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MCPU/PCreg/D[13]
    SLICE_X34Y64         FDCE                                         r  MCPU/PCreg/pcaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.836    -0.837    MCPU/PCreg/clk_out1
    SLICE_X34Y64         FDCE                                         r  MCPU/PCreg/pcaddr_reg[13]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X34Y64         FDCE (Hold_fdce_C_D)         0.120    -0.442    MCPU/PCreg/pcaddr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MCPU/b/ALUdataB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.574    -0.590    MCPU/b/clk_out1
    SLICE_X10Y58         FDRE                                         r  MCPU/b/ALUdataB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  MCPU/b/ALUdataB_reg[4]/Q
                         net (fo=11, routed)          0.125    -0.301    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/D
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.845    -0.828    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y57         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105    -0.469    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MCPU/b/ALUdataB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.574    -0.590    MCPU/b/clk_out1
    SLICE_X10Y58         FDRE                                         r  MCPU/b/ALUdataB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  MCPU/b/ALUdataB_reg[4]/Q
                         net (fo=11, routed)          0.125    -0.301    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/D
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.845    -0.828    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X10Y57         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y57         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101    -0.473    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MCPU/b/ALUdataB_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.069%)  route 0.192ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.565    -0.599    MCPU/b/clk_out1
    SLICE_X34Y66         FDRE                                         r  MCPU/b/ALUdataB_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  MCPU/b/ALUdataB_reg[13]/Q
                         net (fo=12, routed)          0.192    -0.243    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/D
    SLICE_X30Y65         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.836    -0.837    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/WCLK
    SLICE_X30Y65         RAMD64E                                      r  MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.LOW/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.418    MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MCPU/instructionreg/instructionreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/PCreg/pcaddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.571    -0.593    MCPU/instructionreg/clk_out1
    SLICE_X29Y59         FDRE                                         r  MCPU/instructionreg/instructionreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  MCPU/instructionreg/instructionreg_reg[1]/Q
                         net (fo=12, routed)          0.122    -0.331    MCPU/output_control/pcaddr_reg[27][1]
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.045    -0.286 r  MCPU/output_control/pcaddr[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.286    MCPU/PCreg/D[3]
    SLICE_X31Y59         FDCE                                         r  MCPU/PCreg/pcaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.841    -0.832    MCPU/PCreg/clk_out1
    SLICE_X31Y59         FDCE                                         r  MCPU/PCreg/pcaddr_reg[3]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.092    -0.465    MCPU/PCreg/pcaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MCPU/aluout/ALUoutdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCPU/PCreg/pcaddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.568    -0.596    MCPU/aluout/clk_out1
    SLICE_X32Y62         FDRE                                         r  MCPU/aluout/ALUoutdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  MCPU/aluout/ALUoutdata_reg[11]/Q
                         net (fo=2, routed)           0.099    -0.356    MCPU/output_control/pcaddr_reg[31][11]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.311 r  MCPU/output_control/pcaddr[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    MCPU/PCreg/D[11]
    SLICE_X33Y62         FDCE                                         r  MCPU/PCreg/pcaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line49/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line49/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=1548, routed)        0.838    -0.835    MCPU/PCreg/clk_out1
    SLICE_X33Y62         FDCE                                         r  MCPU/PCreg/pcaddr_reg[11]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X33Y62         FDCE (Hold_fdce_C_D)         0.091    -0.492    MCPU/PCreg/pcaddr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   nolabel_line49/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y72     MCPU/mdr/MDRdata_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y73     MCPU/mdr/MDRdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y73     MCPU/mdr/MDRdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y58     MCPU/mdr/MDRdata_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y72     MCPU/mdr/MDRdata_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y72     MCPU/mdr/MDRdata_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y58     MCPU/mdr/MDRdata_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y59     MCPU/mdr/MDRdata_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y55     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y55     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y55     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y55     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y57     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y57     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y59     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y59     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y59     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y59     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y71     MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   nolabel_line49/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT



