

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Feb 13 20:17:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      113|      113|  0.565 us|  0.565 us|  107|  107|  loop auto-rewind stp (delay=7 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      111|      111|        13|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_81 = alloca i32 1"   --->   Operation 16 'alloca' 'reg_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n10 = alloca i32 1"   --->   Operation 17 'alloca' 'n10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 18 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 19 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 20 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 21 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 22 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 23 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 24 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 25 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:5]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:5]   --->   Operation 27 'specinterface' 'specinterface_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_7" [fir.cpp:9]   --->   Operation 33 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_6" [fir.cpp:9]   --->   Operation 34 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_5" [fir.cpp:9]   --->   Operation 35 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_4" [fir.cpp:9]   --->   Operation 36 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_3" [fir.cpp:9]   --->   Operation 37 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_2" [fir.cpp:9]   --->   Operation 38 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_1" [fir.cpp:9]   --->   Operation 39 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg" [fir.cpp:9]   --->   Operation 40 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %n10"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %reg_81"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop.split" [fir.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%n10_load = load i7 %n10" [fir.cpp:12]   --->   Operation 44 'load' 'n10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_10 = load i17 %reg_6" [fir.cpp:22]   --->   Operation 45 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%reg_9 = load i17 %reg_7" [fir.cpp:22]   --->   Operation 46 'load' 'reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.07ns)   --->   "%in_r_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_r" [fir.cpp:18]   --->   Operation 47 'read' 'in_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%reg_17 = trunc i24 %in_r_read" [fir.cpp:18]   --->   Operation 48 'trunc' 'reg_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i17 %reg_9" [fir.cpp:22]   --->   Operation 49 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i32 %sext_ln22, i32 4294954188" [fir.cpp:22]   --->   Operation 50 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.77ns)   --->   "%n = add i7 %n10_load, i7 1" [fir.cpp:12]   --->   Operation 51 'add' 'n' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%icmp_ln12 = icmp_eq  i7 %n10_load, i7 99" [fir.cpp:12]   --->   Operation 52 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_17, i17 %reg_7" [fir.cpp:9]   --->   Operation 53 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_9, i17 %reg_6" [fir.cpp:9]   --->   Operation 54 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln12 = store i7 %n, i7 %n10" [fir.cpp:12]   --->   Operation 55 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %shift_loop.split, void %for.end25" [fir.cpp:12]   --->   Operation 56 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%reg_11 = load i17 %reg_5" [fir.cpp:22]   --->   Operation 57 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i32 %sext_ln22, i32 4294954188" [fir.cpp:22]   --->   Operation 58 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i17 %reg_10" [fir.cpp:22]   --->   Operation 59 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln22_1 = mul i32 %sext_ln22_2, i32 9830" [fir.cpp:22]   --->   Operation 60 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_10, i17 %reg_5" [fir.cpp:9]   --->   Operation 61 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_12 = load i17 %reg_4" [fir.cpp:22]   --->   Operation 62 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i32 %sext_ln22, i32 4294954188" [fir.cpp:22]   --->   Operation 63 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_17, i14 0" [fir.cpp:22]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i31 %shl_ln" [fir.cpp:22]   --->   Operation 65 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22 = add i32 %sext_ln22_1, i32 %mul_ln22" [fir.cpp:22]   --->   Operation 66 'add' 'add_ln22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln22_1 = mul i32 %sext_ln22_2, i32 9830" [fir.cpp:22]   --->   Operation 67 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i17 %reg_11" [fir.cpp:22]   --->   Operation 68 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22_2 = mul i31 %sext_ln22_5, i31 2147477094" [fir.cpp:22]   --->   Operation 69 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_11, i17 %reg_4" [fir.cpp:9]   --->   Operation 70 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%reg_13 = load i17 %reg_3" [fir.cpp:22]   --->   Operation 71 'load' 'reg_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22 = add i32 %sext_ln22_1, i32 %mul_ln22" [fir.cpp:22]   --->   Operation 72 'add' 'add_ln22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln22, i32 14, i32 31" [fir.cpp:22]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln22_1 = mul i32 %sext_ln22_2, i32 9830" [fir.cpp:22]   --->   Operation 74 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0" [fir.cpp:22]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i32 %tmp_1" [fir.cpp:22]   --->   Operation 76 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_1)   --->   "%sext_ln22_4 = sext i32 %mul_ln22_1" [fir.cpp:22]   --->   Operation 77 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_1 = add i33 %sext_ln22_3, i33 %sext_ln22_4" [fir.cpp:22]   --->   Operation 78 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22_2 = mul i31 %sext_ln22_5, i31 2147477094" [fir.cpp:22]   --->   Operation 79 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln22_7 = sext i17 %reg_12" [fir.cpp:22]   --->   Operation 80 'sext' 'sext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_3)   --->   "%mul_ln22_3 = mul i29 %sext_ln22_7, i29 1638" [fir.cpp:22]   --->   Operation 81 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_12, i17 %reg_3" [fir.cpp:9]   --->   Operation 82 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%reg_14 = load i17 %reg_2" [fir.cpp:22]   --->   Operation 83 'load' 'reg_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_1 = add i33 %sext_ln22_3, i33 %sext_ln22_4" [fir.cpp:22]   --->   Operation 84 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22_2 = mul i31 %sext_ln22_5, i31 2147477094" [fir.cpp:22]   --->   Operation 85 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_1, i32 14, i32 32" [fir.cpp:22]   --->   Operation 86 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln22_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0" [fir.cpp:22]   --->   Operation 87 'bitconcatenate' 'shl_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%sext_ln22_6 = sext i31 %mul_ln22_2" [fir.cpp:22]   --->   Operation 88 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_2 = add i33 %shl_ln22_2, i33 %sext_ln22_6" [fir.cpp:22]   --->   Operation 89 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_3)   --->   "%mul_ln22_3 = mul i29 %sext_ln22_7, i29 1638" [fir.cpp:22]   --->   Operation 90 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln22_9 = sext i17 %reg_13" [fir.cpp:22]   --->   Operation 91 'sext' 'sext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln22_4 = mul i32 %sext_ln22_9, i32 9830" [fir.cpp:22]   --->   Operation 92 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_13, i17 %reg_2" [fir.cpp:9]   --->   Operation 93 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%reg_15 = load i17 %reg_1" [fir.cpp:22]   --->   Operation 94 'load' 'reg_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_2 = add i33 %shl_ln22_2, i33 %sext_ln22_6" [fir.cpp:22]   --->   Operation 95 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_3)   --->   "%mul_ln22_3 = mul i29 %sext_ln22_7, i29 1638" [fir.cpp:22]   --->   Operation 96 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_2, i32 14, i32 32" [fir.cpp:22]   --->   Operation 97 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln22_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_3, i14 0" [fir.cpp:22]   --->   Operation 98 'bitconcatenate' 'shl_ln22_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_3)   --->   "%sext_ln22_8 = sext i29 %mul_ln22_3" [fir.cpp:22]   --->   Operation 99 'sext' 'sext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_3 = add i33 %shl_ln22_3, i33 %sext_ln22_8" [fir.cpp:22]   --->   Operation 100 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln22_4 = mul i32 %sext_ln22_9, i32 9830" [fir.cpp:22]   --->   Operation 101 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln22_11 = sext i17 %reg_14" [fir.cpp:22]   --->   Operation 102 'sext' 'sext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22_5 = mul i32 %sext_ln22_11, i32 4294957465" [fir.cpp:22]   --->   Operation 103 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_14, i17 %reg_1" [fir.cpp:9]   --->   Operation 104 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_3 = add i33 %shl_ln22_3, i33 %sext_ln22_8" [fir.cpp:22]   --->   Operation 105 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln22_4 = mul i32 %sext_ln22_9, i32 9830" [fir.cpp:22]   --->   Operation 106 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_3, i32 14, i32 32" [fir.cpp:22]   --->   Operation 107 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln22_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_4, i14 0" [fir.cpp:22]   --->   Operation 108 'bitconcatenate' 'shl_ln22_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_4)   --->   "%sext_ln22_10 = sext i32 %mul_ln22_4" [fir.cpp:22]   --->   Operation 109 'sext' 'sext_ln22_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_4 = add i33 %shl_ln22_4, i33 %sext_ln22_10" [fir.cpp:22]   --->   Operation 110 'add' 'add_ln22_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22_5 = mul i32 %sext_ln22_11, i32 4294957465" [fir.cpp:22]   --->   Operation 111 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln22_13 = sext i17 %reg_15" [fir.cpp:22]   --->   Operation 112 'sext' 'sext_ln22_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln22_6 = mul i31 %sext_ln22_13, i31 6553" [fir.cpp:22]   --->   Operation 113 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%reg_81_load = load i17 %reg_81" [fir.cpp:22]   --->   Operation 114 'load' 'reg_81_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%reg_16 = load i17 %reg" [fir.cpp:22]   --->   Operation 115 'load' 'reg_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_4 = add i33 %shl_ln22_4, i33 %sext_ln22_10" [fir.cpp:22]   --->   Operation 116 'add' 'add_ln22_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22_5 = mul i32 %sext_ln22_11, i32 4294957465" [fir.cpp:22]   --->   Operation 117 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_4, i32 14, i32 32" [fir.cpp:22]   --->   Operation 118 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln22_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_5, i14 0" [fir.cpp:22]   --->   Operation 119 'bitconcatenate' 'shl_ln22_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_5)   --->   "%sext_ln22_12 = sext i32 %mul_ln22_5" [fir.cpp:22]   --->   Operation 120 'sext' 'sext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_5 = add i33 %shl_ln22_5, i33 %sext_ln22_12" [fir.cpp:22]   --->   Operation 121 'add' 'add_ln22_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln22_6 = mul i31 %sext_ln22_13, i31 6553" [fir.cpp:22]   --->   Operation 122 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln22_15 = sext i17 %reg_16" [fir.cpp:22]   --->   Operation 123 'sext' 'sext_ln22_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_7)   --->   "%mul_ln22_7 = mul i30 %sext_ln22_15, i30 3276" [fir.cpp:22]   --->   Operation 124 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_15, i17 %reg" [fir.cpp:9]   --->   Operation 125 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln22 = store i17 %reg_16, i17 %reg_81" [fir.cpp:22]   --->   Operation 126 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_5 = add i33 %shl_ln22_5, i33 %sext_ln22_12" [fir.cpp:22]   --->   Operation 127 'add' 'add_ln22_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln22_6 = mul i31 %sext_ln22_13, i31 6553" [fir.cpp:22]   --->   Operation 128 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_5, i32 14, i32 32" [fir.cpp:22]   --->   Operation 129 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln22_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0" [fir.cpp:22]   --->   Operation 130 'bitconcatenate' 'shl_ln22_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_6)   --->   "%sext_ln22_14 = sext i31 %mul_ln22_6" [fir.cpp:22]   --->   Operation 131 'sext' 'sext_ln22_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_6 = add i33 %shl_ln22_6, i33 %sext_ln22_14" [fir.cpp:22]   --->   Operation 132 'add' 'add_ln22_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 133 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_7)   --->   "%mul_ln22_7 = mul i30 %sext_ln22_15, i30 3276" [fir.cpp:22]   --->   Operation 133 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln22_17 = sext i17 %reg_81_load" [fir.cpp:22]   --->   Operation 134 'sext' 'sext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln22_8)   --->   "%mul_ln22_8 = mul i30 %sext_ln22_17, i30 1073738547" [fir.cpp:22]   --->   Operation 135 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 136 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_6 = add i33 %shl_ln22_6, i33 %sext_ln22_14" [fir.cpp:22]   --->   Operation 136 'add' 'add_ln22_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_7)   --->   "%mul_ln22_7 = mul i30 %sext_ln22_15, i30 3276" [fir.cpp:22]   --->   Operation 137 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_6, i32 14, i32 32" [fir.cpp:22]   --->   Operation 138 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln22_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0" [fir.cpp:22]   --->   Operation 139 'bitconcatenate' 'shl_ln22_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_7)   --->   "%sext_ln22_16 = sext i30 %mul_ln22_7" [fir.cpp:22]   --->   Operation 140 'sext' 'sext_ln22_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_7 = add i33 %shl_ln22_7, i33 %sext_ln22_16" [fir.cpp:22]   --->   Operation 141 'add' 'add_ln22_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 142 [2/3] (0.99ns) (grouped into DSP with root node add_ln22_8)   --->   "%mul_ln22_8 = mul i30 %sext_ln22_17, i30 1073738547" [fir.cpp:22]   --->   Operation 142 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_7 = add i33 %shl_ln22_7, i33 %sext_ln22_16" [fir.cpp:22]   --->   Operation 143 'add' 'add_ln22_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_8)   --->   "%mul_ln22_8 = mul i30 %sext_ln22_17, i30 1073738547" [fir.cpp:22]   --->   Operation 144 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_7, i32 14, i32 32" [fir.cpp:22]   --->   Operation 145 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln22_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0" [fir.cpp:22]   --->   Operation 146 'bitconcatenate' 'shl_ln22_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into DSP with root node add_ln22_8)   --->   "%sext_ln22_18 = sext i30 %mul_ln22_8" [fir.cpp:22]   --->   Operation 147 'sext' 'sext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_8 = add i33 %shl_ln22_8, i33 %sext_ln22_18" [fir.cpp:22]   --->   Operation 148 'add' 'add_ln22_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.12>
ST_12 : Operation 149 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln22_8 = add i33 %shl_ln22_8, i33 %sext_ln22_18" [fir.cpp:22]   --->   Operation 149 'add' 'add_ln22_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln22_8, i32 14, i32 32" [fir.cpp:26]   --->   Operation 150 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i19 %tmp_9" [fir.cpp:26]   --->   Operation 151 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (0.47ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln26" [fir.cpp:26]   --->   Operation 152 'write' 'write_ln26' <Predicate = true> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>

State 13 <SV = 12> <Delay = 0.47>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:9]   --->   Operation 153 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:9]   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fir.cpp:12]   --->   Operation 155 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/2] (0.47ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln26" [fir.cpp:26]   --->   Operation 156 'write' 'write_ln26' <Predicate = true> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.62> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 157 [1/1] (0.42ns)   --->   "%ret_ln28 = ret" [fir.cpp:28]   --->   Operation 157 'ret' 'ret_ln28' <Predicate = (icmp_ln12)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reg_81                (alloca           ) [ 01111111100000]
n10                   (alloca           ) [ 01000000000000]
reg                   (alloca           ) [ 01111111100000]
reg_1                 (alloca           ) [ 01111110000000]
reg_2                 (alloca           ) [ 01111100000000]
reg_3                 (alloca           ) [ 01111000000000]
reg_4                 (alloca           ) [ 01110000000000]
reg_5                 (alloca           ) [ 01100000000000]
reg_6                 (alloca           ) [ 01000000000000]
reg_7                 (alloca           ) [ 01000000000000]
spectopmodule_ln5     (spectopmodule    ) [ 00000000000000]
specinterface_ln5     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln12               (br               ) [ 00000000000000]
n10_load              (load             ) [ 00000000000000]
reg_10                (load             ) [ 01100000000000]
reg_9                 (load             ) [ 00000000000000]
in_r_read             (read             ) [ 00000000000000]
reg_17                (trunc            ) [ 01110000000000]
sext_ln22             (sext             ) [ 01110000000000]
n                     (add              ) [ 00000000000000]
icmp_ln12             (icmp             ) [ 01111111111111]
store_ln9             (store            ) [ 00000000000000]
store_ln9             (store            ) [ 00000000000000]
store_ln12            (store            ) [ 00000000000000]
br_ln12               (br               ) [ 00000000000000]
reg_11                (load             ) [ 01010000000000]
sext_ln22_2           (sext             ) [ 01011000000000]
store_ln9             (store            ) [ 00000000000000]
reg_12                (load             ) [ 01001000000000]
mul_ln22              (mul              ) [ 01001000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000]
sext_ln22_1           (sext             ) [ 01001000000000]
sext_ln22_5           (sext             ) [ 01001100000000]
store_ln9             (store            ) [ 00000000000000]
reg_13                (load             ) [ 01000100000000]
add_ln22              (add              ) [ 00000000000000]
trunc_ln              (partselect       ) [ 00000000000000]
mul_ln22_1            (mul              ) [ 00000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000]
sext_ln22_3           (sext             ) [ 01000100000000]
sext_ln22_4           (sext             ) [ 01000100000000]
sext_ln22_7           (sext             ) [ 01000110000000]
store_ln9             (store            ) [ 00000000000000]
reg_14                (load             ) [ 01000010000000]
add_ln22_1            (add              ) [ 00000000000000]
mul_ln22_2            (mul              ) [ 00000000000000]
tmp_2                 (partselect       ) [ 00000000000000]
shl_ln22_2            (bitconcatenate   ) [ 01000010000000]
sext_ln22_6           (sext             ) [ 01000010000000]
sext_ln22_9           (sext             ) [ 01000011000000]
store_ln9             (store            ) [ 00000000000000]
reg_15                (load             ) [ 01000001100000]
add_ln22_2            (add              ) [ 00000000000000]
mul_ln22_3            (mul              ) [ 00000000000000]
tmp_3                 (partselect       ) [ 00000000000000]
shl_ln22_3            (bitconcatenate   ) [ 01000001000000]
sext_ln22_8           (sext             ) [ 01000001000000]
sext_ln22_11          (sext             ) [ 01000001100000]
store_ln9             (store            ) [ 00000000000000]
add_ln22_3            (add              ) [ 00000000000000]
mul_ln22_4            (mul              ) [ 00000000000000]
tmp_4                 (partselect       ) [ 00000000000000]
shl_ln22_4            (bitconcatenate   ) [ 01000000100000]
sext_ln22_10          (sext             ) [ 01000000100000]
sext_ln22_13          (sext             ) [ 01000000110000]
reg_81_load           (load             ) [ 01000000010000]
reg_16                (load             ) [ 00000000000000]
add_ln22_4            (add              ) [ 00000000000000]
mul_ln22_5            (mul              ) [ 00000000000000]
tmp_5                 (partselect       ) [ 00000000000000]
shl_ln22_5            (bitconcatenate   ) [ 01000000010000]
sext_ln22_12          (sext             ) [ 01000000010000]
sext_ln22_15          (sext             ) [ 01000000011000]
store_ln9             (store            ) [ 00000000000000]
store_ln22            (store            ) [ 00000000000000]
add_ln22_5            (add              ) [ 00000000000000]
mul_ln22_6            (mul              ) [ 00000000000000]
tmp_6                 (partselect       ) [ 00000000000000]
shl_ln22_6            (bitconcatenate   ) [ 01000000001000]
sext_ln22_14          (sext             ) [ 01000000001000]
sext_ln22_17          (sext             ) [ 01000000001100]
add_ln22_6            (add              ) [ 00000000000000]
mul_ln22_7            (mul              ) [ 00000000000000]
tmp_7                 (partselect       ) [ 00000000000000]
shl_ln22_7            (bitconcatenate   ) [ 01000000000100]
sext_ln22_16          (sext             ) [ 01000000000100]
add_ln22_7            (add              ) [ 00000000000000]
mul_ln22_8            (mul              ) [ 00000000000000]
tmp_8                 (partselect       ) [ 00000000000000]
shl_ln22_8            (bitconcatenate   ) [ 01000000000010]
sext_ln22_18          (sext             ) [ 01000000000010]
add_ln22_8            (add              ) [ 00000000000000]
tmp_9                 (partselect       ) [ 00000000000000]
zext_ln26             (zext             ) [ 01000000000001]
specpipeline_ln9      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln9 (speclooptripcount) [ 00000000000000]
specloopname_ln12     (specloopname     ) [ 00000000000000]
write_ln26            (write            ) [ 00000000000000]
ret_ln28              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i17.i14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i19.i14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="reg_81_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_81/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="n10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="reg_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reg_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reg_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reg_5_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reg_6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_r_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="19" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln9_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln9_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln9_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="17" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln9_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln9_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="17" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln9_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="17" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln9_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="17" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln9_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="17" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="17" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="n10_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n10_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reg_10_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_10/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="reg_9_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_9/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="reg_17_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reg_17/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln22_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="n_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln12_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln9_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln9_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="0" index="1" bw="17" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln12_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="reg_11_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="1"/>
<pin id="235" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_11/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln22_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln9_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="1"/>
<pin id="241" dir="0" index="1" bw="17" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="reg_12_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="2"/>
<pin id="245" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_12/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="17" slack="2"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln22_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln22_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="17" slack="1"/>
<pin id="259" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_5/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln9_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="1"/>
<pin id="262" dir="0" index="1" bw="17" slack="2"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="reg_13_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="3"/>
<pin id="266" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_13/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="18" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln22_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln22_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="1"/>
<pin id="290" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_7/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln9_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="1"/>
<pin id="293" dir="0" index="1" bw="17" slack="3"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="reg_14_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="17" slack="4"/>
<pin id="297" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_14/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="19" slack="0"/>
<pin id="300" dir="0" index="1" bw="33" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln22_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="33" slack="0"/>
<pin id="309" dir="0" index="1" bw="19" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_2/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln22_9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_9/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln9_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="17" slack="1"/>
<pin id="320" dir="0" index="1" bw="17" slack="4"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="reg_15_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="5"/>
<pin id="324" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_15/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="19" slack="0"/>
<pin id="327" dir="0" index="1" bw="33" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln22_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="33" slack="0"/>
<pin id="336" dir="0" index="1" bw="19" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_3/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln22_11_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_11/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln9_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="17" slack="1"/>
<pin id="347" dir="0" index="1" bw="17" slack="5"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="0" index="1" bw="33" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln22_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="33" slack="0"/>
<pin id="360" dir="0" index="1" bw="19" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_4/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln22_13_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="1"/>
<pin id="368" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_13/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="reg_81_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="17" slack="7"/>
<pin id="371" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_81_load/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="reg_16_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="7"/>
<pin id="374" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_16/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="19" slack="0"/>
<pin id="377" dir="0" index="1" bw="33" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln22_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="33" slack="0"/>
<pin id="386" dir="0" index="1" bw="19" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_5/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln22_15_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_15/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln9_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="2"/>
<pin id="398" dir="0" index="1" bw="17" slack="7"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln22_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="0" index="1" bw="17" slack="7"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="19" slack="0"/>
<pin id="407" dir="0" index="1" bw="33" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln22_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="33" slack="0"/>
<pin id="416" dir="0" index="1" bw="19" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_6/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln22_17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="1"/>
<pin id="424" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_17/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="19" slack="0"/>
<pin id="427" dir="0" index="1" bw="33" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln22_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="33" slack="0"/>
<pin id="436" dir="0" index="1" bw="19" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_7/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="19" slack="0"/>
<pin id="444" dir="0" index="1" bw="33" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln22_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="33" slack="0"/>
<pin id="453" dir="0" index="1" bw="19" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln22_8/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_9_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="19" slack="0"/>
<pin id="461" dir="0" index="1" bw="33" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="7" slack="0"/>
<pin id="464" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln26_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="19" slack="0"/>
<pin id="470" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/12 "/>
</bind>
</comp>

<comp id="473" class="1007" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="17" slack="0"/>
<pin id="475" dir="0" index="1" bw="15" slack="0"/>
<pin id="476" dir="0" index="2" bw="31" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/1 add_ln22/3 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="17" slack="0"/>
<pin id="484" dir="0" index="1" bw="14" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="0"/>
<pin id="486" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_1/2 sext_ln22_4/4 add_ln22_1/4 "/>
</bind>
</comp>

<comp id="491" class="1007" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="17" slack="0"/>
<pin id="493" dir="0" index="1" bw="14" slack="0"/>
<pin id="494" dir="0" index="2" bw="33" slack="0"/>
<pin id="495" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_2/3 sext_ln22_6/5 add_ln22_2/5 "/>
</bind>
</comp>

<comp id="500" class="1007" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="0" index="2" bw="33" slack="0"/>
<pin id="504" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_3/4 sext_ln22_8/6 add_ln22_3/6 "/>
</bind>
</comp>

<comp id="509" class="1007" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="0" index="1" bw="14" slack="0"/>
<pin id="512" dir="0" index="2" bw="33" slack="0"/>
<pin id="513" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_4/5 sext_ln22_10/7 add_ln22_4/7 "/>
</bind>
</comp>

<comp id="518" class="1007" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="17" slack="0"/>
<pin id="520" dir="0" index="1" bw="15" slack="0"/>
<pin id="521" dir="0" index="2" bw="33" slack="0"/>
<pin id="522" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_5/6 sext_ln22_12/8 add_ln22_5/8 "/>
</bind>
</comp>

<comp id="527" class="1007" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="17" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="0" index="2" bw="33" slack="0"/>
<pin id="531" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_6/7 sext_ln22_14/9 add_ln22_6/9 "/>
</bind>
</comp>

<comp id="536" class="1007" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="17" slack="0"/>
<pin id="538" dir="0" index="1" bw="12" slack="0"/>
<pin id="539" dir="0" index="2" bw="33" slack="0"/>
<pin id="540" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_7/8 sext_ln22_16/10 add_ln22_7/10 "/>
</bind>
</comp>

<comp id="545" class="1007" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="0"/>
<pin id="548" dir="0" index="2" bw="33" slack="0"/>
<pin id="549" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_8/9 sext_ln22_18/11 add_ln22_8/11 "/>
</bind>
</comp>

<comp id="554" class="1005" name="reg_81_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="17" slack="0"/>
<pin id="556" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_81 "/>
</bind>
</comp>

<comp id="561" class="1005" name="n10_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n10 "/>
</bind>
</comp>

<comp id="568" class="1005" name="reg_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="17" slack="0"/>
<pin id="570" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="575" class="1005" name="reg_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="17" slack="0"/>
<pin id="577" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="reg_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="reg_3_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="17" slack="0"/>
<pin id="591" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_3 "/>
</bind>
</comp>

<comp id="596" class="1005" name="reg_4_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="17" slack="0"/>
<pin id="598" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="reg_5_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="0"/>
<pin id="605" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_5 "/>
</bind>
</comp>

<comp id="610" class="1005" name="reg_6_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="17" slack="0"/>
<pin id="612" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_6 "/>
</bind>
</comp>

<comp id="617" class="1005" name="reg_7_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="17" slack="0"/>
<pin id="619" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_7 "/>
</bind>
</comp>

<comp id="624" class="1005" name="reg_10_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="17" slack="1"/>
<pin id="626" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_10 "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_17_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="17" slack="2"/>
<pin id="632" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="reg_17 "/>
</bind>
</comp>

<comp id="635" class="1005" name="sext_ln22_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln12_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="12"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="644" class="1005" name="reg_11_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="17" slack="1"/>
<pin id="646" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_11 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln22_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="reg_12_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="17" slack="1"/>
<pin id="657" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_12 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln22_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sext_ln22_5_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="31" slack="1"/>
<pin id="668" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_5 "/>
</bind>
</comp>

<comp id="671" class="1005" name="reg_13_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="17" slack="1"/>
<pin id="673" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_13 "/>
</bind>
</comp>

<comp id="677" class="1005" name="sext_ln22_3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="33" slack="1"/>
<pin id="679" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sext_ln22_7_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="29" slack="1"/>
<pin id="684" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_7 "/>
</bind>
</comp>

<comp id="687" class="1005" name="reg_14_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="17" slack="1"/>
<pin id="689" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_14 "/>
</bind>
</comp>

<comp id="693" class="1005" name="shl_ln22_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="33" slack="1"/>
<pin id="695" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln22_9_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_9 "/>
</bind>
</comp>

<comp id="703" class="1005" name="reg_15_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="17" slack="1"/>
<pin id="705" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_15 "/>
</bind>
</comp>

<comp id="709" class="1005" name="shl_ln22_3_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="33" slack="1"/>
<pin id="711" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="sext_ln22_11_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_11 "/>
</bind>
</comp>

<comp id="719" class="1005" name="shl_ln22_4_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="33" slack="1"/>
<pin id="721" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_4 "/>
</bind>
</comp>

<comp id="724" class="1005" name="sext_ln22_13_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="31" slack="1"/>
<pin id="726" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_13 "/>
</bind>
</comp>

<comp id="729" class="1005" name="reg_81_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="17" slack="1"/>
<pin id="731" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_81_load "/>
</bind>
</comp>

<comp id="734" class="1005" name="shl_ln22_5_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="33" slack="1"/>
<pin id="736" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_5 "/>
</bind>
</comp>

<comp id="739" class="1005" name="sext_ln22_15_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="30" slack="1"/>
<pin id="741" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_15 "/>
</bind>
</comp>

<comp id="744" class="1005" name="shl_ln22_6_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="33" slack="1"/>
<pin id="746" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_6 "/>
</bind>
</comp>

<comp id="749" class="1005" name="sext_ln22_17_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="30" slack="1"/>
<pin id="751" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_17 "/>
</bind>
</comp>

<comp id="754" class="1005" name="shl_ln22_7_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="33" slack="1"/>
<pin id="756" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_7 "/>
</bind>
</comp>

<comp id="759" class="1005" name="shl_ln22_8_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="33" slack="1"/>
<pin id="761" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_8 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln26_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="24" slack="1"/>
<pin id="766" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="201"><net_src comp="126" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="189" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="189" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="198" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="195" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="206" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="267" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="298" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="325" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="349" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="375" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="372" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="372" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="405" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="425" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="442" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="471"><net_src comp="459" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="478"><net_src comp="202" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="253" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="473" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="487"><net_src comp="236" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="284" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="482" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="496"><net_src comp="257" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="307" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="491" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="505"><net_src comp="288" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="334" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="514"><net_src comp="315" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="358" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="509" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="523"><net_src comp="342" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="384" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="518" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="532"><net_src comp="366" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="68" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="414" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="527" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="541"><net_src comp="392" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="434" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="550"><net_src comp="422" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="451" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="545" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="557"><net_src comp="86" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="564"><net_src comp="90" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="571"><net_src comp="94" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="578"><net_src comp="98" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="585"><net_src comp="102" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="592"><net_src comp="106" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="599"><net_src comp="110" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="606"><net_src comp="114" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="613"><net_src comp="118" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="620"><net_src comp="122" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="627"><net_src comp="192" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="633"><net_src comp="198" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="638"><net_src comp="202" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="643"><net_src comp="212" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="233" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="653"><net_src comp="236" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="658"><net_src comp="243" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="664"><net_src comp="253" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="669"><net_src comp="257" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="674"><net_src comp="264" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="680"><net_src comp="284" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="685"><net_src comp="288" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="690"><net_src comp="295" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="696"><net_src comp="307" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="701"><net_src comp="315" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="706"><net_src comp="322" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="712"><net_src comp="334" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="717"><net_src comp="342" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="722"><net_src comp="358" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="727"><net_src comp="366" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="732"><net_src comp="369" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="737"><net_src comp="384" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="742"><net_src comp="392" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="747"><net_src comp="414" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="752"><net_src comp="422" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="757"><net_src comp="434" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="762"><net_src comp="451" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="767"><net_src comp="468" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {13 }
 - Input state : 
	Port: fir : in_r | {1 }
  - Chain level:
	State 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln0 : 1
		store_ln0 : 1
		n10_load : 1
		reg_10 : 1
		reg_9 : 1
		sext_ln22 : 2
		mul_ln22 : 3
		n : 2
		icmp_ln12 : 2
		store_ln9 : 1
		store_ln9 : 2
		store_ln12 : 3
		br_ln12 : 3
	State 2
		mul_ln22_1 : 1
	State 3
		sext_ln22_1 : 1
		add_ln22 : 2
		mul_ln22_2 : 1
	State 4
		trunc_ln : 1
		tmp_1 : 2
		sext_ln22_3 : 3
		sext_ln22_4 : 1
		add_ln22_1 : 4
		mul_ln22_3 : 1
	State 5
		tmp_2 : 1
		shl_ln22_2 : 2
		sext_ln22_6 : 1
		add_ln22_2 : 3
		mul_ln22_4 : 1
	State 6
		tmp_3 : 1
		shl_ln22_3 : 2
		sext_ln22_8 : 1
		add_ln22_3 : 3
		mul_ln22_5 : 1
	State 7
		tmp_4 : 1
		shl_ln22_4 : 2
		sext_ln22_10 : 1
		add_ln22_4 : 3
		mul_ln22_6 : 1
	State 8
		tmp_5 : 1
		shl_ln22_5 : 2
		sext_ln22_12 : 1
		add_ln22_5 : 3
		sext_ln22_15 : 1
		mul_ln22_7 : 2
		store_ln22 : 1
	State 9
		tmp_6 : 1
		shl_ln22_6 : 2
		sext_ln22_14 : 1
		add_ln22_6 : 3
		mul_ln22_8 : 1
	State 10
		tmp_7 : 1
		shl_ln22_7 : 2
		sext_ln22_16 : 1
		add_ln22_7 : 3
	State 11
		tmp_8 : 1
		shl_ln22_8 : 2
		sext_ln22_18 : 1
		add_ln22_8 : 3
	State 12
		tmp_9 : 1
		zext_ln26 : 2
		write_ln26 : 3
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |        n_fu_206       |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln12_fu_212   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_473      |    1    |    0    |    0    |
|          |       grp_fu_482      |    1    |    0    |    0    |
|          |       grp_fu_491      |    1    |    0    |    0    |
|          |       grp_fu_500      |    1    |    0    |    0    |
|  muladd  |       grp_fu_509      |    1    |    0    |    0    |
|          |       grp_fu_518      |    1    |    0    |    0    |
|          |       grp_fu_527      |    1    |    0    |    0    |
|          |       grp_fu_536      |    1    |    0    |    0    |
|          |       grp_fu_545      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | in_r_read_read_fu_126 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |    grp_write_fu_132   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     reg_17_fu_198     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln22_fu_202   |    0    |    0    |    0    |
|          |   sext_ln22_2_fu_236  |    0    |    0    |    0    |
|          |   sext_ln22_1_fu_253  |    0    |    0    |    0    |
|          |   sext_ln22_5_fu_257  |    0    |    0    |    0    |
|          |   sext_ln22_3_fu_284  |    0    |    0    |    0    |
|   sext   |   sext_ln22_7_fu_288  |    0    |    0    |    0    |
|          |   sext_ln22_9_fu_315  |    0    |    0    |    0    |
|          |  sext_ln22_11_fu_342  |    0    |    0    |    0    |
|          |  sext_ln22_13_fu_366  |    0    |    0    |    0    |
|          |  sext_ln22_15_fu_392  |    0    |    0    |    0    |
|          |  sext_ln22_17_fu_422  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_246     |    0    |    0    |    0    |
|          |      tmp_1_fu_276     |    0    |    0    |    0    |
|          |   shl_ln22_2_fu_307   |    0    |    0    |    0    |
|          |   shl_ln22_3_fu_334   |    0    |    0    |    0    |
|bitconcatenate|   shl_ln22_4_fu_358   |    0    |    0    |    0    |
|          |   shl_ln22_5_fu_384   |    0    |    0    |    0    |
|          |   shl_ln22_6_fu_414   |    0    |    0    |    0    |
|          |   shl_ln22_7_fu_434   |    0    |    0    |    0    |
|          |   shl_ln22_8_fu_451   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    trunc_ln_fu_267    |    0    |    0    |    0    |
|          |      tmp_2_fu_298     |    0    |    0    |    0    |
|          |      tmp_3_fu_325     |    0    |    0    |    0    |
|          |      tmp_4_fu_349     |    0    |    0    |    0    |
|partselect|      tmp_5_fu_375     |    0    |    0    |    0    |
|          |      tmp_6_fu_405     |    0    |    0    |    0    |
|          |      tmp_7_fu_425     |    0    |    0    |    0    |
|          |      tmp_8_fu_442     |    0    |    0    |    0    |
|          |      tmp_9_fu_459     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln26_fu_468   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |    0    |    28   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  icmp_ln12_reg_640 |    1   |
|     n10_reg_561    |    7   |
|   reg_10_reg_624   |   17   |
|   reg_11_reg_644   |   17   |
|   reg_12_reg_655   |   17   |
|   reg_13_reg_671   |   17   |
|   reg_14_reg_687   |   17   |
|   reg_15_reg_703   |   17   |
|   reg_17_reg_630   |   17   |
|    reg_1_reg_575   |   17   |
|    reg_2_reg_582   |   17   |
|    reg_3_reg_589   |   17   |
|    reg_4_reg_596   |   17   |
|    reg_5_reg_603   |   17   |
|    reg_6_reg_610   |   17   |
|    reg_7_reg_617   |   17   |
| reg_81_load_reg_729|   17   |
|   reg_81_reg_554   |   17   |
|     reg_reg_568    |   17   |
|sext_ln22_11_reg_714|   32   |
|sext_ln22_13_reg_724|   31   |
|sext_ln22_15_reg_739|   30   |
|sext_ln22_17_reg_749|   30   |
| sext_ln22_1_reg_661|   32   |
| sext_ln22_2_reg_650|   32   |
| sext_ln22_3_reg_677|   33   |
| sext_ln22_5_reg_666|   31   |
| sext_ln22_7_reg_682|   29   |
| sext_ln22_9_reg_698|   32   |
|  sext_ln22_reg_635 |   32   |
| shl_ln22_2_reg_693 |   33   |
| shl_ln22_3_reg_709 |   33   |
| shl_ln22_4_reg_719 |   33   |
| shl_ln22_5_reg_734 |   33   |
| shl_ln22_6_reg_744 |   33   |
| shl_ln22_7_reg_754 |   33   |
| shl_ln22_8_reg_759 |   33   |
|  zext_ln26_reg_764 |   24   |
+--------------------+--------+
|        Total       |   896  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_132 |  p2  |   2  |  19  |   38   ||    0    ||    9    |
|    grp_fu_473    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_482    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_491    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_500    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_509    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_518    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_527    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_536    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|    grp_fu_545    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   497  ||  4.711  ||    0    ||   135   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   135  |
|  Register |    -   |    -   |   896  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    4   |   896  |   163  |
+-----------+--------+--------+--------+--------+
