{"vcs1":{"timestamp_begin":1728850479.641888096, "rt":11.24, "ut":10.22, "st":0.82}}
{"vcselab":{"timestamp_begin":1728850490.969812131, "rt":2.39, "ut":1.59, "st":0.14}}
{"link":{"timestamp_begin":1728850493.442403110, "rt":0.58, "ut":0.48, "st":0.50}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728850478.993882946}
{"VCS_COMP_START_TIME": 1728850478.993882946}
{"VCS_COMP_END_TIME": 1728852531.921266797}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 481532}}
{"stitch_vcselab": {"peak_mem": 304356}}
