AArch64 SB+dmb.ldpa+dmb.stpa
"DMB.LDdWRPA FreAP DMB.STdWRPA FreAP"
Cycle=FreAP DMB.LDdWRPA FreAP DMB.STdWRPA
Relax=
Safe=DMB.LDdWR DMB.STdWR FreAP
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=DMB.LDdWRPA FreAP DMB.STdWRPA FreAP
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | MOV W0,#1    ;
 STR W0,[X1]  | STR W0,[X1]  ;
 DMB LD       | DMB ST       ;
 LDAR W2,[X3] | LDAR W2,[X3] ;
exists
(0:X2=0 /\ 1:X2=0)
