<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="New_Pipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_StallDetector_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543217044" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543217044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543424547" xil_pn:in_ck="-509278412673485709" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543424547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="Forward_Controller.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="ImmCalc.v"/>
      <outfile xil_pn:name="Instruction_Fetcher.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="NextPC.v"/>
      <outfile xil_pn:name="Res_Translator.v"/>
      <outfile xil_pn:name="Stall_Detector.v"/>
      <outfile xil_pn:name="TB.v"/>
      <outfile xil_pn:name="mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1543423911" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8114481031965298669" xil_pn:start_ts="1543423911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543423911" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4178237750904248949" xil_pn:start_ts="1543423911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543217047" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="52639429163944915" xil_pn:start_ts="1543217047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543424550" xil_pn:in_ck="-509278412673485709" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543424550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="Forward_Controller.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="ImmCalc.v"/>
      <outfile xil_pn:name="Instruction_Fetcher.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="NextPC.v"/>
      <outfile xil_pn:name="Res_Translator.v"/>
      <outfile xil_pn:name="Stall_Detector.v"/>
      <outfile xil_pn:name="TB.v"/>
      <outfile xil_pn:name="mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1543424553" xil_pn:in_ck="-509278412673485709" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9127357423846912663" xil_pn:start_ts="1543424550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_beh.prj"/>
      <outfile xil_pn:name="TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543424553" xil_pn:in_ck="-4587292057439897883" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5664361964785315348" xil_pn:start_ts="1543424553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
