Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Papilio_DUO_LX9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Papilio_DUO_LX9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Papilio_DUO_LX9"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Papilio_DUO_LX9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../../../../../DesignLab-1.0.5/libraries/AVR_Wishbone_Bridge" "../../../../../../../../DesignLab-1.0.5/libraries/Benchy" "../../../../../../../../DesignLab-1.0.5/libraries/BitCoin_Miner" "../../../../../../../../DesignLab-1.0.5/libraries/Building_Blocks" "../../../../../../../../DesignLab-1.0.5/libraries/Clocks" "../../../../../../../../DesignLab-1.0.5/libraries/Gameduino" "../../../../../../../../DesignLab-1.0.5/libraries/HQVGA" "../../../../../../../../DesignLab-1.0.5/libraries/Papilio_Hardware" "../../../../../../../../DesignLab-1.0.5/libraries/VGA_ZPUino" "../../../../../../../../DesignLab-1.0.5/libraries/VGA_ZXSpectrum" "../../../../../../../../DesignLab-1.0.5/libraries/ZPUino_2" "../../../../../../../../DesignLab-1.0.5/libraries/ZPUino_Wishbone_Peripherals" "../.."  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\DesignLab-1.0.5\examples\00.Papilio_Schematic_Library\Libraries\ZPUino_1\PSL_Papilio_DUO_LX9\zpu_config.vhd" into library work
Parsing package <zpu_config>.
Parsing VHDL file "C:\DesignLab-1.0.5\examples\00.Papilio_Schematic_Library\Libraries\ZPUino_1\PSL_Papilio_DUO_LX9\zpupkg.vhd" into library work
Parsing package <zpupkg>.
Parsing VHDL file "C:\DesignLab-1.0.5\examples\00.Papilio_Schematic_Library\Libraries\ZPUino_1\PSL_Papilio_DUO_LX9\zpuino_config.vhd" into library work
Parsing package <zpuino_config>.
Parsing VHDL file "C:\DesignLab-1.0.5\examples\00.Papilio_Schematic_Library\Libraries\ZPUino_1\PSL_Papilio_DUO_LX9\zpuinopkg.vhd" into library work
Parsing package <zpuinopkg>.
Parsing VHDL file "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\Q_decoder.vhd" into library DesignLab
Parsing entity <Q_Decoder>.
Parsing architecture <Behavioral> of entity <q_decoder>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\ZPUino_Wishbone_Peripherals\Wishbone_to_Registers_x10.vhd" into library DesignLab
Parsing entity <Wishbone_to_Registers_x10>.
Parsing architecture <rtl> of entity <wishbone_to_registers_x10>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\ZPUino_2\sram_ctrl8.vhd" into library DesignLab
Parsing entity <sram_ctrl8>.
Parsing architecture <behave> of entity <sram_ctrl8>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\ZPUino_2\pad.vhd" into library DesignLab
Parsing package <pad>.
Parsing entity <isync>.
Parsing architecture <behave> of entity <isync>.
Parsing entity <iopad>.
Parsing architecture <behave> of entity <iopad>.
Parsing entity <ipad>.
Parsing architecture <behave> of entity <ipad>.
Parsing entity <opad>.
Parsing architecture <behave> of entity <opad>.
Parsing VHDL file "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" into library work
Parsing entity <Quadrature_decoder>.
Parsing architecture <BEHAVIORAL> of entity <quadrature_decoder>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" into library DesignLab
Parsing entity <ZPUino_Papilio_DUO_V2>.
Parsing architecture <behave> of entity <zpuino_papilio_duo_v2>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Wing_GPIO.vhd" into library DesignLab
Parsing entity <Wing_GPIO>.
Parsing architecture <Behavioral> of entity <wing_gpio>.
Parsing VHDL file "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" into library DesignLab
Parsing entity <Papilio_DUO_Wing_Pinout>.
Parsing architecture <BEHAVIORAL> of entity <papilio_duo_wing_pinout>.
Parsing VHDL file "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" into library work
Parsing entity <Papilio_DUO_LX9>.
Parsing architecture <BEHAVIORAL> of entity <papilio_duo_lx9>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Papilio_DUO_LX9> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Wing_GPIO> (architecture <Behavioral>) from library <designlab>.

Elaborating entity <Papilio_DUO_Wing_Pinout> (architecture <BEHAVIORAL>) from library <designlab>.

Elaborating entity <iopad> (architecture <behave>) from library <designlab>.

Elaborating entity <isync> (architecture <behave>) from library <designlab>.
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 382: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 383: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 384: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 385: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 386: gpio_spp_read should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd" Line 387: gpio_spp_read should be on the sensitivity list of the process

Elaborating entity <Quadrature_decoder> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Wishbone_to_Registers_x10> (architecture <rtl>) from library <designlab>.
WARNING:HDLCompiler:634 - "C:\DesignLab-1.0.5\libraries\ZPUino_Wishbone_Peripherals\Wishbone_to_Registers_x10.vhd" Line 78: Net <wb_inta_o> does not have a driver.

Elaborating entity <Q_Decoder> (architecture <Behavioral>) from library <designlab>.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 47: Net <XLXI_1_register4_in_openSignal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 48: Net <XLXI_1_register5_in_openSignal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 49: Net <XLXI_1_register6_in_openSignal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 50: Net <XLXI_1_register7_in_openSignal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 51: Net <XLXI_1_register8_in_openSignal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" Line 52: Net <XLXI_1_register9_in_openSignal[31]> does not have a driver.

Elaborating entity <ZPUino_Papilio_DUO_V2> (architecture <behave>) from library <designlab>.
WARNING:HDLCompiler:89 - "C:\DesignLab-1.0.5\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" Line 176: <zpuino_papilio_duo_v2_blackbox> remains a black-box since it has no binding entity.

Elaborating entity <sram_ctrl8> (architecture <behave>) from library <designlab>.
INFO:HDLCompiler:679 - "C:\DesignLab-1.0.5\libraries\ZPUino_2\sram_ctrl8.vhd" Line 223. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\DesignLab-1.0.5\libraries\ZPUino_2\sram_ctrl8.vhd" Line 348. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 129: Net <XLXI_44_Flex_Pin_out_0_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 130: Net <XLXI_44_Flex_Pin_out_1_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 131: Net <XLXI_44_Flex_Pin_out_2_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 132: Net <XLXI_44_Flex_Pin_out_3_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 133: Net <XLXI_44_Flex_Pin_out_4_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 134: Net <XLXI_44_Flex_Pin_out_5_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 135: Net <XLXI_51_AVR_Wishbone_Bridge_Enable_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 136: Net <XLXI_51_wishbone_slot_video_in_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 138: Net <XLXI_51_wishbone_slot_6_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 140: Net <XLXI_51_wishbone_slot_8_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 142: Net <XLXI_51_wishbone_slot_9_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 144: Net <XLXI_51_wishbone_slot_10_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 146: Net <XLXI_51_wishbone_slot_11_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 148: Net <XLXI_51_wishbone_slot_12_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 150: Net <XLXI_51_wishbone_slot_13_out_openSignal[100]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" Line 152: Net <XLXI_51_wishbone_slot_14_out_openSignal[100]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Papilio_DUO_LX9>.
    Related source file is "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf".
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_0> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_1> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_2> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_3> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_4> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 350: Output port <Flex_Pin_in_5> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_video_out> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_6_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_8_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_9_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_10_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_11_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_12_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_13_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <wishbone_slot_14_in> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <clk_1Mhz> of the instance <XLXI_51> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Papilio_DUO_LX9.vhf" line 447: Output port <clk_osc_32Mhz> of the instance <XLXI_51> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_video_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_6_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_8_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_9_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_10_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_11_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_12_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_13_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_wishbone_slot_14_out_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_Flex_Pin_out_5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_51_AVR_Wishbone_Bridge_Enable_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ext_pins_inout<100:12> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ext_pins_inout<10:0> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <Papilio_DUO_LX9> synthesized.

Synthesizing Unit <Wing_GPIO>.
    Related source file is "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Wing_GPIO.vhd".
    Summary:
	no macro.
Unit <Wing_GPIO> synthesized.

Synthesizing Unit <Papilio_DUO_Wing_Pinout>.
    Related source file is "C:\DesignLab-1.0.5\libraries\Papilio_Hardware\Papilio_DUO_Wing_Pinout.vhd".
WARNING:Xst:647 - Input <gpio_bus_out<200:166>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WingType_miso_AH<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <gpio_bus_in<200:98>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2563 - Inout <WingType_mosi_AH<7:6>> is never assigned. Tied to value Z.
    Found 2-bit tristate buffer for signal <WingType_mosi_AH<7:6>> created at line 60
    Summary:
	inferred   1 Tristate(s).
Unit <Papilio_DUO_Wing_Pinout> synthesized.

Synthesizing Unit <iopad>.
    Related source file is "C:\DesignLab-1.0.5\libraries\ZPUino_2\pad.vhd".
    Found 1-bit tristate buffer for signal <PAD> created at line 155
    Summary:
	inferred   1 Tristate(s).
Unit <iopad> synthesized.

Synthesizing Unit <isync>.
    Related source file is "C:\DesignLab-1.0.5\libraries\ZPUino_2\pad.vhd".
    Summary:
	no macro.
Unit <isync> synthesized.

Synthesizing Unit <Quadrature_decoder>.
    Related source file is "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf".
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register0_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register1_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register2_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register3_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register4_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register5_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register6_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register7_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register8_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\circuit\DUO_LX9\Quadrature_decoder.vhf" line 95: Output port <register9_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_1_register4_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_register5_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_register6_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_register7_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_register8_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_register9_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Quadrature_decoder> synthesized.

Synthesizing Unit <Wishbone_to_Registers_x10>.
    Related source file is "C:\DesignLab-1.0.5\libraries\ZPUino_Wishbone_Peripherals\Wishbone_to_Registers_x10.vhd".
WARNING:Xst:647 - Input <wishbone_in<100:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wishbone_out<100:34>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_inta_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <register1_out>.
    Found 32-bit register for signal <register2_out>.
    Found 32-bit register for signal <register3_out>.
    Found 32-bit register for signal <register4_out>.
    Found 32-bit register for signal <register5_out>.
    Found 32-bit register for signal <register6_out>.
    Found 32-bit register for signal <register7_out>.
    Found 32-bit register for signal <register8_out>.
    Found 32-bit register for signal <register9_out>.
    Found 32-bit register for signal <register0_out>.
    Summary:
	inferred 320 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <Wishbone_to_Registers_x10> synthesized.

Synthesizing Unit <Q_Decoder>.
    Related source file is "C:\Users\kr\Documents\DesignLab\libraries\Quadrature_decoder\Q_decoder.vhd".
    Found 3-bit register for signal <QuadB_Delayed>.
    Found 32-bit register for signal <Count>.
    Found 32-bit register for signal <Position>.
    Found 3-bit register for signal <QuadA_Delayed_s>.
    Found 3-bit register for signal <QuadB_Delayed_s>.
    Found 32-bit register for signal <Count_s>.
    Found 32-bit register for signal <Position_s>.
    Found 3-bit register for signal <QuadA_Delayed_t>.
    Found 3-bit register for signal <QuadB_Delayed_t>.
    Found 32-bit register for signal <Count_t>.
    Found 32-bit register for signal <Position_t>.
    Found 3-bit register for signal <QuadA_Delayed_f>.
    Found 3-bit register for signal <QuadB_Delayed_f>.
    Found 32-bit register for signal <Count_f>.
    Found 32-bit register for signal <Position_f>.
    Found 3-bit register for signal <QuadA_Delayed>.
    Found 32-bit adder for signal <Count[31]_GND_16_o_add_0_OUT> created at line 1253.
    Found 32-bit adder for signal <Count_s[31]_GND_16_o_add_9_OUT> created at line 1253.
    Found 32-bit adder for signal <Count_t[31]_GND_16_o_add_18_OUT> created at line 1253.
    Found 32-bit adder for signal <Count_f[31]_GND_16_o_add_27_OUT> created at line 1253.
    Found 32-bit subtractor for signal <Count[31]_GND_16_o_sub_2_OUT<31:0>> created at line 1320.
    Found 32-bit subtractor for signal <Count_s[31]_GND_16_o_sub_11_OUT<31:0>> created at line 1320.
    Found 32-bit subtractor for signal <Count_t[31]_GND_16_o_sub_20_OUT<31:0>> created at line 1320.
    Found 32-bit subtractor for signal <Count_f[31]_GND_16_o_sub_29_OUT<31:0>> created at line 1320.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 280 D-type flip-flop(s).
Unit <Q_Decoder> synthesized.

Synthesizing Unit <ZPUino_Papilio_DUO_V2>.
    Related source file is "C:\DesignLab-1.0.5\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd".
WARNING:Xst:647 - Input <ext_pins_in<100:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\DesignLab-1.0.5\libraries\ZPUino_2\ZPUino_Papilio_DUO_V2.vhd" line 280: Output port <LED> of the instance <Inst_ZPUino_Papilio_DUO_V2_blackbox> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <ext_pins_inout<100:12>> is never assigned. Tied to value Z.
    Found 1-bit tristate buffer for signal <ext_pins_inout<10>> created at line 67
    Found 1-bit tristate buffer for signal <ext_pins_inout<9>> created at line 67
    Found 1-bit tristate buffer for signal <ext_pins_inout<8>> created at line 67
    Found 1-bit tristate buffer for signal <ext_pins_inout<11>> created at line 67
    Found 89-bit tristate buffer for signal <ext_pins_inout<100:12>> created at line 67
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ext_pins_inout<7:0> may hinder XST clustering optimizations.
    Summary:
	inferred   5 Tristate(s).
Unit <ZPUino_Papilio_DUO_V2> synthesized.

Synthesizing Unit <sram_ctrl8>.
    Related source file is "C:\DesignLab-1.0.5\libraries\ZPUino_2\sram_ctrl8.vhd".
    Set property "IOB = FORCE" for signal <sram_data_write>.
    Set property "IOB = FORCE" for signal <sram_ce_i>.
    Set property "IOB = FORCE" for signal <sram_oe_i>.
WARNING:Xst:647 - Input <clk_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_ack_o>.
    Found 25-bit register for signal <addr_save_q>.
    Found 1-bit register for signal <write_save_q>.
    Found 4-bit register for signal <sel_q>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <sram_ce_i>.
    Found 1-bit register for signal <sram_oe_i>.
    Found 1-bit register for signal <ntristate>.
    Found 1-bit register for signal <ack_q>.
    Found 8-bit register for signal <sram_data_write>.
    Found 32-bit register for signal <sram_data_read_q>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <out_write_enable> created at line 121.
    Found 1-bit tristate buffer for signal <sram_data<7>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<6>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<5>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<4>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<3>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<2>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<1>> created at line 114
    Found 1-bit tristate buffer for signal <sram_data<0>> created at line 114
    Summary:
	inferred 107 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sram_ctrl8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit addsub                                         : 4
# Registers                                            : 37
 1-bit register                                        : 6
 25-bit register                                       : 1
 3-bit register                                        : 8
 32-bit register                                       : 20
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 1
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 68
 1-bit tristate buffer                                 : 66
 2-bit tristate buffer                                 : 1
 89-bit tristate buffer                                : 1
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 4
 1-bit xor4                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../../../../../../DesignLab-1.0.5/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2_blackbox.ngc>.
Loading core <ZPUino_Papilio_DUO_V2_blackbox> for timing and area information for instance <Inst_ZPUino_Papilio_DUO_V2_blackbox>.
WARNING:Xst:2677 - Node <sel_q_0> of sequential type is unconnected in block <sram_inst>.

Synthesizing (advanced) Unit <Q_Decoder>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
The following registers are absorbed into counter <Count_s>: 1 register on signal <Count_s>.
The following registers are absorbed into counter <Count_f>: 1 register on signal <Count_f>.
The following registers are absorbed into counter <Count_t>: 1 register on signal <Count_t>.
Unit <Q_Decoder> synthesized (advanced).
WARNING:Xst:2677 - Node <sel_q_0> of sequential type is unconnected in block <sram_ctrl8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit updown counter                                 : 4
# Registers                                            : 686
 Flip-Flops                                            : 686
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 1
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 4
 1-bit xor4                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_51/sram_inst/FSM_0> on signal <state[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 stage1 | 001
 stage2 | 010
 stage3 | 011
 stage4 | 100
--------------------
WARNING:Xst:2677 - Node <addr_save_q_21> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_22> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_23> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_24> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_25> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2677 - Node <addr_save_q_26> of sequential type is unconnected in block <sram_ctrl8>.
WARNING:Xst:2042 - Unit Papilio_DUO_Wing_Pinout: 10 internal tristates are replaced by logic (pull-up yes): WingType_mosi_AH<0>, WingType_mosi_AH<1>, WingType_mosi_AH<2>, WingType_mosi_AH<6>, WingType_mosi_AH<7>, WingType_mosi_AL<3>, WingType_mosi_AL<4>, WingType_mosi_AL<5>, WingType_mosi_AL<6>, WingType_mosi_AL<7>.

Optimizing unit <Papilio_DUO_LX9> ...

Optimizing unit <Wishbone_to_Registers_x10> ...

Optimizing unit <Q_Decoder> ...

Optimizing unit <Papilio_DUO_Wing_Pinout> ...
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register0_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register9_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register8_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register7_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register6_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register5_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register4_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register3_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register2_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_31> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_30> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_29> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_28> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_27> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_26> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_25> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_24> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_23> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_22> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_21> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_20> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_19> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_18> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_17> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_16> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_15> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_14> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_13> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_12> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_11> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_10> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_9> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_8> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_7> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_6> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_5> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_4> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_3> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_2> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_1> of sequential type is unconnected in block <Papilio_DUO_LX9>.
WARNING:Xst:2677 - Node <XLXI_48/XLXI_1/register1_out_0> of sequential type is unconnected in block <Papilio_DUO_LX9>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Papilio_DUO_LX9, actual ratio is 51.
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd1> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/lsu/r_addr_27> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/lsu/r_addr_27_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/memarb/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/memarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd2> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/memarb2/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/memarb2/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_tos_31> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_tos_31_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd3> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <timers_inst/timer0_inst/tmrr_presrst> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <timers_inst/timer1_inst/tmrr_presrst> 
INFO:Xst:2260 - The FF/Latch <slot4/wb_ack_o> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <slot4/trans> 
INFO:Xst:2260 - The FF/Latch <zpuino/spiwb_inst/wb_stb_o> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/spiwb_inst/wb_cyc_o> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd4> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/cache/stb> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/cache/cyc> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/ioarb/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/ioarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_0> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/prefr_decodedOpcode_0_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_1> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_1_1> <zpuino/zpuino/core/prefr_decodedOpcode_1_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_2> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_2_1> <zpuino/zpuino/core/prefr_decodedOpcode_2_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_3> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_3_1> <zpuino/zpuino/core/prefr_decodedOpcode_3_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_4> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/prefr_decodedOpcode_4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_5> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_5_1> <zpuino/zpuino/core/prefr_decodedOpcode_5_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd1> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/lsu/r_addr_27> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/lsu/r_addr_27_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/memarb/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/memarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd2> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/memarb2/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/memarb2/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_tos_31> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_tos_31_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd3> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <timers_inst/timer0_inst/tmrr_presrst> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <timers_inst/timer1_inst/tmrr_presrst> 
INFO:Xst:2260 - The FF/Latch <slot4/wb_ack_o> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <slot4/trans> 
INFO:Xst:2260 - The FF/Latch <zpuino/spiwb_inst/wb_stb_o> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/spiwb_inst/wb_cyc_o> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/exr_state_FSM_FFd4> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/exr_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/cache/stb> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/cache/cyc> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/ioarb/current_master> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/ioarb/current_master_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_0> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/prefr_decodedOpcode_0_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_1> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_1_1> <zpuino/zpuino/core/prefr_decodedOpcode_1_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_2> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_2_1> <zpuino/zpuino/core/prefr_decodedOpcode_2_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_3> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_3_1> <zpuino/zpuino/core/prefr_decodedOpcode_3_2> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_4> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following FF/Latch : <zpuino/zpuino/core/prefr_decodedOpcode_4_1> 
INFO:Xst:2260 - The FF/Latch <zpuino/zpuino/core/prefr_decodedOpcode_5> in Unit <XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox> is equivalent to the following 2 FFs/Latches : <zpuino/zpuino/core/prefr_decodedOpcode_5_1> <zpuino/zpuino/core/prefr_decodedOpcode_5_2> 

Final Macro Processing ...

Processing Unit <Papilio_DUO_LX9> :
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadA_Delayed_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadB_Delayed_f_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadB_Delayed_t_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadA_Delayed_t_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadA_Delayed_f_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadA_Delayed_s_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadB_Delayed_1>.
	Found 2-bit shift register for signal <XLXI_48/XLXI_2/QuadB_Delayed_s_1>.
Unit <Papilio_DUO_LX9> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 475
 Flip-Flops                                            : 475
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Papilio_DUO_LX9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4253
#      GND                         : 2
#      INV                         : 39
#      LUT1                        : 114
#      LUT2                        : 157
#      LUT3                        : 686
#      LUT4                        : 308
#      LUT5                        : 425
#      LUT6                        : 1344
#      MULT_AND                    : 54
#      MUXCY                       : 494
#      MUXF7                       : 142
#      MUXF8                       : 32
#      VCC                         : 2
#      XORCY                       : 454
# FlipFlops/Latches                : 2452
#      FD                          : 182
#      FD_1                        : 63
#      FDC                         : 7
#      FDC_1                       : 3
#      FDCE                        : 4
#      FDCE_1                      : 1
#      FDE                         : 1354
#      FDE_1                       : 90
#      FDP                         : 2
#      FDPE_1                      : 1
#      FDR                         : 201
#      FDRE                        : 365
#      FDS                         : 64
#      FDSE                        : 93
#      ODDR2                       : 22
# RAMS                             : 12
#      RAMB16BWER                  : 11
#      RAMB8BWER                   : 1
# Shift Registers                  : 44
#      SRLC16E                     : 44
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 188
#      IBUF                        : 11
#      IBUFG                       : 1
#      IOBUF                       : 57
#      OBUF                        : 29
#      OBUFT                       : 90
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2452  out of  11440    21%  
 Number of Slice LUTs:                 3117  out of   5720    54%  
    Number used as Logic:              3073  out of   5720    53%  
    Number used as Memory:               44  out of   1440     3%  
       Number used as SRL:               44

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4615
   Number with an unused Flip Flop:    2163  out of   4615    46%  
   Number with an unused LUT:          1498  out of   4615    32%  
   Number of fully used LUT-FF pairs:   954  out of   4615    20%  
   Number of unique control sets:       174

IO Utilization: 
 Number of IOs:                         359
 Number of bonded IOBs:                 187  out of    102   183% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of     32    37%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+-----------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                         | Load  |
------------------------------------------+-----------------------------------------------+-------+
ext_pins_in<0>                            | PLL_ADV:CLKOUT0                               | 2380  |
XLXI_51_wishbone_slot_14_out_openSignal<1>| NONE(XLXI_51/sram_inst/lsaq[1].sram_addr_qlow)| 21    |
ext_pins_in<0>                            | PLL_ADV:CLKOUT1                               | 1     |
ext_pins_inout<9>                         | IBUF+BUFG                                     | 132   |
------------------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 40.654ns (Maximum Frequency: 24.598MHz)
   Minimum input arrival time before clock: 5.711ns
   Maximum output required time after clock: 6.756ns
   Maximum combinational path delay: 6.312ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_pins_in<0>'
  Clock period: 40.654ns (frequency: 24.598MHz)
  Total number of paths / destination ports: 151783 / 5442
-------------------------------------------------------------------------
Delay:               13.551ns (Levels of Logic = 3)
  Source:            XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/zpuino/core/exr_state_FSM_FFd4 (FF)
  Destination:       XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1 (DSP)
  Source Clock:      ext_pins_in<0> rising 3.0X
  Destination Clock: ext_pins_in<0> rising 3.0X

  Data Path: XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/zpuino/core/exr_state_FSM_FFd4 to XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             86   0.525   2.328  zpuino/zpuino/core/exr_state_FSM_FFd4 (zpuino/zpuino/core/exr_state_FSM_FFd4)
     LUT3:I0->O           32   0.235   1.520  zpuino/zpuino/core/exr_state_lshifter_multorshift1 (zpuino/zpuino/core/lshifter_multorshift)
     LUT6:I5->O            1   0.254   0.681  zpuino/zpuino/core/shl/Mmux_inputB[4]_inputB[31]_mux_1_OUT301 (zpuino/zpuino/core/shl/inputB[4]_inputB[31]_mux_1_OUT<7>)
     DSP48A1:B7->BCOUT17    1   2.750   0.681  zpuino/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT (zpuino/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT_BCOUT_to_Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1_B_17)
     DSP48A1:B17               4.577          zpuino/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT1
    ----------------------------------------
    Total                     13.551ns (8.341ns logic, 5.210ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_pins_inout<9>'
  Clock period: 9.503ns (frequency: 105.227MHz)
  Total number of paths / destination ports: 1087 / 188
-------------------------------------------------------------------------
Delay:               4.752ns (Levels of Logic = 2)
  Source:            XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/process_ack (FF)
  Destination:       XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/shreg_out_q_30 (FF)
  Source Clock:      ext_pins_inout<9> rising
  Destination Clock: ext_pins_inout<9> falling

  Data Path: XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/process_ack to XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/shreg_out_q_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.525   1.880  zpuino/spiwb_inst/process_ack (zpuino/spiwb_inst/process_ack)
     LUT5:I1->O           21   0.254   1.765  zpuino/spiwb_inst/Mmux_shreg_out_q[30]_shreg_load[31]_mux_19_OUT1011 (zpuino/spiwb_inst/Mmux_shreg_out_q[30]_shreg_load[31]_mux_19_OUT101)
     LUT6:I0->O            1   0.254   0.000  zpuino/spiwb_inst/Mmux_shreg_out_q[30]_shreg_load[31]_mux_19_OUT311 (zpuino/spiwb_inst/shreg_out_q[30]_shreg_load[31]_mux_19_OUT<8>)
     FDE_1:D                   0.074          zpuino/spiwb_inst/shreg_out_q_8
    ----------------------------------------
    Total                      4.752ns (1.107ns logic, 3.645ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_pins_in<0>'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            ext_pins_inout<7> (PAD)
  Destination:       XLXI_51/sram_inst/sram_data_read_q_31 (FF)
  Destination Clock: ext_pins_in<0> falling 3.0X

  Data Path: ext_pins_inout<7> to XLXI_51/sram_inst/sram_data_read_q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.681  ext_pins_inout_7_IOBUF (N83)
     FD_1:D                    0.074          XLXI_51/sram_inst/sram_data_read_q_31
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_pins_inout<9>'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              5.711ns (Levels of Logic = 4)
  Source:            ext_pins_inout<8> (PAD)
  Destination:       XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/addr_26 (FF)
  Destination Clock: ext_pins_inout<9> falling

  Data Path: ext_pins_inout<8> to XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/addr_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.328   1.196  ext_pins_inout_8_IOBUF (N82)
     begin scope: 'XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox:AVRSPI_NCS'
     LUT6:I1->O            3   0.254   0.994  zpuino/spiwb_inst/_n0275_inv11 (zpuino/spiwb_inst/_n0275_inv1)
     LUT3:I0->O           25   0.235   1.402  zpuino/spiwb_inst/_n0298_inv1 (zpuino/spiwb_inst/_n0298_inv)
     FDE_1:CE                  0.302          zpuino/spiwb_inst/addr_2
    ----------------------------------------
    Total                      5.711ns (2.119ns logic, 3.592ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_pins_in<0>'
  Total number of paths / destination ports: 114 / 60
-------------------------------------------------------------------------
Offset:              5.316ns (Levels of Logic = 2)
  Source:            XLXI_51/sram_inst/ntristate (FF)
  Destination:       ext_pins_inout<7> (PAD)
  Source Clock:      ext_pins_in<0> rising 3.0X

  Data Path: XLXI_51/sram_inst/ntristate to ext_pins_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_51/sram_inst/ntristate (XLXI_51/sram_inst/ntristate)
     INV:I->O              8   0.255   0.943  XLXI_51/sram_inst/ntristate_inv1_INV_0 (XLXI_51/sram_inst/ntristate_inv)
     IOBUF:T->IO               2.912          ext_pins_inout_7_IOBUF (ext_pins_inout<7>)
    ----------------------------------------
    Total                      5.316ns (3.692ns logic, 1.624ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_pins_inout<9>'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              6.756ns (Levels of Logic = 4)
  Source:            XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/count_q_2 (FF)
  Destination:       ext_pins_inout<11> (PAD)
  Source Clock:      ext_pins_inout<9> falling

  Data Path: XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox/zpuino/spiwb_inst/count_q_2 to ext_pins_inout<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.204  zpuino/spiwb_inst/count_q_2 (zpuino/spiwb_inst/count_q<2>)
     LUT3:I0->O            5   0.235   0.949  zpuino/spiwb_inst/Mcount_count_q_xor<3>111 (zpuino/spiwb_inst/Mcount_count_q_xor<3>11)
     LUT6:I4->O            1   0.250   0.681  zpuino/spiwb_inst/Mmux_data_out11 (AVRSPI_MISO)
     end scope: 'XLXI_51/Inst_ZPUino_Papilio_DUO_V2_blackbox:AVRSPI_MISO'
     OBUFT:I->O                2.912          ext_pins_inout_11_OBUFT (ext_pins_inout<11>)
    ----------------------------------------
    Total                      6.756ns (3.922ns logic, 2.834ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.312ns (Levels of Logic = 3)
  Source:            DUO_SW1 (PAD)
  Destination:       ARD_RESET (PAD)

  Data Path: DUO_SW1 to ARD_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  DUO_SW1_IBUF (DUO_SW1_IBUF)
     INV:I->O              1   0.710   0.681  XLXI_60 (ARD_RESET_OBUF)
     OBUF:I->O                 2.912          ARD_RESET_OBUF (ARD_RESET)
    ----------------------------------------
    Total                      6.312ns (4.950ns logic, 1.362ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ext_pins_in<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ext_pins_in<0>   |   13.551|    1.324|    1.324|         |
ext_pins_inout<9>|         |    1.324|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ext_pins_inout<9>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ext_pins_in<0>   |    1.280|         |    1.811|         |
ext_pins_inout<9>|         |         |    6.268|         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.78 secs
 
--> 

Total memory usage is 222328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  392 (   0 filtered)
Number of infos    :   70 (   0 filtered)

