DIGEST 57d0d4942eb8dab1b32469eacd4684fd
FThieleUniversal
R15:18 Coq.Lists.List <> <> lib
R36:39 Coq.Bool.Bool <> <> lib
R57:59 Coq.Init.Nat <> <> lib
R77:82 Coq.ZArith.ZArith <> <> lib
R100:104 Coq.Arith.Arith <> <> lib
R122:124 Coq.micromega.Lia <> <> lib
prf 180:192 <> firstn_repeat
binder 204:204 <> A:1
R215:215 ThieleUniversal <> A:1 var
binder 213:213 <> x:2
binder 218:218 <> n:3
binder 220:220 <> m:4
R246:248 Coq.Init.Logic <> ::type_scope:x_'='_x not
R225:230 Coq.Lists.List <> firstn def
R235:240 Coq.Lists.List <> repeat def
R244:244 ThieleUniversal <> m:4 var
R242:242 ThieleUniversal <> x:2 var
R232:232 ThieleUniversal <> n:3 var
R249:254 Coq.Lists.List <> repeat def
R259:270 Coq.Init.Nat <> min def
R272:272 ThieleUniversal <> n:3 var
R274:274 ThieleUniversal <> m:4 var
R256:256 ThieleUniversal <> x:2 var
prf 480:491 <> skipn_repeat
binder 503:503 <> A:5
R514:514 ThieleUniversal <> A:5 var
binder 512:512 <> x:6
binder 517:517 <> n:7
binder 519:519 <> m:8
R544:546 Coq.Init.Logic <> ::type_scope:x_'='_x not
R524:528 Coq.Lists.List <> skipn def
R533:538 Coq.Lists.List <> repeat def
R542:542 ThieleUniversal <> m:8 var
R540:540 ThieleUniversal <> x:6 var
R530:530 ThieleUniversal <> n:7 var
R547:552 Coq.Lists.List <> repeat def
R558:560 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R557:557 ThieleUniversal <> m:8 var
R561:561 ThieleUniversal <> n:7 var
R554:554 ThieleUniversal <> x:6 var
R659:669 Coq.Arith.PeanoNat Nat sub_0_r thm
R659:669 Coq.Arith.PeanoNat Nat sub_0_r thm
R659:669 Coq.Arith.PeanoNat Nat sub_0_r thm
R713:725 Coq.Lists.List ListNotations <> mod
rec 829:830 <> TM
proj 839:847 <> tm_accept
proj 858:866 <> tm_reject
proj 877:884 <> tm_blank
proj 896:903 <> tm_rules
R851:853 Coq.Init.Datatypes <> nat ind
R870:872 Coq.Init.Datatypes <> nat ind
R889:891 Coq.Init.Datatypes <> nat ind
R908:911 Coq.Init.Datatypes <> list ind
R935:937 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R929:931 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R923:925 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R917:919 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R914:916 Coq.Init.Datatypes <> nat ind
R920:922 Coq.Init.Datatypes <> nat ind
R926:928 Coq.Init.Datatypes <> nat ind
R932:934 Coq.Init.Datatypes <> nat ind
R938:938 Coq.Numbers.BinNums <> Z ind
def 956:963 <> TMConfig
R983:985 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R972:974 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R969:971 Coq.Init.Datatypes <> nat ind
R975:978 Coq.Init.Datatypes <> list ind
R980:982 Coq.Init.Datatypes <> nat ind
R986:988 Coq.Init.Datatypes <> nat ind
def 1034:1042 <> find_rule
R1053:1056 Coq.Init.Datatypes <> list ind
R1074:1074 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1070:1070 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1066:1066 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1062:1062 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1059:1061 Coq.Init.Datatypes <> nat ind
R1063:1065 Coq.Init.Datatypes <> nat ind
R1067:1069 Coq.Init.Datatypes <> nat ind
R1071:1073 Coq.Init.Datatypes <> nat ind
R1075:1075 Coq.Numbers.BinNums <> Z ind
binder 1045:1049 <> rules:14
R1088:1090 Coq.Init.Datatypes <> nat ind
binder 1080:1084 <> q_cur:15
R1104:1106 Coq.Init.Datatypes <> nat ind
binder 1094:1100 <> sym_cur:16
R1113:1118 Coq.Init.Datatypes <> option ind
R1130:1132 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1124:1126 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R1121:1123 Coq.Init.Datatypes <> nat ind
R1127:1129 Coq.Init.Datatypes <> nat ind
R1133:1133 Coq.Numbers.BinNums <> Z ind
R1147:1151 ThieleUniversal <> rules:14 var
R1162:1163 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R1168:1171 Coq.Init.Datatypes <> None constr
R1212:1215 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R1177:1177 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1184:1185 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1194:1195 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1198:1199 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1205:1206 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1211:1211 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1233:1236 Coq.Init.Datatypes <> andb def
R1262:1268 Coq.Arith.PeanoNat Nat eqb def
R1279:1285 ThieleUniversal <> sym_cur:16 var
R1239:1245 Coq.Arith.PeanoNat Nat eqb def
R1254:1258 ThieleUniversal <> q_cur:15 var
R1333:1341 ThieleUniversal <> find_rule:17 def
R1354:1360 ThieleUniversal <> sym_cur:16 var
R1348:1352 ThieleUniversal <> q_cur:15 var
R1299:1302 Coq.Init.Datatypes <> Some constr
R1304:1304 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1307:1308 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1314:1315 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1320:1320 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
def 1447:1453 <> tm_step
R1461:1462 ThieleUniversal <> TM rec
binder 1456:1457 <> tm:19
R1473:1480 ThieleUniversal <> TMConfig def
binder 1466:1469 <> conf:20
R1485:1492 ThieleUniversal <> TMConfig def
R1523:1526 ThieleUniversal <> conf:20 var
R1504:1504 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1506:1507 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1512:1513 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1518:1518 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1536:1538 Coq.Init.Datatypes <> orb def
R1568:1574 Coq.Arith.PeanoNat Nat eqb def
R1582:1590 ThieleUniversal <> tm_reject proj
R1578:1579 ThieleUniversal <> tm:19 var
R1541:1547 Coq.Arith.PeanoNat Nat eqb def
R1555:1563 ThieleUniversal <> tm_accept proj
R1551:1552 ThieleUniversal <> tm:19 var
R1622:1624 Coq.Lists.List <> nth def
R1640:1647 ThieleUniversal <> tm_blank proj
R1636:1637 ThieleUniversal <> tm:19 var
binder 1615:1617 <> sym:22
R1661:1669 ThieleUniversal <> find_rule def
R1675:1682 ThieleUniversal <> tm_rules proj
R1671:1672 ThieleUniversal <> tm:19 var
R1687:1689 ThieleUniversal <> sym:22 var
R1700:1703 Coq.Init.Datatypes <> None constr
R1708:1711 ThieleUniversal <> conf:20 var
R1745:1748 Coq.Init.Datatypes <> Some constr
R1750:1750 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1753:1754 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1760:1761 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1766:1766 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1804:1810 Coq.Arith.PeanoNat Nat ltb def
R1818:1823 Coq.Init.Datatypes <> length def
R1858:1861 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1862:1867 Coq.Lists.List <> repeat def
R1888:1890 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R1891:1896 Coq.Init.Datatypes <> length def
R1873:1880 ThieleUniversal <> tm_blank proj
R1869:1870 ThieleUniversal <> tm:19 var
binder 1781:1788 <> tape_ext:23
R1946:1949 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1926:1931 Coq.Lists.List <> firstn def
R1938:1945 ThieleUniversal <> tape_ext:23 var
R1957:1960 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1950:1950 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1956:1956 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1961:1965 Coq.Lists.List <> skipn def
R1976:1983 ThieleUniversal <> tape_ext:23 var
R1968:1968 Coq.Init.Datatypes <> S constr
binder 1917:1921 <> tape':24
R2004:2011 Coq.ZArith.BinInt Z to_nat def
R2014:2018 Coq.ZArith.BinInt Z max def
R2038:2040 Coq.ZArith.BinInt <> ::Z_scope:x_'+'_x not
R2025:2032 Coq.ZArith.BinInt Z of_nat def
binder 1998:1999 <> h':25
R2057:2057 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R2060:2061 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R2067:2068 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R2071:2071 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R2062:2066 ThieleUniversal <> tape':24 var
R2069:2070 ThieleUniversal <> h':25 var
R1599:1602 ThieleUniversal <> conf:20 var
def 2090:2098 <> tm_step_n
R2106:2107 ThieleUniversal <> TM rec
binder 2101:2102 <> tm:26
R2118:2125 ThieleUniversal <> TMConfig def
binder 2111:2114 <> conf:27
R2133:2135 Coq.Init.Datatypes <> nat ind
binder 2129:2129 <> n:28
R2140:2147 ThieleUniversal <> TMConfig def
R2159:2159 ThieleUniversal <> n:28 var
R2174:2177 ThieleUniversal <> conf:27 var
R2182:2182 Coq.Init.Datatypes <> S constr
R2189:2197 ThieleUniversal <> tm_step_n:29 def
R2203:2209 ThieleUniversal <> tm_step def
R2211:2212 ThieleUniversal <> tm:26 var
R2214:2217 ThieleUniversal <> conf:27 var
R2199:2200 ThieleUniversal <> tm:26 var
mod 2277:2279 <> CPU
def 2296:2301 CPU REG_PC
def 2324:2328 CPU REG_Q
def 2352:2359 CPU REG_HEAD
def 2380:2386 CPU REG_SYM
def 2408:2413 CPU REG_Q'
def 2436:2444 CPU REG_WRITE
def 2464:2471 CPU REG_MOVE
def 2492:2499 CPU REG_ADDR
def 2520:2528 CPU REG_TEMP1
def 2548:2556 CPU REG_TEMP2
ind 2576:2580 CPU Instr
constr 2598:2606 CPU LoadConst
constr 2629:2640 CPU LoadIndirect
constr 2662:2674 CPU StoreIndirect
constr 2696:2702 CPU CopyReg
constr 2724:2731 CPU AddConst
constr 2754:2759 CPU AddReg
constr 2786:2791 CPU SubReg
constr 2818:2819 CPU Jz
constr 2845:2847 CPU Jnz
constr 2873:2876 CPU Halt
R2618:2620 Coq.Init.Datatypes <> nat ind
binder 2609:2610 <> rd:33
binder 2612:2614 <> val:34
R2651:2653 Coq.Init.Datatypes <> nat ind
binder 2643:2644 <> rd:35
binder 2646:2647 <> ra:36
R2685:2687 Coq.Init.Datatypes <> nat ind
binder 2677:2678 <> ra:37
binder 2680:2681 <> rv:38
R2713:2715 Coq.Init.Datatypes <> nat ind
binder 2705:2706 <> rd:39
binder 2708:2709 <> rs:40
R2743:2745 Coq.Init.Datatypes <> nat ind
binder 2734:2735 <> rd:41
binder 2737:2739 <> val:42
R2775:2777 Coq.Init.Datatypes <> nat ind
binder 2762:2763 <> rd:43
binder 2765:2767 <> rs1:44
binder 2769:2771 <> rs2:45
R2807:2809 Coq.Init.Datatypes <> nat ind
binder 2794:2795 <> rd:46
binder 2797:2799 <> rs1:47
binder 2801:2803 <> rs2:48
R2834:2836 Coq.Init.Datatypes <> nat ind
binder 2822:2823 <> rc:49
binder 2825:2830 <> target:50
R2862:2864 Coq.Init.Datatypes <> nat ind
binder 2850:2851 <> rc:51
binder 2853:2858 <> target:52
scheme 2576:2580 CPU Instr_rect
scheme 2576:2580 CPU Instr_ind
scheme 2576:2580 CPU Instr_rec
scheme 2576:2580 CPU Instr_sind
rec 2889:2893 CPU State
proj 2900:2903 CPU regs
proj 2917:2919 CPU mem
R2907:2910 Coq.Init.Datatypes <> list ind
R2912:2914 Coq.Init.Datatypes <> nat ind
R2923:2926 Coq.Init.Datatypes <> list ind
R2928:2930 Coq.Init.Datatypes <> nat ind
def 2951:2958 CPU read_reg
R2965:2967 Coq.Init.Datatypes <> nat ind
binder 2961:2961 <> r:56
R2976:2980 ThieleUniversal CPU State rec
binder 2971:2972 <> st:57
R2985:2987 Coq.Init.Datatypes <> nat ind
R2992:2994 Coq.Lists.List <> nth def
R3002:3005 ThieleUniversal CPU regs proj
R2998:2999 ThieleUniversal <> st:57 var
R2996:2996 ThieleUniversal <> r:56 var
def 3024:3032 CPU write_reg
R3041:3043 Coq.Init.Datatypes <> nat ind
binder 3035:3035 <> r:58
binder 3037:3037 <> v:59
R3052:3056 ThieleUniversal CPU State rec
binder 3047:3048 <> st:60
R3061:3065 ThieleUniversal CPU State rec
R3077:3080 ThieleUniversal CPU regs proj
R3077:3080 ThieleUniversal CPU regs proj
R3077:3080 ThieleUniversal CPU regs proj
R3137:3139 ThieleUniversal CPU mem proj
R3137:3139 ThieleUniversal CPU mem proj
R3103:3106 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3085:3090 Coq.Lists.List <> firstn def
R3098:3101 ThieleUniversal CPU regs proj
R3094:3095 ThieleUniversal <> st:60 var
R3092:3092 ThieleUniversal <> r:58 var
R3110:3113 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3107:3107 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R3109:3109 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R3108:3108 ThieleUniversal <> v:59 var
R3114:3118 Coq.Lists.List <> skipn def
R3130:3133 ThieleUniversal CPU regs proj
R3126:3127 ThieleUniversal <> st:60 var
R3121:3121 Coq.Init.Datatypes <> S constr
R3123:3123 ThieleUniversal <> r:58 var
R3148:3150 ThieleUniversal CPU mem proj
R3144:3145 ThieleUniversal <> st:60 var
def 3171:3178 CPU read_mem
R3188:3190 Coq.Init.Datatypes <> nat ind
binder 3181:3184 <> addr:61
R3199:3203 ThieleUniversal CPU State rec
binder 3194:3195 <> st:62
R3208:3210 Coq.Init.Datatypes <> nat ind
R3215:3217 Coq.Lists.List <> nth def
R3228:3230 ThieleUniversal CPU mem proj
R3224:3225 ThieleUniversal <> st:62 var
R3219:3222 ThieleUniversal <> addr:61 var
def 3249:3257 CPU write_mem
R3269:3271 Coq.Init.Datatypes <> nat ind
binder 3260:3263 <> addr:63
binder 3265:3265 <> v:64
R3280:3284 ThieleUniversal CPU State rec
binder 3275:3276 <> st:65
R3289:3293 ThieleUniversal CPU State rec
R3305:3308 ThieleUniversal CPU regs proj
R3305:3308 ThieleUniversal CPU regs proj
R3305:3308 ThieleUniversal CPU regs proj
R3324:3326 ThieleUniversal CPU mem proj
R3324:3326 ThieleUniversal CPU mem proj
R3317:3320 ThieleUniversal CPU regs proj
R3313:3314 ThieleUniversal <> st:65 var
R3351:3354 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3331:3336 Coq.Lists.List <> firstn def
R3347:3349 ThieleUniversal CPU mem proj
R3343:3344 ThieleUniversal <> st:65 var
R3338:3341 ThieleUniversal <> addr:63 var
R3358:3361 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3355:3355 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R3357:3357 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R3356:3356 ThieleUniversal <> v:64 var
R3362:3366 Coq.Lists.List <> skipn def
R3381:3383 ThieleUniversal CPU mem proj
R3377:3378 ThieleUniversal <> st:65 var
R3369:3369 Coq.Init.Datatypes <> S constr
R3371:3374 ThieleUniversal <> addr:63 var
def 3404:3407 CPU step
R3414:3418 ThieleUniversal CPU Instr ind
binder 3410:3410 <> i:66
R3427:3431 ThieleUniversal CPU State rec
binder 3422:3423 <> st:67
R3436:3440 ThieleUniversal CPU State rec
R3459:3466 ThieleUniversal CPU read_reg def
R3468:3473 ThieleUniversal CPU REG_PC def
R3475:3476 ThieleUniversal <> st:67 var
binder 3453:3454 <> pc:68
R3496:3504 ThieleUniversal CPU write_reg def
R3506:3511 ThieleUniversal CPU REG_PC def
R3514:3514 Coq.Init.Datatypes <> S constr
R3516:3517 ThieleUniversal <> pc:68 var
R3520:3521 ThieleUniversal <> st:67 var
binder 3489:3491 <> st':69
R3536:3536 ThieleUniversal <> i:66 var
R3549:3557 ThieleUniversal CPU LoadConst constr
R3570:3578 ThieleUniversal CPU write_reg def
R3585:3587 ThieleUniversal <> st':69 var
R3595:3606 ThieleUniversal CPU LoadIndirect constr
R3618:3626 ThieleUniversal CPU write_reg def
R3632:3639 ThieleUniversal CPU read_mem def
R3642:3649 ThieleUniversal CPU read_reg def
R3654:3655 ThieleUniversal <> st:67 var
R3658:3659 ThieleUniversal <> st:67 var
R3662:3664 ThieleUniversal <> st':69 var
R3672:3684 ThieleUniversal CPU StoreIndirect constr
R3695:3703 ThieleUniversal CPU write_mem def
R3706:3713 ThieleUniversal CPU read_reg def
R3718:3719 ThieleUniversal <> st:67 var
R3723:3730 ThieleUniversal CPU read_reg def
R3735:3736 ThieleUniversal <> st:67 var
R3739:3741 ThieleUniversal <> st':69 var
R3749:3755 ThieleUniversal CPU CopyReg constr
R3770:3778 ThieleUniversal CPU write_reg def
R3784:3791 ThieleUniversal CPU read_reg def
R3796:3797 ThieleUniversal <> st:67 var
R3800:3802 ThieleUniversal <> st':69 var
R3810:3817 ThieleUniversal CPU AddConst constr
R3831:3839 ThieleUniversal CPU write_reg def
R3859:3861 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R3845:3852 ThieleUniversal CPU read_reg def
R3857:3858 ThieleUniversal <> st:67 var
R3865:3867 ThieleUniversal <> st':69 var
R3875:3880 ThieleUniversal CPU AddReg constr
R3896:3904 ThieleUniversal CPU write_reg def
R3925:3927 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R3910:3917 ThieleUniversal CPU read_reg def
R3923:3924 ThieleUniversal <> st:67 var
R3928:3935 ThieleUniversal CPU read_reg def
R3941:3942 ThieleUniversal <> st:67 var
R3945:3947 ThieleUniversal <> st':69 var
R3955:3960 ThieleUniversal CPU SubReg constr
R3976:3984 ThieleUniversal CPU write_reg def
R4005:4007 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R3990:3997 ThieleUniversal CPU read_reg def
R4003:4004 ThieleUniversal <> st:67 var
R4008:4015 ThieleUniversal CPU read_reg def
R4021:4022 ThieleUniversal <> st:67 var
R4025:4027 ThieleUniversal <> st':69 var
R4035:4036 ThieleUniversal CPU Jz constr
R4059:4065 Coq.Arith.PeanoNat Nat eqb def
R4068:4075 ThieleUniversal CPU read_reg def
R4080:4081 ThieleUniversal <> st:67 var
R4123:4125 ThieleUniversal <> st':69 var
R4091:4099 ThieleUniversal CPU write_reg def
R4101:4106 ThieleUniversal CPU REG_PC def
R4115:4116 ThieleUniversal <> st:67 var
R4133:4135 ThieleUniversal CPU Jnz constr
R4157:4163 Coq.Arith.PeanoNat Nat eqb def
R4166:4173 ThieleUniversal CPU read_reg def
R4178:4179 ThieleUniversal <> st:67 var
R4198:4206 ThieleUniversal CPU write_reg def
R4208:4213 ThieleUniversal CPU REG_PC def
R4222:4223 ThieleUniversal <> st:67 var
R4189:4191 ThieleUniversal <> st':69 var
R4231:4234 ThieleUniversal CPU Halt constr
R4252:4253 ThieleUniversal <> st:67 var
R4268:4270 ThieleUniversal CPU <> mod
mod 4338:4340 <> UTM
R4352:4354 ThieleUniversal CPU <> mod
def 4430:4437 UTM encode_z
R4444:4444 Coq.Numbers.BinNums <> Z ind
binder 4440:4440 <> z:71
R4449:4451 Coq.Init.Datatypes <> nat ind
R4462:4462 ThieleUniversal <> z:71 var
def 4532:4539 UTM decode_z
R4546:4548 Coq.Init.Datatypes <> nat ind
binder 4542:4542 <> n:73
R4553:4553 Coq.Numbers.BinNums <> Z ind
R4564:4564 ThieleUniversal <> n:73 var
def 4651:4661 UTM encode_rule
binder 4663:4663 <> r:75
R4689:4689 ThieleUniversal <> r:75 var
R4673:4673 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4675:4675 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4677:4677 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4680:4680 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4682:4682 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4684:4684 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R4694:4694 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4696:4696 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4698:4698 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4701:4701 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4703:4703 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4714:4714 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R4704:4711 ThieleUniversal UTM encode_z def
def 4730:4741 UTM encode_rules
R4746:4753 Coq.Lists.List <> flat_map def
R4755:4765 ThieleUniversal UTM encode_rule def
def 4782:4797 UTM RULES_START_ADDR
R4801:4803 Coq.Init.Datatypes <> nat ind
def 4826:4840 UTM TAPE_START_ADDR
R4845:4847 Coq.Init.Datatypes <> nat ind
def 4944:4957 UTM program_instrs
R4961:4964 Coq.Init.Datatypes <> list ind
R4966:4970 ThieleUniversal CPU Instr ind
R4975:4975 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4989:4989 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4976:4984 ThieleUniversal CPU LoadConst constr
def 5079:5085 UTM program
R5089:5092 Coq.Init.Datatypes <> list ind
R5094:5096 Coq.Init.Datatypes <> nat ind
R5101:5106 Coq.Lists.List <> repeat def
def 5127:5133 UTM set_nth
R5138:5141 Coq.Init.Datatypes <> list ind
R5143:5145 Coq.Init.Datatypes <> nat ind
binder 5136:5136 <> l:77
R5153:5155 Coq.Init.Datatypes <> nat ind
binder 5149:5151 <> idx:78
R5161:5163 Coq.Init.Datatypes <> nat ind
binder 5159:5159 <> v:79
R5168:5171 Coq.Init.Datatypes <> list ind
R5173:5175 Coq.Init.Datatypes <> nat ind
R5193:5195 ThieleUniversal <> idx:78 var
R5190:5190 ThieleUniversal <> l:77 var
R5208:5209 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R5217:5218 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R5227:5228 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R5239:5240 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R5238:5238 ThieleUniversal <> v:79 var
R5252:5253 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R5258:5258 Coq.Init.Datatypes <> S constr
R5267:5270 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R5271:5277 ThieleUniversal <> set_nth:80 def
R5284:5284 ThieleUniversal <> v:79 var
def 5309:5319 UTM setup_state
R5327:5328 ThieleUniversal <> TM rec
binder 5322:5323 <> tm:83
R5339:5346 ThieleUniversal <> TMConfig def
binder 5332:5335 <> conf:84
R5351:5355 ThieleUniversal CPU State rec
R5388:5391 ThieleUniversal <> conf:84 var
R5369:5369 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5371:5372 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5377:5378 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5383:5383 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5413:5418 Coq.Lists.List <> repeat def
binder 5404:5408 <> regs0:86
R5445:5451 ThieleUniversal UTM set_nth def
R5453:5457 ThieleUniversal <> regs0:86 var
R5459:5463 ThieleUniversal CPU REG_Q def
binder 5436:5440 <> regs1:87
R5487:5493 ThieleUniversal UTM set_nth def
R5495:5499 ThieleUniversal <> regs1:87 var
R5501:5508 ThieleUniversal CPU REG_HEAD def
binder 5478:5482 <> regs2:88
R5535:5541 ThieleUniversal UTM set_nth def
R5543:5547 ThieleUniversal <> regs2:88 var
R5549:5554 ThieleUniversal CPU REG_PC def
binder 5526:5530 <> regs3:89
R5568:5571 ThieleUniversal CPU regs proj
R5568:5571 ThieleUniversal CPU regs proj
R5568:5571 ThieleUniversal CPU regs proj
R5590:5592 ThieleUniversal CPU mem proj
R5590:5592 ThieleUniversal CPU mem proj
R5576:5580 ThieleUniversal <> regs3:89 var
R5604:5607 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5597:5603 ThieleUniversal UTM program def
R5634:5637 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5608:5619 ThieleUniversal UTM encode_rules def
R5625:5632 ThieleUniversal <> tm_rules proj
R5621:5622 ThieleUniversal <> tm:83 var
def 5661:5669 UTM invariant
R5677:5681 ThieleUniversal CPU State rec
binder 5672:5673 <> st:90
R5690:5691 ThieleUniversal <> TM rec
binder 5685:5686 <> tm:91
R5702:5709 ThieleUniversal <> TMConfig def
binder 5695:5698 <> conf:92
R5750:5753 ThieleUniversal <> conf:92 var
R5731:5731 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5733:5734 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5739:5740 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5745:5745 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R5783:5790 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R5779:5781 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5762:5769 ThieleUniversal CPU read_reg def
R5771:5775 ThieleUniversal CPU REG_Q def
R5777:5778 ThieleUniversal <> st:90 var
R5818:5825 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R5811:5813 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5791:5798 ThieleUniversal CPU read_reg def
R5800:5807 ThieleUniversal CPU REG_HEAD def
R5809:5810 ThieleUniversal <> st:90 var
R5886:5893 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R5879:5881 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5826:5831 Coq.Lists.List <> firstn def
R5848:5852 Coq.Lists.List <> skipn def
R5874:5876 ThieleUniversal CPU mem proj
R5870:5871 ThieleUniversal <> st:90 var
R5854:5868 ThieleUniversal UTM TAPE_START_ADDR def
R5834:5839 Coq.Init.Datatypes <> length def
R5912:5914 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5894:5901 ThieleUniversal CPU read_reg def
R5903:5908 ThieleUniversal CPU REG_PC def
R5910:5911 ThieleUniversal <> st:90 var
def 5982:5993 UTM decode_instr
R5998:6000 Coq.Init.Datatypes <> nat ind
R6005:6009 ThieleUniversal CPU Instr ind
R6014:6017 ThieleUniversal CPU Halt constr
rec 6087:6106 UTM UniversalProgramSpec
proj 6117:6134 UTM simulates_one_step
binder 6151:6152 <> tm:95
binder 6154:6155 <> st:96
binder 6157:6160 <> conf:97
R6191:6202 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6171:6179 ThieleUniversal UTM invariant def
R6181:6182 ThieleUniversal <> st:96 var
R6184:6185 ThieleUniversal <> tm:95 var
R6187:6190 ThieleUniversal <> conf:97 var
R6203:6209 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R6212:6223 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
binder 6210:6211 <> s':98
R6257:6270 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R6224:6232 ThieleUniversal UTM invariant def
R6234:6235 ThieleUniversal <> s':98 var
R6237:6238 ThieleUniversal <> tm:95 var
R6241:6247 ThieleUniversal <> tm_step def
R6249:6250 ThieleUniversal <> tm:95 var
R6252:6255 ThieleUniversal <> conf:97 var
R6343:6345 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6271:6278 ThieleUniversal CPU step def
R6281:6292 ThieleUniversal UTM decode_instr def
R6295:6297 Coq.Lists.List <> nth def
R6325:6331 ThieleUniversal CPU mem proj
R6333:6334 ThieleUniversal <> st:96 var
R6300:6307 ThieleUniversal CPU read_reg def
R6309:6318 ThieleUniversal CPU REG_PC def
R6320:6321 ThieleUniversal <> st:96 var
R6341:6342 ThieleUniversal <> st:96 var
R6346:6347 ThieleUniversal <> s':98 var
sec 6443:6457 UTM BuildFinalState
R6471:6473 ThieleUniversal CPU <> mod
def 6581:6588 UTM mk_state
R6598:6605 ThieleUniversal <> TMConfig def
binder 6591:6594 <> conf:100
R6610:6614 ThieleUniversal CPU State rec
R6647:6650 ThieleUniversal <> conf:100 var
R6630:6630 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R6632:6632 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R6637:6637 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R6642:6642 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R6674:6679 Coq.Lists.List <> repeat def
binder 6665:6669 <> regs0:102
R6708:6714 ThieleUniversal UTM set_nth def
R6716:6720 ThieleUniversal <> regs0:102 var
R6722:6726 ThieleUniversal CPU REG_Q def
binder 6699:6703 <> regs1:103
R6752:6758 ThieleUniversal UTM set_nth def
R6760:6764 ThieleUniversal <> regs1:103 var
R6766:6773 ThieleUniversal CPU REG_HEAD def
binder 6743:6747 <> regs2:104
R6802:6808 ThieleUniversal UTM set_nth def
R6810:6814 ThieleUniversal <> regs2:104 var
R6816:6821 ThieleUniversal CPU REG_PC def
binder 6793:6797 <> regs3:105
R6837:6840 ThieleUniversal CPU regs proj
R6837:6840 ThieleUniversal CPU regs proj
R6837:6840 ThieleUniversal CPU regs proj
R6852:6854 ThieleUniversal CPU mem proj
R6852:6854 ThieleUniversal CPU mem proj
R6845:6849 ThieleUniversal <> regs3:105 var
R6883:6886 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R6859:6864 Coq.Lists.List <> repeat def
R6868:6882 ThieleUniversal UTM TAPE_START_ADDR def
prf 6907:6928 UTM skipn_repeat_app_exact
binder 6946:6946 <> A:106
R6957:6959 Coq.Init.Datatypes <> nat ind
binder 6955:6955 <> n:107
R6965:6965 ThieleUniversal <> A:106 var
binder 6963:6963 <> x:108
R6971:6974 Coq.Init.Datatypes <> list ind
R6976:6976 ThieleUniversal <> A:106 var
binder 6969:6969 <> l:109
R7013:7015 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6988:6992 Coq.Lists.List <> skipn def
R7007:7010 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R6997:7002 Coq.Lists.List <> repeat def
R7006:7006 ThieleUniversal <> n:107 var
R7004:7004 ThieleUniversal <> x:108 var
R7011:7011 ThieleUniversal <> l:109 var
R6994:6994 ThieleUniversal <> n:107 var
R7016:7016 ThieleUniversal <> l:109 var
prf 7163:7179 UTM firstn_all_length
binder 7191:7191 <> A:110
R7202:7205 Coq.Init.Datatypes <> list ind
R7207:7207 ThieleUniversal <> A:110 var
binder 7200:7200 <> l:111
R7238:7240 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7219:7224 Coq.Lists.List <> firstn def
R7237:7237 ThieleUniversal <> l:111 var
R7227:7232 Coq.Init.Datatypes <> length def
R7234:7234 ThieleUniversal <> l:111 var
R7241:7241 ThieleUniversal <> l:111 var
R7285:7295 Coq.Lists.List <> firstn_all2 thm
R7285:7295 Coq.Lists.List <> firstn_all2 thm
R7285:7295 Coq.Lists.List <> firstn_all2 thm
prf 7325:7342 UTM invariant_mk_state
binder 7359:7360 <> tm:112
binder 7362:7365 <> conf:113
R7376:7384 ThieleUniversal UTM invariant def
R7387:7394 ThieleUniversal UTM mk_state def
R7396:7399 ThieleUniversal <> conf:113 var
R7402:7403 ThieleUniversal <> tm:112 var
R7405:7408 ThieleUniversal <> conf:113 var
R7498:7505 ThieleUniversal CPU read_reg def
R7682:7686 Coq.Lists.List <> skipn def
R7729:7732 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R7705:7710 Coq.Lists.List <> repeat def
R7714:7728 ThieleUniversal UTM TAPE_START_ADDR def
R7688:7702 ThieleUniversal UTM TAPE_START_ADDR def
R7682:7686 Coq.Lists.List <> skipn def
R7729:7732 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R7705:7710 Coq.Lists.List <> repeat def
R7714:7728 ThieleUniversal UTM TAPE_START_ADDR def
R7688:7702 ThieleUniversal UTM TAPE_START_ADDR def
R7767:7783 ThieleUniversal UTM firstn_all_length thm
R7767:7783 ThieleUniversal UTM firstn_all_length thm
R7806:7820 ThieleUniversal UTM TAPE_START_ADDR def
R7872:7886 ThieleUniversal UTM.BuildFinalState <> sec
prf 7961:7979 UTM subsumption_theorem
binder 7994:7995 <> tm:114
binder 7997:8000 <> conf:115
binder 8002:8002 <> n:116
R8011:8017 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R8026:8027 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
binder 8018:8025 <> st_final:117
R8028:8036 ThieleUniversal UTM invariant def
R8038:8045 ThieleUniversal <> st_final:117 var
R8047:8048 ThieleUniversal <> tm:114 var
R8051:8059 ThieleUniversal <> tm_step_n def
R8061:8062 ThieleUniversal <> tm:114 var
R8064:8067 ThieleUniversal <> conf:115 var
R8069:8069 ThieleUniversal <> n:116 var
R8116:8123 ThieleUniversal UTM mk_state def
R8126:8134 ThieleUniversal <> tm_step_n def
R8116:8123 ThieleUniversal UTM mk_state def
R8126:8134 ThieleUniversal <> tm_step_n def
R8163:8180 ThieleUniversal UTM invariant_mk_state thm
R8163:8180 ThieleUniversal UTM invariant_mk_state thm
ax 8284:8300 UTM delta_rules_equiv
R8327:8330 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8324:8326 Coq.Init.Datatypes <> nat ind
R8334:8338 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8352:8352 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8331:8333 Coq.Init.Datatypes <> nat ind
R8348:8350 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8342:8344 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8339:8341 Coq.Init.Datatypes <> nat ind
R8345:8347 Coq.Init.Datatypes <> nat ind
R8351:8351 Coq.Numbers.BinNums <> Z ind
binder 8316:8320 <> delta:118
R8364:8367 Coq.Init.Datatypes <> list ind
R8385:8385 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8381:8381 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8377:8377 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8373:8373 Coq.Init.Datatypes <> ::type_scope:x_'*'_x not
R8370:8372 Coq.Init.Datatypes <> nat ind
R8374:8376 Coq.Init.Datatypes <> nat ind
R8378:8380 Coq.Init.Datatypes <> nat ind
R8382:8384 Coq.Init.Datatypes <> nat ind
R8386:8386 Coq.Numbers.BinNums <> Z ind
binder 8356:8360 <> rules:119
binder 8390:8390 <> q:120
binder 8392:8392 <> s:121
R8401:8401 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8525:8535 Coq.Init.Logic <> ::type_scope:x_'->'_x not
binder 8409:8409 <> q:122
binder 8411:8411 <> s:123
R8414:8421 Coq.Init.Logic <> ::type_scope:'exists'_'!'_x_'..'_x_','_x not
R8423:8424 Coq.Init.Logic <> ::type_scope:'exists'_'!'_x_'..'_x_','_x not
binder 8422:8422 <> r:124
R8508:8511 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R8425:8426 Coq.Lists.List <> In def
R8503:8507 ThieleUniversal <> rules:119 var
R8428:8428 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8430:8431 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8433:8434 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8457:8458 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8479:8480 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8501:8501 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8429:8429 ThieleUniversal <> q:122 var
R8432:8432 ThieleUniversal <> s:123 var
R8450:8450 ThieleUniversal <> r:124 var
R8440:8440 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8443:8443 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8445:8445 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8447:8447 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8473:8473 ThieleUniversal <> r:124 var
R8464:8464 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8466:8466 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8468:8468 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8470:8470 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8495:8495 ThieleUniversal <> r:124 var
R8486:8486 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8488:8488 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8490:8490 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8492:8492 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8513:8515 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8512:8512 ThieleUniversal <> r:124 var
R8516:8520 ThieleUniversal <> delta:118 var
R8524:8524 ThieleUniversal <> s:123 var
R8522:8522 ThieleUniversal <> q:122 var
R8536:8536 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8632:8642 Coq.Init.Logic <> ::type_scope:x_'->'_x not
binder 8544:8544 <> q:128
binder 8546:8546 <> s:129
R8549:8557 Coq.Init.Logic <> ::type_scope:'exists'_'!'_x_'..'_x_','_x not
R8578:8580 Coq.Init.Logic <> ::type_scope:'exists'_'!'_x_'..'_x_','_x not
R8561:8563 Coq.Init.Datatypes <> nat ind
binder 8558:8559 <> q':130
R8569:8571 Coq.Init.Datatypes <> nat ind
binder 8567:8567 <> w:131
R8577:8577 Coq.Numbers.BinNums <> Z ind
binder 8575:8575 <> m:132
R8606:8609 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R8581:8582 Coq.Lists.List <> In def
R8601:8605 ThieleUniversal <> rules:119 var
R8584:8584 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8586:8587 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8589:8590 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8593:8594 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8596:8597 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8599:8599 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8585:8585 ThieleUniversal <> q:128 var
R8588:8588 ThieleUniversal <> s:129 var
R8591:8592 ThieleUniversal <> q':130 var
R8595:8595 ThieleUniversal <> w:131 var
R8598:8598 ThieleUniversal <> m:132 var
R8620:8622 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8610:8610 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8613:8614 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8616:8617 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8619:8619 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8611:8612 ThieleUniversal <> q':130 var
R8615:8615 ThieleUniversal <> w:131 var
R8618:8618 ThieleUniversal <> m:132 var
R8623:8627 ThieleUniversal <> delta:118 var
R8631:8631 ThieleUniversal <> s:129 var
R8629:8629 ThieleUniversal <> q:128 var
R8649:8657 ThieleUniversal <> find_rule def
R8659:8663 ThieleUniversal <> rules:119 var
R8665:8665 ThieleUniversal <> q:120 var
R8667:8667 ThieleUniversal <> s:121 var
R8682:8685 Coq.Init.Datatypes <> Some constr
R8687:8687 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8690:8690 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8692:8692 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8694:8694 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8708:8710 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8699:8703 ThieleUniversal <> delta:118 var
R8707:8707 ThieleUniversal <> s:121 var
R8705:8705 ThieleUniversal <> q:120 var
R8711:8711 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8714:8714 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8716:8716 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8718:8718 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R8728:8731 Coq.Init.Datatypes <> None constr
R8736:8739 Coq.Init.Logic <> True ind
def 8920:8923 UTM run1
R8930:8938 ThieleUniversal CPU State rec
binder 8926:8926 <> s:135
R8943:8951 ThieleUniversal CPU State rec
R8960:8967 ThieleUniversal CPU step def
R8970:8981 ThieleUniversal UTM decode_instr def
R8984:8986 Coq.Lists.List <> nth def
R9013:9019 ThieleUniversal CPU mem proj
R9021:9021 ThieleUniversal <> s:135 var
R8989:8996 ThieleUniversal CPU read_reg def
R8998:9007 ThieleUniversal CPU REG_PC def
R9009:9009 ThieleUniversal <> s:135 var
R9028:9028 ThieleUniversal <> s:135 var
def 9043:9047 UTM run_n
R9054:9062 ThieleUniversal CPU State rec
binder 9050:9050 <> s:136
R9070:9072 Coq.Init.Datatypes <> nat ind
binder 9066:9066 <> n:137
R9077:9085 ThieleUniversal CPU State rec
R9100:9100 ThieleUniversal <> n:137 var
R9118:9118 ThieleUniversal <> s:136 var
R9126:9126 Coq.Init.Datatypes <> S constr
R9133:9137 ThieleUniversal <> run_n:138 def
R9140:9143 ThieleUniversal UTM run1 def
R9145:9145 ThieleUniversal <> s:136 var
prf 9213:9222 UTM run_n_succ
binder 9233:9233 <> s:140
binder 9235:9235 <> n:141
R9251:9253 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9238:9242 ThieleUniversal UTM run_n def
R9244:9244 ThieleUniversal <> s:140 var
R9247:9247 Coq.Init.Datatypes <> S constr
R9249:9249 ThieleUniversal <> n:141 var
R9254:9258 ThieleUniversal UTM run_n def
R9261:9264 ThieleUniversal UTM run1 def
R9266:9266 ThieleUniversal <> s:140 var
R9269:9269 ThieleUniversal <> n:141 var
prf 9352:9374 UTM simulates_one_step_run1
R9378:9397 ThieleUniversal UTM UniversalProgramSpec class
binder 9378:9397 <> H:142
binder 9413:9414 <> tm:143
binder 9416:9417 <> st:144
binder 9419:9422 <> conf:145
R9451:9460 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R9431:9439 ThieleUniversal UTM invariant def
R9441:9442 ThieleUniversal <> st:144 var
R9444:9445 ThieleUniversal <> tm:143 var
R9447:9450 ThieleUniversal <> conf:145 var
R9461:9467 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R9470:9471 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
binder 9468:9469 <> s':146
R9505:9508 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R9472:9480 ThieleUniversal UTM invariant def
R9482:9483 ThieleUniversal <> s':146 var
R9485:9486 ThieleUniversal <> tm:143 var
R9489:9495 ThieleUniversal <> tm_step def
R9497:9498 ThieleUniversal <> tm:143 var
R9500:9503 ThieleUniversal <> conf:145 var
R9516:9518 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9509:9512 ThieleUniversal UTM run1 def
R9514:9515 ThieleUniversal <> st:144 var
R9519:9520 ThieleUniversal <> s':146 var
R9574:9591 ThieleUniversal UTM simulates_one_step meth
R9574:9591 ThieleUniversal UTM simulates_one_step meth
R9679:9682 ThieleUniversal UTM run1 def
prf 9885:9908 UTM runs_universal_program_n
R9912:9931 ThieleUniversal UTM UniversalProgramSpec class
binder 9912:9931 <> H:147
binder 9947:9948 <> tm:148
binder 9950:9953 <> conf:149
binder 9955:9955 <> n:150
binder 9957:9959 <> st0:151
R9989:9998 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R9968:9976 ThieleUniversal UTM invariant def
R9978:9980 ThieleUniversal <> st0:151 var
R9982:9983 ThieleUniversal <> tm:148 var
R9985:9988 ThieleUniversal <> conf:149 var
R9999:10007 ThieleUniversal UTM invariant def
R10010:10014 ThieleUniversal UTM run_n def
R10016:10018 ThieleUniversal <> st0:151 var
R10020:10020 ThieleUniversal <> n:150 var
R10023:10024 ThieleUniversal <> tm:148 var
R10027:10035 ThieleUniversal <> tm_step_n def
R10037:10038 ThieleUniversal <> tm:148 var
R10040:10043 ThieleUniversal <> conf:149 var
R10045:10045 ThieleUniversal <> n:150 var
R10219:10241 ThieleUniversal UTM simulates_one_step_run1 thm
R10219:10241 ThieleUniversal UTM simulates_one_step_run1 thm
R10318:10324 ThieleUniversal <> tm_step def
R10318:10324 ThieleUniversal <> tm_step def
R10425:10427 ThieleUniversal UTM <> mod
