# Full_adder-using-VHDL,
Full adder program using VHDL language ,
This program is written on VIVADO design suite & tested on Basys3 FPGA board of family Artix-7 
![image](https://user-images.githubusercontent.com/65007263/208847339-09632976-c699-4c9f-9060-31380e169bf0.png)
