Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 16:59:22 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_synth_power.rpt
| Design           : ScattererReflectorWrapper
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 791.341      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 677.615      |
| Device Static (mW)       | 113.726      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 90.9         |
| Junction Temperature (C) | 34.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    36.400  |        3 |       --- |             --- |
| Slice Logic             |   324.283  |    37295 |       --- |             --- |
|   LUT as Logic          |   286.684  |    21625 |     53200 |           40.65 |
|   CARRY4                |    32.480  |     4020 |     13300 |           30.23 |
|   Register              |     4.228  |     5039 |    106400 |            4.74 |
|   LUT as Shift Register |     0.817  |      151 |     17400 |            0.87 |
|   F7/F8 Muxes           |     0.073  |      129 |     53200 |            0.24 |
|   Others                |     0.000  |       95 |       --- |             --- |
| Signals                 |   273.800  |    32599 |       --- |             --- |
| DSPs                    |    43.134  |       60 |       220 |           27.27 |
| Static Power            |   113.726  |          |           |                 |
| Total                   |   791.344  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.688 |       0.678 |      0.010 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.021 |       0.000 |      0.021 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clock  |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+------------+
| Name                      | Power (mW) |
+---------------------------+------------+
| ScattererReflectorWrapper |   677.618  |
|   divide1_16              |   311.791  |
|     div_temp              |   311.791  |
|   multiplier1_2           |     5.235  |
|   multiplier1_33          |     2.371  |
|   multiplier1_34          |     7.048  |
|   multiplier1_36          |    10.054  |
|   multiplier1_4           |     7.805  |
|   multiplier2_33          |     2.428  |
|   multiplier2_34          |     7.398  |
|   multiplier2_36          |     9.909  |
|   multiplier3_33          |     6.695  |
|   multiplier3_34          |     8.174  |
|   multiplier3_36          |     7.315  |
|   multiplier4_34          |     7.827  |
|   multiplier4_36          |     6.833  |
|   multiplier5_36          |     6.658  |
|   multiplier6_36          |     6.658  |
|   reflector_0             |    10.637  |
|     oneMinusUz2_sub       |     0.330  |
|     pipeReg16             |     0.007  |
|     pipeReg17             |     0.007  |
|     pipeReg18             |     0.007  |
|     pipeReg19             |     0.007  |
|     pipeReg2              |     0.252  |
|     pipeReg20             |     0.007  |
|     pipeReg21             |     0.007  |
|     pipeReg22             |     0.007  |
|     pipeReg23             |     0.007  |
|     pipeReg24             |     0.007  |
|     pipeReg25             |     0.007  |
|     pipeReg26             |     0.007  |
|     pipeReg27             |     0.007  |
|     pipeReg28             |     0.007  |
|     pipeReg29             |     0.007  |
|     pipeReg3              |     1.542  |
|     pipeReg30             |     0.007  |
|     pipeReg31             |     0.007  |
|     pipeReg32             |     0.007  |
|     pipeReg33             |     0.019  |
|     pipeReg34             |     0.024  |
|     pipeReg35             |     0.412  |
|     pipeReg36             |     1.239  |
|     pipeReg37             |     2.228  |
|     pipeReg4              |     0.444  |
|     pipeReg5              |     0.869  |
|   scatterer_0             |    23.945  |
|     oneMinusUz2_sub       |     0.441  |
|     pipeReg10             |     0.007  |
|     pipeReg11             |     0.007  |
|     pipeReg12             |     0.007  |
|     pipeReg13             |     0.007  |
|     pipeReg14             |     0.007  |
|     pipeReg15             |     0.007  |
|     pipeReg16             |     0.007  |
|     pipeReg17             |     0.007  |
|     pipeReg18             |     0.007  |
|     pipeReg19             |     0.007  |
|     pipeReg2              |     1.050  |
|     pipeReg20             |     0.007  |
|     pipeReg21             |     0.007  |
|     pipeReg22             |     0.007  |
|     pipeReg23             |     0.007  |
|     pipeReg24             |     0.007  |
|     pipeReg25             |     0.007  |
|     pipeReg26             |     0.007  |
|     pipeReg27             |     0.007  |
|     pipeReg28             |     0.007  |
|     pipeReg29             |     0.007  |
|     pipeReg3              |     0.518  |
|     pipeReg30             |     0.007  |
|     pipeReg31             |     0.481  |
|     pipeReg32             |     0.660  |
|     pipeReg33             |     3.420  |
|     pipeReg34             |     3.580  |
|     pipeReg35             |     4.804  |
|     pipeReg36             |     5.588  |
|     pipeReg4              |     0.838  |
|     pipeReg5              |     0.838  |
|     pipeReg6              |     0.007  |
|     pipeReg7              |     0.007  |
|     pipeReg8              |     0.007  |
|     pipeReg9              |     0.007  |
|     uxNumer_sub           |     0.101  |
|     ux_add                |     0.101  |
|     uyNumer_add           |     0.353  |
|     uy_add                |     0.101  |
|     uz_sub                |     0.101  |
|   squareRoot1_6           |   228.622  |
+---------------------------+------------+


