
---------- Begin Simulation Statistics ----------
final_tick                                  197289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343297                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735856                       # Number of bytes of host memory used
host_op_rate                                   685125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.20                       # Real time elapsed on the host
host_tick_rate                              980629714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       69037                       # Number of instructions simulated
sim_ops                                        137829                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000197                       # Number of seconds simulated
sim_ticks                                   197289000                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     12578                       # Number of branches fetched
system.switch_cpus.committedInsts               53145                       # Number of instructions committed
system.switch_cpus.committedOps                110495                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses               12953                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   188                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                5410                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    25                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               68832                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   112                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                   343143                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles             343143                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        81339                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        38673                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10410                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           7340                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  7340                       # number of float instructions
system.switch_cpus.num_fp_register_reads        11842                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         5795                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                1616                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        104874                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               104874                       # number of integer instructions
system.switch_cpus.num_int_register_reads       200084                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes        86101                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               12937                       # Number of load instructions
system.switch_cpus.num_mem_refs                 18343                       # number of memory refs
system.switch_cpus.num_store_insts               5406                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1499      1.36%      1.36% # Class of executed instruction
system.switch_cpus.op_class::IntAlu             85788     77.60%     78.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult               21      0.02%     78.97% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                56      0.05%     79.02% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              70      0.06%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     79.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              698      0.63%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1099      0.99%     80.71% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.71% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1614      1.46%     82.17% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1079      0.98%     83.15% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     83.15% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     83.15% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            288      0.26%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     83.41% # Class of executed instruction
system.switch_cpus.op_class::MemRead            11217     10.15%     93.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite            4741      4.29%     97.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1720      1.56%     99.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          665      0.60%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             110555                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          441                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         6361                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1177                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         2155                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          978                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          6681                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS            47                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          204                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           21527                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          15787                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          441                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             3356                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         2271                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        17135                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        15891                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        27333                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        43982                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.621459                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.917459                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        38238     86.94%     86.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1112      2.53%     89.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2          703      1.60%     91.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3          841      1.91%     92.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          350      0.80%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          227      0.52%     94.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6           91      0.21%     94.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          149      0.34%     94.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         2271      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        43982                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              333                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           26                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           27063                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                4050                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass           83      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        21543     78.82%     79.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     79.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          124      0.45%     79.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            9      0.03%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           32      0.12%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           58      0.21%     79.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           68      0.25%     80.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           32      0.12%     80.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           14      0.05%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         3964     14.50%     94.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1290      4.72%     99.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           86      0.31%     99.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite           30      0.11%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        27333                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 5370                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             15891                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               27333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     3.236738                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.236738                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        35674                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        51136                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           3972                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            4776                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          465                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1825                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              5920                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 195                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              2277                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   7                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              6681                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            3714                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               43068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                33295                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.SquashCycles           930                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.129892                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         3181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1224                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.647322                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        46716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.250899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.710484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          37265     79.77%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            363      0.78%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            469      1.00%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           1579      3.38%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            452      0.97%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            328      0.70%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            357      0.76%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            415      0.89%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           5488     11.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        46716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            1364                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes            803                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  4719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts          538                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           4093                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.758686                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               8649                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             2277                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         18614                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         6649                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         2737                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        44849                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         6372                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1037                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        39023                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          160                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          465                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          474                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          292                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         2598                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1417                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           11                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           42803                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               37976                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.665794                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           28498                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.738330                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                38382                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          51463                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         31151                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.308953                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.308953                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          368      0.92%      0.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        29907     74.65%     75.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     75.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.34%     75.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           61      0.15%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           56      0.14%     76.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          245      0.61%     76.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          131      0.33%     77.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           47      0.12%     77.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift           41      0.10%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         6401     15.98%     93.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         2202      5.50%     98.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          286      0.71%     99.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          184      0.46%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        40064                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          1086                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         2156                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses          917                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         2541                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt               890                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.022214                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           684     76.85%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     76.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            4      0.45%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          144     16.18%     93.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           37      4.16%     97.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            9      1.01%     98.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           12      1.35%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        39500                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       125905                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        37059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        59785                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            44849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           40064                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined        17470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined        23456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        46716                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.857608                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.914991                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        36085     77.24%     77.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         2357      5.05%     82.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1717      3.68%     85.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         1282      2.74%     88.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1146      2.45%     91.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1224      2.62%     93.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1404      3.01%     96.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7          709      1.52%     98.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8          792      1.70%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        46716                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.778925                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              3714                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   8                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads           72                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            5                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         6649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         2737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         17832                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                  51435                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         24419                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        36247                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents         3119                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           4806                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         1159                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       123837                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        48875                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        61119                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            5605                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         7443                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          465                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        11417                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          24792                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         2533                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        68343                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            8168                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              85932                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes             91792                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         2032                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1448                       # Transaction distribution
system.membus.trans_dist::ReadExReq               583                       # Transaction distribution
system.membus.trans_dist::ReadExResp              583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1448                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2031                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2596500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10752750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    197289000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           572                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       134976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 178560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000466                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2146     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2301500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2359500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            856999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           32                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data           81                       # number of demand (read+write) hits
system.l2.demand_hits::total                      114                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           32                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data           81                       # number of overall hits
system.l2.overall_hits::total                     114                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          483                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          938                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          522                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2031                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          483                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          938                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           87                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          522                       # number of overall misses
system.l2.overall_misses::total                  2031                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     43239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     80294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      7567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     45348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        176448000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     43239000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     80294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7567000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     45348000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       176448000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          603                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          603                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.997934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.967010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.865672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.997934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.967010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.865672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89521.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85601.279318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 86977.011494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86873.563218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86877.400295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89521.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85601.279318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 86977.011494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86873.563218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86877.400295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2030                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     40824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     75604000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7132000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     42738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    166298000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     40824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     75604000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7132000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     42738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    166298000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.997934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.967010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.865672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.946387                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.997934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.967010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.865672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946387                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84521.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80601.279318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81977.011494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81873.563218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81920.197044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84521.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80601.279318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81977.011494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81873.563218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81920.197044                       # average overall mshr miss latency
system.l2.replacements                              2                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              536                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              109                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          109                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data          152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 583                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     35881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data     12850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.990805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.921212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83250.580046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84539.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83586.620926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     33726000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     12090000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.990805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.921212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78250.580046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79539.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78586.620926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     43239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7567000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.997934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89521.739130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86977.011494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88977.232925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     40824000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7132000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47956000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.997934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84521.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81977.011494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84133.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     44413000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     32498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     76911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.947664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.844749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87599.605523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 87832.432432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87697.833523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     41878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     30648000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     72526000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.947664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.844749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.901336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82599.605523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82832.432432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82697.833523                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   887.458415                       # Cycle average of tags in use
system.l2.tags.total_refs                        3314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.631709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.201382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   349.147201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   489.571043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     4.957117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    43.581672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.085241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.119524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.010640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.216665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.495361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28543                       # Number of tag accesses
system.l2.tags.data_accesses                    28543                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                      3314                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims              2031                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                           3314                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          483                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data          938                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          522                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2031                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          483                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data          938                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst           87                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          522                       # number of overall misses
system.l3.overall_misses::total                  2031                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     37926000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     69976000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst      6610000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     39606000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        154118000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     37926000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     69976000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6610000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     39606000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       154118000                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          483                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          938                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst           87                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          522                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2031                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          483                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          938                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           87                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          522                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2031                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 78521.739130                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 74601.279318                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 75977.011494                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 75873.563218                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 75882.816347                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 78521.739130                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 74601.279318                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 75977.011494                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 75873.563218                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 75882.816347                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.inst          483                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data          938                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          522                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2030                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          483                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data          938                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           87                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          522                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2030                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     33096000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     60596000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5740000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     34386000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    133818000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     33096000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     60596000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5740000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     34386000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    133818000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999508                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999508                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 68521.739130                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 64601.279318                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 65977.011494                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65873.563218                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 65920.197044                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 68521.739130                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 64601.279318                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 65977.011494                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65873.563218                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 65920.197044                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus.data          431                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data          152                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 583                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data     31140000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     11178000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      42318000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data          431                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data          152                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               583                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 72250.580046                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 73539.473684                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 72586.620926                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          431                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          152                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            583                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     26830000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      9658000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     36488000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62250.580046                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 63539.473684                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 62586.620926                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          483                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          507                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           87                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          370                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1448                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     37926000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data     38836000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      6610000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     28428000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    111800000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          483                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data          507                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1448                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 78521.739130                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76599.605523                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 75977.011494                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 76832.432432                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 77209.944751                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          483                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data          507                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           87                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          370                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1447                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     33096000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     33766000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      5740000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     24728000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     97330000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999309                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 68521.739130                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66599.605523                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 65977.011494                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 66832.432432                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67263.303386                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   888.399871                       # Cycle average of tags in use
system.l3.tags.total_refs                        2032                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2031                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000492                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   349.207706                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   489.620964                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     4.961747                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    43.609454                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.010657                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.014942                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000151                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.001331                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.027112                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2031                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.061981                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     34543                       # Number of tag accesses
system.l3.tags.data_accesses                    34543                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                      2032                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims              2031                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                           2032                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              1448                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              583                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             583                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1448                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         4063                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       129984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2031                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2031    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2031                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            1015500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           3045000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             129984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2031                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            324397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    156683850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    304284577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     28222557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    169335341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             658850722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       324397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    156683850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     28222557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        185230804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           324397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    156683850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    304284577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     28222557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    169335341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658850722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12313250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50375750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6065.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24815.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    396.800000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.377576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.022085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79     24.31%     24.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           78     24.00%     48.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36     11.08%     59.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      8.00%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      5.54%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      4.62%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      4.00%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.15%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53     16.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          325                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 129920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  129920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    658.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     197043500                       # Total gap between requests
system.mem_ctrls.avgGap                      97065.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        30912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        60032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 156683849.581071436405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 304284577.447298169136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 28222556.756838954985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 169335340.541033715010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           87                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13257750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     22017000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2164000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     12937000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27448.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23472.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     24873.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     24783.52                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1292340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               667920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7011480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         84850200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          113494500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.270289                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10401750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    180387250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7482720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         79410690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8887200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          112804485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.772805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     22296000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    168493000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst        68348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         3569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            71917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        68348                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         3569                       # number of overall hits
system.cpu.icache.overall_hits::total           71917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          145                       # number of overall misses
system.cpu.icache.overall_misses::total           630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     43972000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11301000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55273000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     43972000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11301000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55273000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        68832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         3714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        72547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        68832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         3714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        72547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.039041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.039041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 90851.239669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 77937.931034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87734.920635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 90851.239669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 77937.931034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87734.920635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           87                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43730000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51389000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.023425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007871                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.023425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007871                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90351.239669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88034.482759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89998.248687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90351.239669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88034.482759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89998.248687                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        68348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         3569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           71917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     43972000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55273000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        68832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         3714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        72547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.039041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 90851.239669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 77937.931034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87734.920635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           87                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43730000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51389000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.023425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90351.239669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88034.482759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89998.248687                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.027871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               72489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               572                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.729021                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   318.073182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.954689                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.621237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            290760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           290760                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse             72489                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          572                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                  72547                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data        17333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         4148                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            21481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data        17333                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         4148                       # number of overall hits
system.cpu.dcache.overall_hits::total           21481                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          970                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data         2631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          970                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data         2631                       # number of overall misses
system.cpu.dcache.overall_misses::total          3601                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     81928500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data    172207000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    254135500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     81928500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data    172207000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    254135500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data        18303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         6779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        25082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        18303                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         6779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        25082                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.052997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.388110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.143569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.052997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.388110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143569                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84462.371134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65453.059673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70573.590669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84462.371134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65453.059673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70573.590669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9492                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.148837                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          536                       # number of writebacks
system.cpu.dcache.writebacks::total               536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data         2028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data         2028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2028                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     81443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     46425500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     81443500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     46425500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    127869000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.088951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062714                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.088951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062714                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83962.371134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76990.878939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81289.891926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83962.371134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76990.878939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81289.891926                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1060                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        12369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         2993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data         2466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     45373000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    159036500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    204409500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        12904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         5459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.451731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.163426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84809.345794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 64491.686942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68113.795402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data         2028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     45105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     33337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.080234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84309.345794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 76111.872146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80619.218911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         4964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data          165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     36555500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data     13170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         5399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.080570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84035.632184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 79821.212121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82876.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data          165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     36338000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data     13088500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49426500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.080570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83535.632184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 79324.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82377.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           356.952223                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.664758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   314.285197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    42.667026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.613838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.083334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.697172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            101900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           101900                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse             23053                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         1572                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                  25082                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    197289000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF    197289000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
