library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
Entity FA is 
port (data_A,data_B : in std_logic_vector(7 downto 0);
		E,C : in std_logic;
		data_out : out std_logic_vector(8 downto 0));