# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pc2_homework.srcs/sources_1/new/TOP.vhd" \

# Do not sort compile order
nosort
