Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: KGPRISC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KGPRISC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KGPRISC"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : KGPRISC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/lookahead_carry_unit.v" into library work
Parsing module <lookahead_carry_unit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_4_bit.v" into library work
Parsing module <cla_4_bit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v" into library work
Parsing module <cla_16_bit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_32b_2_1.v" into library work
Parsing module <mux_32b_2_1>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/barrel_shifter.v" into library work
Parsing module <barrel_shifter>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" into library work
Parsing module <adder_32_bit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/PC_increment.v" into library work
Parsing module <PC_increment>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_5b_3_1.v" into library work
Parsing module <mux_5b_3_1>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_32b_3_1.v" into library work
Parsing module <mux_32b_3_1>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/jump_control.v" into library work
Parsing module <jump_control>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/instruction_decode.v" into library work
Parsing module <instruction_decode>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/immediate_sign_extend.v" into library work
Parsing module <immediate_sign_extend>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/dff.v" into library work
Parsing module <dff>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/branch_unit.v" into library work
Parsing module <branch_unit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/bram_instr_mem.v" into library work
Parsing module <bram_instr_mem>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/bram_data_mem.v" into library work
Parsing module <bram_data_mem>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/KGPRISC.v" into library work
Parsing module <KGPRISC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <KGPRISC>.

Elaborating module <control_unit>.

Elaborating module <datapath>.

Elaborating module <dff>.

Elaborating module <program_counter>.

Elaborating module <bram_instr_mem>.
WARNING:HDLCompiler:1499 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/bram_instr_mem.v" Line 39: Empty module <bram_instr_mem> remains a black box.

Elaborating module <instruction_decode>.
WARNING:HDLCompiler:1127 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/datapath.v" Line 85: Assignment to shamt ignored, since the identifier is never used

Elaborating module <mux_5b_3_1>.

Elaborating module <register_file>.
WARNING:HDLCompiler:91 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file.v" Line 45: Signal <writeReg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file.v" Line 45. $display  $time, writeReg = 0, wrteData = 0, regWrite = 1'b.

Elaborating module <immediate_sign_extend>.
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/immediate_sign_extend.v" Line 30. $display 5'b....., 0

Elaborating module <mux_32b_2_1>.

Elaborating module <ALU>.

Elaborating module <adder_32_bit>.

Elaborating module <cla_16_bit>.

Elaborating module <cla_4_bit>.

Elaborating module <lookahead_carry_unit>.
WARNING:HDLCompiler:1127 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" Line 43: Assignment to P1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" Line 44: Assignment to P2 ignored, since the identifier is never used

Elaborating module <barrel_shifter>.
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/ALU.v" Line 58. $display opcode=5'b.....
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/ALU.v" Line 72. $display ***
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/ALU.v" Line 74. $display  $time, A = 32'sb................................, a = 32'b................................, b = 32'b................................, notb = 32'b................................, result = 32'b................................, carry = 1'b., cT = 1'b.

Elaborating module <jump_control>.

Elaborating module <PC_increment>.

Elaborating module <branch_unit>.

Elaborating module <bram_data_mem>.
WARNING:HDLCompiler:1499 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/bram_data_mem.v" Line 39: Empty module <bram_data_mem> remains a black box.

Elaborating module <mux_32b_3_1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KGPRISC>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/KGPRISC.v".
    Summary:
	no macro.
Unit <KGPRISC> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/control_unit.v".
    Summary:
	inferred  15 Multiplexer(s).
Unit <control_unit> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/datapath.v".
        ra = 5'b11111
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/datapath.v" line 77: Output port <shamt> of the instance <instructionDecoder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <dff>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/dff.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/program_counter.v".
    Found 32-bit register for signal <instrAddr>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <program_counter> synthesized.

Synthesizing Unit <instruction_decode>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/instruction_decode.v".
    Summary:
	no macro.
Unit <instruction_decode> synthesized.

Synthesizing Unit <mux_5b_3_1>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_5b_3_1.v".
    Found 5-bit 3-to-1 multiplexer for signal <out> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5b_3_1> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <readData1> created at line 49.
    Found 32-bit 32-to-1 multiplexer for signal <readData2> created at line 50.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <immediate_sign_extend>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/immediate_sign_extend.v".
WARNING:Xst:647 - Input <func> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <immediate_sign_extend> synthesized.

Synthesizing Unit <mux_32b_2_1>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_32b_2_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32b_2_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/ALU.v".
WARNING:Xst:737 - Found 1-bit latch for signal <carry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   5 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adder_32_bit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v".
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" line 43: Output port <P> of the instance <CLA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" line 43: Output port <G> of the instance <CLA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" line 44: Output port <P> of the instance <CLA2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/adder_32_bit.v" line 44: Output port <G> of the instance <CLA2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_32_bit> synthesized.

Synthesizing Unit <cla_16_bit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v".
        k = 1'b1
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v" line 43: Output port <c_out> of the instance <cla1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v" line 44: Output port <c_out> of the instance <cla2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v" line 45: Output port <c_out> of the instance <cla3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_16_bit.v" line 46: Output port <c_out> of the instance <cla4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cla_16_bit> synthesized.

Synthesizing Unit <cla_4_bit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/cla_4_bit.v".
    Found 1-bit adder for signal <c_out> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <cla_4_bit> synthesized.

Synthesizing Unit <lookahead_carry_unit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/lookahead_carry_unit.v".
    Summary:
	no macro.
Unit <lookahead_carry_unit> synthesized.

Synthesizing Unit <barrel_shifter>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/barrel_shifter.v".
    Found 32-bit shifter arithmetic right for signal <in[31]_shamt[31]_shift_right_0_OUT> created at line 33
    Found 32-bit shifter logical right for signal <in[31]_shamt[31]_shift_right_2_OUT> created at line 39
    Found 32-bit shifter logical left for signal <in[31]_shamt[31]_shift_left_3_OUT> created at line 41
    Summary:
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <barrel_shifter> synthesized.

Synthesizing Unit <jump_control>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/jump_control.v".
    Summary:
	no macro.
Unit <jump_control> synthesized.

Synthesizing Unit <PC_increment>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/PC_increment.v".
    Found 32-bit adder for signal <nextPC> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_increment> synthesized.

Synthesizing Unit <branch_unit>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/branch_unit.v".
    Summary:
	no macro.
Unit <branch_unit> synthesized.

Synthesizing Unit <mux_32b_3_1>.
    Related source file is "/home/vanshita/COA-Laboratory-CS39001/Assn-7/mux_32b_3_1.v".
    Found 32-bit 3-to-1 multiplexer for signal <out> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32b_3_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 1-bit adder                                           : 8
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 69
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 50
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 8
 5-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 17
 32-bit xor2                                           : 1
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <bram_data_mem.ngc>.
Reading core <bram_instr_mem.ngc>.
Loading core <bram_data_mem> for timing and area information for instance <dataMemory>.
Loading core <bram_instr_mem> for timing and area information for instance <instructionMemory>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 1-bit adder                                           : 8
 32-bit adder                                          : 1
# Registers                                            : 1057
 Flip-Flops                                            : 1057
# Multiplexers                                         : 69
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 50
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 8
 5-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 17
 32-bit xor2                                           : 1
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <program_counter> ...

Optimizing unit <KGPRISC> ...

Optimizing unit <datapath> ...

Optimizing unit <ALU> ...

Optimizing unit <barrel_shifter> ...

Optimizing unit <register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KGPRISC, actual ratio is 5.
Latch DP/ALU1/carry has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DP/DFF/q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1058
 Flip-Flops                                            : 1058

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KGPRISC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2738
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 23
#      LUT3                        : 1051
#      LUT4                        : 71
#      LUT5                        : 196
#      LUT6                        : 1192
#      MUXCY                       : 29
#      MUXF7                       : 109
#      VCC                         : 3
#      XORCY                       : 30
# FlipFlops/Latches                : 1060
#      FDC                         : 4
#      FDCE                        : 1024
#      FDP                         : 30
#      LDE_1                       : 2
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 171
#      IBUF                        : 1
#      OBUF                        : 170

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1058  out of  126800     0%  
 Number of Slice LUTs:                 2564  out of  63400     4%  
    Number used as Logic:              2564  out of  63400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2565
   Number with an unused Flip Flop:    1507  out of   2565    58%  
   Number with an unused LUT:             1  out of   2565     0%  
   Number of fully used LUT-FF pairs:  1057  out of   2565    41%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                 172  out of    210    81%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)  | Load  |
------------------------------------------------------------------------------+------------------------+-------+
clk                                                                           | BUFGP                  | 1060  |
DP/ALU1/ALUop[4]_GND_13_o_equal_4_o(DP/ALU1/ALUop[4]_GND_13_o_equal_4_o<4>1:O)| NONE(*)(DP/ALU1/carry) | 2     |
------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                         | Buffer(FF name)                                                                                                                                           | Load  |
-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DP/dataMemory/N1(DP/dataMemory/XST_GND:G)              | NONE(DP/dataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 2     |
DP/instructionMemory/N1(DP/instructionMemory/XST_GND:G)| NONE(DP/instructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.562ns (Maximum Frequency: 94.680MHz)
   Minimum input arrival time before clock: 1.173ns
   Maximum output required time after clock: 10.538ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.562ns (frequency: 94.680MHz)
  Total number of paths / destination ports: 20159686 / 1088
-------------------------------------------------------------------------
Delay:               10.562ns (Levels of Logic = 13)
  Source:            DP/registerFile/registerBank_0_840 (FF)
  Destination:       DP/PC/instrAddr_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DP/registerFile/registerBank_0_840 to DP/PC/instrAddr_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.790  DP/registerFile/registerBank_0_840 (DP/registerFile/registerBank_0_840)
     LUT6:I2->O            1   0.124   0.776  DP/registerFile/Mmux_readData2_891 (DP/registerFile/Mmux_readData2_891)
     LUT6:I2->O            1   0.124   0.000  DP/registerFile/Mmux_readData2_330 (DP/registerFile/Mmux_readData2_330)
     MUXF7:I1->O           3   0.368   0.435  DP/registerFile/Mmux_readData2_2_f7_29 (DP/readData2<8>)
     LUT5:I4->O            8   0.124   0.985  DP/ALU1/mux2/Mmux_out311 (DP/ALU1/mux2Out<8>)
     LUT6:I0->O            4   0.124   0.796  DP/ALU1/barrelShifter1/out4 (DP/ALU1/barrelShifter1/out3)
     LUT6:I2->O           61   0.124   0.558  DP/ALU1/barrelShifter1/out7 (DP/ALU1/barrelShifter1/_n0015)
     MUXF7:S->O            1   0.465   0.536  DP/ALU1/Mmux_result5210_SW1 (N535)
     LUT6:I4->O            4   0.124   0.796  DP/ALU1/Mmux_result5211 (result_3_OBUF)
     LUT6:I2->O            1   0.124   0.421  DP/ALU1/zero2_SW0_SW0_SW0 (N509)
     LUT6:I5->O            3   0.124   0.413  DP/ALU1/zero3 (DP/ALU1/zero2)
     MUXF7:S->O            1   0.465   0.421  DP/ALU1/zero7_SW2 (N481)
     LUT6:I5->O            9   0.124   0.589  DP/branchUnit/M3/Mmux_out1011 (DP/branchUnit/M3/Mmux_out101)
     LUT6:I4->O            1   0.124   0.000  DP/branchUnit/M3/Mmux_out9 (DP/nextInstrAddr<17>)
     FDP:D                     0.030          DP/PC/instrAddr_17
    ----------------------------------------
    Total                     10.562ns (3.046ns logic, 7.516ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1058 / 1058
-------------------------------------------------------------------------
Offset:              1.173ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       DP/DFF/q (FF)
  Destination Clock: clk rising

  Data Path: rst to DP/DFF/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1058   0.001   0.678  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.494          DP/DFF/q
    ----------------------------------------
    Total                      1.173ns (0.495ns logic, 0.678ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 799926 / 100
-------------------------------------------------------------------------
Offset:              10.538ns (Levels of Logic = 14)
  Source:            DP/registerFile/registerBank_0_840 (FF)
  Destination:       validJump (PAD)
  Source Clock:      clk rising

  Data Path: DP/registerFile/registerBank_0_840 to validJump
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.790  DP/registerFile/registerBank_0_840 (DP/registerFile/registerBank_0_840)
     LUT6:I2->O            1   0.124   0.776  DP/registerFile/Mmux_readData2_891 (DP/registerFile/Mmux_readData2_891)
     LUT6:I2->O            1   0.124   0.000  DP/registerFile/Mmux_readData2_330 (DP/registerFile/Mmux_readData2_330)
     MUXF7:I1->O           3   0.368   0.435  DP/registerFile/Mmux_readData2_2_f7_29 (DP/readData2<8>)
     LUT5:I4->O            8   0.124   0.985  DP/ALU1/mux2/Mmux_out311 (DP/ALU1/mux2Out<8>)
     LUT6:I0->O            4   0.124   0.796  DP/ALU1/barrelShifter1/out4 (DP/ALU1/barrelShifter1/out3)
     LUT6:I2->O           61   0.124   0.580  DP/ALU1/barrelShifter1/out7 (DP/ALU1/barrelShifter1/_n0015)
     LUT6:I5->O            1   0.124   0.716  DP/ALU1/Mmux_result205_SW0 (N381)
     LUT6:I3->O            5   0.124   0.448  DP/ALU1/Mmux_result206 (DP/ALU1/Mmux_result205)
     LUT6:I5->O            1   0.124   0.000  DP/ALU1/Mmux_result207_SW0_G (N593)
     MUXF7:I1->O           1   0.368   0.536  DP/ALU1/Mmux_result207_SW0 (N416)
     LUT6:I4->O            3   0.124   0.730  DP/ALU1/zero4_SW0 (N111)
     LUT6:I3->O            9   0.124   0.769  DP/ALU1/zero7 (zero_OBUF)
     LUT5:I2->O            1   0.124   0.399  DP/branchUnit/isJump23 (validJump_OBUF)
     OBUF:I->O                 0.000          validJump_OBUF (validJump)
    ----------------------------------------
    Total                     10.538ns (2.578ns logic, 7.960ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DP/ALU1/ALUop[4]_GND_13_o_equal_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.030ns (Levels of Logic = 1)
  Source:            DP/ALU1/carry_1 (LATCH)
  Destination:       carry (PAD)
  Source Clock:      DP/ALU1/ALUop[4]_GND_13_o_equal_4_o rising

  Data Path: DP/ALU1/carry_1 to carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.631   0.399  DP/ALU1/carry_1 (DP/ALU1/carry_1)
     OBUF:I->O                 0.000          carry_OBUF (carry)
    ----------------------------------------
    Total                      1.030ns (0.631ns logic, 0.399ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DP/ALU1/ALUop[4]_GND_13_o_equal_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.918|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
DP/ALU1/ALUop[4]_GND_13_o_equal_4_o|    1.066|         |         |         |
clk                                |   10.562|         |    3.881|         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.01 secs
 
--> 


Total memory usage is 502556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   10 (   0 filtered)

