<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":true},"bookmark":{"enable":true,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":false,"nav":null,"activeClass":"gitalk"},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":5,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta property="og:type" content="article">
<meta property="og:title" content="GPU 后端优化（二）">
<meta property="og:url" content="http://example.com/2025/05/12/GPU-%E5%90%8E%E7%AB%AF%E4%BC%98%E5%8C%96%EF%BC%88%E4%BA%8C%EF%BC%89/index.html">
<meta property="og:site_name" content="Leon&#39;s Blog">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/images/image-20250512225158784.png">
<meta property="og:image" content="http://example.com/images/image-20250513230338216.png">
<meta property="og:image" content="http://example.com/images/image-20250513182833242.png">
<meta property="og:image" content="http://example.com/images/image-20250513230638654.png">
<meta property="og:image" content="http://example.com/images/image-20250514205936633.png">
<meta property="og:image" content="http://example.com/images/image-20250514214336495.png">
<meta property="og:image" content="http://example.com/images/image-20250514220954451.png">
<meta property="og:image" content="http://example.com/images/image-20250514221013687.png">
<meta property="og:image" content="http://example.com/images/image-20250514222617381.png">
<meta property="og:image" content="http://example.com/images/image-20250517000503961.png">
<meta property="og:image" content="http://example.com/images/image-20250516213503860.png">
<meta property="og:image" content="http://example.com/images/image-20250516214558122.png">
<meta property="og:image" content="http://example.com/images/image-20250516221417987.png">
<meta property="og:image" content="http://example.com/images/image-20250520160243480.png">
<meta property="og:image" content="http://example.com/images/image-20250520161347725.png">
<meta property="og:image" content="http://example.com/images/%E6%9C%AA%E5%91%BD%E5%90%8D%E6%96%87%E4%BB%B6%20(6).png">
<meta property="article:published_time" content="2025-05-12T14:48:08.000Z">
<meta property="article:modified_time" content="2025-05-27T12:46:11.937Z">
<meta property="article:author" content="Leon Dou">
<meta property="article:tag" content="GPU">
<meta property="article:tag" content="编译">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/images/image-20250512225158784.png">

<link rel="canonical" href="http://example.com/2025/05/12/GPU-%E5%90%8E%E7%AB%AF%E4%BC%98%E5%8C%96%EF%BC%88%E4%BA%8C%EF%BC%89/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>GPU 后端优化（二） | Leon's Blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Leon's Blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">分享一点有趣的技术</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>
  <div class="reading-progress-bar"></div>
  <a role="button" class="book-mark-link book-mark-link-fixed"></a>

  <a href="https://github.com/micropuma" class="github-corner" title="Follow me on GitHub" aria-label="Follow me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2025/05/12/GPU-%E5%90%8E%E7%AB%AF%E4%BC%98%E5%8C%96%EF%BC%88%E4%BA%8C%EF%BC%89/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Leon Dou">
      <meta itemprop="description" content="关注领域：体系结构，编译技术">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Leon's Blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          GPU 后端优化（二）
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2025-05-12 22:48:08" itemprop="dateCreated datePublished" datetime="2025-05-12T22:48:08+08:00">2025-05-12</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2025-05-27 20:46:11" itemprop="dateModified" datetime="2025-05-27T20:46:11+08:00">2025-05-27</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/GPU/" itemprop="url" rel="index"><span itemprop="name">GPU</span></a>
                </span>
                  ，
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/GPU/%E7%BC%96%E8%AF%91/" itemprop="url" rel="index"><span itemprop="name">编译</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span><br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>69k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1:03</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p><img src="/images/image-20250512225158784.png" alt="image-20250512225158784"></p>
<span id="more"></span>

<blockquote>
<p>这是本系列的第二篇文章，主要结合印度理工学院搭建的面向GPU tensor core代码生成的论文，以及IREE开源项目，解读如何基于MLIR系统完成GPU的代码生成。</p>
</blockquote>
<h2 id="IREE-Tensor-Core代码生成"><a href="#IREE-Tensor-Core代码生成" class="headerlink" title="IREE  Tensor Core代码生成"></a><font color = brown>IREE  Tensor Core代码生成</font></h2><p>IREE是一个端到端的开源机器学习编译器，支持在边缘设备进行高效部署。本章节主要讲解IREE项目是如何做面向Nvidia GPU的代码生成的。</p>
<h3 id="IREE-后端代码生成管线概览"><a href="#IREE-后端代码生成管线概览" class="headerlink" title="IREE 后端代码生成管线概览"></a><font color = green>IREE 后端代码生成管线概览</font></h3><h3 id="详解matmul算子生成"><a href="#详解matmul算子生成" class="headerlink" title="详解matmul算子生成"></a><font color = green>详解matmul算子生成</font></h3><blockquote>
<p>注：这一部分解读主要参考<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/712869828">IREE Codegen博客</a>。</p>
</blockquote>
<p>结合前一章节的论文解读，我们重点关注IREE的matmul代码生成部分。在<code>compiler/src/iree/compiler/Codegen/LLVMGPU/LLVMGPULowerExecutableTarget.cpp</code>代码中，有如下代码生成dispatch实现：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 根据translation info，选择对应的executable生成的dispatch lowering pipeline</span></span><br><span class="line">  <span class="keyword">switch</span> (translationInfo.<span class="built_in">getDispatchLoweringPassPipeline</span>()) &#123;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUDefault:</span><br><span class="line">    <span class="built_in">addGPUDefaultPassPipeline</span>(pipeline, pipelineOptions);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUBaseLowering:</span><br><span class="line">    <span class="built_in">addGPUBaseLoweringPassPipeline</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUDistribute:</span><br><span class="line">    <span class="built_in">addGPUSimpleDistributePassPipeline</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUVectorize:</span><br><span class="line">    <span class="built_in">addGPUVectorizationPassPipeline</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUWinogradVectorize:</span><br><span class="line">    <span class="built_in">addGPUWinogradVectorizePassPipeline</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUMatmulSimt:</span><br><span class="line">    <span class="built_in">addGPUMatmulSimtPassPipeline</span>(pipeline, pipelineOptions);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUMatmulTensorCore: &#123;</span><br><span class="line">    <span class="comment">// 这个pass pipeline比较有意思，可以debug一下</span></span><br><span class="line">    <span class="comment">// tensor core生成逻辑</span></span><br><span class="line">    <span class="comment">// Tile and distribute operations to workgroups</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 这个函数自动获取pipeline元信息</span></span><br><span class="line">    FailureOr&lt;<span class="type">int64_t</span>&gt; maybeDepth =</span><br><span class="line">        <span class="built_in">getSoftwarePipelineDepth</span>(translationInfo.<span class="built_in">getConfiguration</span>());</span><br><span class="line">    <span class="keyword">if</span> (<span class="built_in">failed</span>(maybeDepth)) &#123;</span><br><span class="line">      funcOp.<span class="built_in">emitOpError</span>(</span><br><span class="line">          <span class="string">&quot;invalid matmul configuration without software pipelining config&quot;</span>);</span><br><span class="line">      <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">    &#125;</span><br><span class="line">    <span class="built_in">addGPUMatmulTensorCorePassPipeline</span>(pipeline, pipelineOptions, *maybeDepth);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::</span><br><span class="line">      LLVMGPUMatmulTensorCoreMmaSync: &#123;</span><br><span class="line">    FailureOr&lt;<span class="type">int64_t</span>&gt; maybeDepth =</span><br><span class="line">        <span class="built_in">getSoftwarePipelineDepth</span>(translationInfo.<span class="built_in">getConfiguration</span>());</span><br><span class="line">    <span class="keyword">if</span> (<span class="built_in">failed</span>(maybeDepth)) &#123;</span><br><span class="line">      funcOp.<span class="built_in">emitOpError</span>(</span><br><span class="line">          <span class="string">&quot;invalid matmul configuration without software pipelining config&quot;</span>);</span><br><span class="line">      <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">    &#125;</span><br><span class="line">    <span class="built_in">addGPUMatmulTensorCoreMmaSyncPassPipeline</span>(pipeline, pipelineOptions,</span><br><span class="line">                                              *maybeDepth);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUTransposeSharedMem:</span><br><span class="line">    <span class="built_in">addGPUTransposePassPipeline</span>(pipeline, pipelineOptions);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUVectorDistribute:</span><br><span class="line">    <span class="built_in">addGPUVectorDistributePassPipeline</span>(pipeline, pipelineOptions,</span><br><span class="line">                                       <span class="comment">/*usePadToModelSharedMemcpy=*/</span><span class="literal">false</span>);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::</span><br><span class="line">      LLVMGPUPadAndVectorDistribute:</span><br><span class="line">    <span class="built_in">addGPUVectorDistributePassPipeline</span>(pipeline, pipelineOptions,</span><br><span class="line">                                       <span class="comment">/*usePadToModelSharedMemcpy=*/</span><span class="literal">true</span>);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUWarpReduction:</span><br><span class="line">    <span class="built_in">addGPUWarpReductionPassPipeline</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUPackUnPack:</span><br><span class="line">    <span class="built_in">addGPUPackUnPackPasses</span>(pipeline);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::LLVMGPUTileAndFuse:</span><br><span class="line">    <span class="built_in">addGPUTileAndFusePassPipeline</span>(pipeline, pipelineOptions);</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="comment">// no pipeline specified, nothing to do.</span></span><br><span class="line">  <span class="keyword">case</span> IREE::Codegen::DispatchLoweringPassPipeline::None:</span><br><span class="line">    <span class="keyword">return</span>;</span><br><span class="line">  <span class="keyword">default</span>:</span><br><span class="line">    funcOp.<span class="built_in">emitOpError</span>(<span class="string">&quot;unsupported pipeline on GPU target.&quot;</span>);</span><br><span class="line">    <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">  &#125;</span><br></pre></td></tr></table></figure>

<p>可以看到，结合不同的<code>translation info</code>，IREE针对每个可执行变种（IREE中叫execute.variant）派发不同的代码生成逻辑。这里我们重点关注<code>LLVMGPUMatmulTensorCore</code>，该管线是<strong>面向Nvidia gpu的tensor core硬件的适配编译流水线</strong>。</p>
<h4 id="测试输入"><a href="#测试输入" class="headerlink" title="测试输入"></a>测试输入</h4><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">#compilation0 = #iree_codegen.compilation_info&lt;</span><br><span class="line">  lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;,</span><br><span class="line">  translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>]</span><br><span class="line">  ,</span><br><span class="line">  &#123; pipeline_depth = <span class="number">3</span>, store_stage = <span class="number">1</span>&#125;&gt;&gt;</span><br><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1</span>(%lhs: tensor&lt;<span class="number">512</span>x128xf16&gt;, %rhs: tensor&lt;<span class="number">128</span>x512xf16&gt;, %acc: tensor&lt;<span class="number">512</span>x512xf16&gt;) -&gt; tensor&lt;<span class="number">512</span>x512xf16&gt; &#123;</span><br><span class="line">  %result = linalg.matmul &#123;compilation_info = #compilation0&#125; <span class="built_in">ins</span>(%lhs, %rhs: tensor&lt;<span class="number">512</span>x128xf16&gt;, tensor&lt;<span class="number">128</span>x512xf16&gt;) <span class="built_in">outs</span>(%acc: tensor&lt;<span class="number">512</span>x512xf16&gt;) -&gt; tensor&lt;<span class="number">512</span>x512xf16&gt;</span><br><span class="line">  <span class="keyword">return</span> %result: tensor&lt;<span class="number">512</span>x512xf16&gt;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这个测试例子是一个简单的矩阵乘运算，维度是&lt;512x128xf16&gt; x &lt;128x512xf16&gt; &#x3D; &lt;512x512xf16&gt;。这段测试核心点事compiler配置attribute：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">#compilation0 = #iree_codegen.compilation_info&lt;</span><br><span class="line">  lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;,</span><br><span class="line">  translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>]</span><br><span class="line">  ,</span><br><span class="line">  &#123; pipeline_depth = <span class="number">3</span>, store_stage = <span class="number">1</span>&#125;&gt;&gt;</span><br></pre></td></tr></table></figure>

<p>其中，定义了如下元数据：</p>
<ul>
<li>workgroup（即threadBlock）维度是[64, 2, 1]。</li>
<li>tile分块的维度是[32, 32, 16]。</li>
<li>流水线深度为3，注意3是GPU最小流水线深度（存，取，执行）。</li>
<li>storage_stage是1，这个具体含义尚不明晰。</li>
</ul>
<p>针对这个测试，我们的测试脚本如下：</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">iree-compile --iree-hal-target-backends=cuda \</span><br><span class="line">  --iree-cuda-target=sm_86 \</span><br><span class="line">  --mlir-disable-threading \</span><br><span class="line">  --mlir-elide-elementsattrs-if-larger=10 \</span><br><span class="line">  --mlir-print-ir-after-all \</span><br><span class="line">  matmul.mlir -o test.vmfb \</span><br><span class="line"><span class="meta prompt_">  2&gt;</span><span class="language-bash">&amp;1 | <span class="built_in">tee</span> output.dump</span></span><br></pre></td></tr></table></figure>

<h4 id="Tensor-Core-verifier"><a href="#Tensor-Core-verifier" class="headerlink" title="Tensor Core verifier"></a>Tensor Core verifier</h4><p>现在我们有了输入和测试脚本，IREE在根据我们的代码和配置做tensor core转换之前，会先检查一下参数是否适配。具体地参考<code>compiler/src/iree/compiler/Codegen/LLVMGPU/Verifiers.cpp</code>中关于<code>compilation_info</code>和<code>work_group</code>等参数的约束判断逻辑。这里通过几张表格的方式简单解释下各个参数背后的具体意义和相应约束：</p>
<p><strong>核心概念</strong></p>
<table>
<thead>
<tr>
<th align="center"><strong>概念</strong></th>
<th align="center"><strong>代码对应变量&#x2F;参数</strong></th>
<th align="center"><strong>含义与作用</strong></th>
<th align="center"><strong>约束来源</strong></th>
</tr>
</thead>
<tbody><tr>
<td align="center"><strong>Workgroup Size</strong></td>
<td align="center"><code>workgroup_size</code></td>
<td align="center">线程块（Thread Block）的维度配置（如<code>[64,2,1]</code>），总线程数 ≤ 1024</td>
<td align="center">CUDA硬件限制</td>
</tr>
<tr>
<td align="center"><strong>Tile Size</strong></td>
<td align="center"><code>tile_sizes</code></td>
<td align="center">矩阵分块尺寸（如<code>[32,32,16]</code>），决定每个线程块处理的数据块大小</td>
<td align="center">算法优化需求</td>
</tr>
<tr>
<td align="center"><strong>Thread Block Shape</strong></td>
<td align="center"><code>threadBlockShape</code></td>
<td align="center">线程块内各维度的分块尺寸（如<code>[32,32,16]</code>），与Tile Size直接相关</td>
<td align="center">分块策略与硬件匹配</td>
</tr>
<tr>
<td align="center"><strong>Warp数量</strong></td>
<td align="center"><code>numWarps</code></td>
<td align="center">线程块内各维度的Warp数量（如<code>[2,2,1]</code>），由Workgroup Size除以Warp Size（32）计算</td>
<td align="center">SM硬件架构</td>
</tr>
<tr>
<td align="center"><strong>Warp Shape</strong></td>
<td align="center"><code>warpShape</code></td>
<td align="center">单个Warp处理的分块子矩阵尺寸（如<code>[16,16,16]</code>）</td>
<td align="center">线程调度与指令级并行</td>
</tr>
<tr>
<td align="center"><strong>Instruction Shape</strong></td>
<td align="center"><code>instructionShape</code></td>
<td align="center">Tensor Core硬件指令支持的矩阵尺寸（如<code>FP16→16x16x16</code>，<code>FP32→16x16x8</code>）</td>
<td align="center">Tensor Core架构规范</td>
</tr>
</tbody></table>
<p><strong>TensorCore约束检测逻辑</strong></p>
<table>
<thead>
<tr>
<th align="center"><strong>验证项</strong></th>
<th align="center"><strong>验证条件</strong></th>
<th align="center"><strong>失败后果</strong></th>
</tr>
</thead>
<tbody><tr>
<td align="center">Workgroup总线程数</td>
<td align="center"><code>workgroupSize[X] * Y * Z ≤ 1024</code></td>
<td align="center">超过GPU线程块容量限制，无法执行</td>
</tr>
<tr>
<td align="center">Z维度线程数</td>
<td align="center"><code>workgroupSize[Z] == 1</code></td>
<td align="center">Tensor Core设计为二维计算，Z维度扩展会破坏数据局部性</td>
</tr>
<tr>
<td align="center">X维度线程数</td>
<td align="center"><code>workgroupSize[X] % 32 == 0</code></td>
<td align="center">Warp调度需要X维度为32的整数倍（每个Warp含32线程）</td>
</tr>
</tbody></table>
<table>
<thead>
<tr>
<th align="center"><strong>验证项</strong></th>
<th align="center"><strong>验证条件</strong></th>
<th align="center"><strong>失败后果</strong></th>
</tr>
</thead>
<tbody><tr>
<td align="center">矩阵尺寸对齐</td>
<td align="center"><code>matmulShape[M/N/K] % threadBlockShape[M/N/K] == 0</code></td>
<td align="center">分块无法均匀覆盖原矩阵，导致计算错误或性能下降</td>
</tr>
<tr>
<td align="center">Warp分块对齐</td>
<td align="center"><code>warpShape[M/N/K] % instructionShape[M/N/K] == 0</code></td>
<td align="center">Tensor Core指令无法覆盖Warp分块，硬件资源利用率不足</td>
</tr>
</tbody></table>
<p>这里有两个关键点：</p>
<ol>
<li><strong>tensor core的最小执行单元是一个warp，因此需要验证Warp是否分块对齐。</strong></li>
<li><strong>workgroup就是threadblock。tiesize表示一个threadblock完成的计算任务量，而workgroup则表示一个threadblock有多少个线程，并可以根据warpsize（默认32）计算一个workgroup可以有多少warps。这两个概念要分辨清楚</strong></li>
</ol>
<p>整个tensor core verifier的逻辑比较复杂，需要详细阅读下面代码的注释以获得全面的了理解：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Number of warps in x, y, and z dim.</span></span><br><span class="line"><span class="comment">// 计算一个workgroup的warp数目</span></span><br><span class="line"><span class="comment">// warp一般为32，如果一个workgroup是[64,2,1]，则这里得到[2,2,1]维度的warp</span></span><br><span class="line">SmallVector&lt;<span class="type">int64_t</span>&gt; numWarps&#123;workgroupSize[kDimX] / kWarpSize,</span><br><span class="line">                            workgroupSize[kDimY], workgroupSize[kDimZ]&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Matrix-multiply problem shape in number of elements in M, N, and K dim.</span></span><br><span class="line"><span class="comment">// matmulshape为[512, 512, 128]</span></span><br><span class="line"><span class="comment">// 获取矩阵最本元的MNK参数。</span></span><br><span class="line">SmallVector&lt;<span class="type">int64_t</span>&gt; matmulShape&#123;lhsShape[<span class="number">0</span>], rhsShape[<span class="number">1</span>], lhsShape[<span class="number">1</span>]&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Warp tile shape in number of elements in M, N, and K dim.</span></span><br><span class="line"><span class="comment">// Note that num warp in (x, y, z) dim are mapped to problem (M, N, K) dim as:</span></span><br><span class="line"><span class="comment">// DimY -&gt; ProblemDimM, DimX -&gt; ProblemDimN, DimZ -&gt; ProblemDimK.</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">将线程块（thread block）形状均匀划分给各个 warp。</span></span><br><span class="line"><span class="comment">注意：注释中说明了 warp 在 (x, y, z) 维度的分布映射到矩阵问题的 (M, N, K) 上，其中：</span></span><br><span class="line"><span class="comment">  y 维度 warp 对应问题的 M；</span></span><br><span class="line"><span class="comment">  x 维度 warp 对应问题的 N；</span></span><br><span class="line"><span class="comment">  z 维度 warp 对应问题的 K；</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="comment">// [32/2, 32/2, 16/1] = [16, 16, 16]表征每个warp所要干的工作</span></span><br><span class="line">SmallVector&lt;<span class="type">int64_t</span>&gt; warpShape&#123;threadBlockShape[kM] / numWarps[kDimY],</span><br><span class="line">                             threadBlockShape[kN] / numWarps[kDimX],</span><br><span class="line">                             threadBlockShape[kK] / numWarps[kDimZ]&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Instruction shape in number of elements in M, N, and K dim.</span></span><br><span class="line"><span class="comment">// 获取tensor core指令形状</span></span><br><span class="line">SmallVector&lt;<span class="type">int64_t</span>&gt; instructionShape;</span><br><span class="line"><span class="comment">// f16 和 bf16 类型对应的指令形状为 &#123;16, 16, 16&#125;，而 f32 类型对应 &#123;16, 16, 8&#125; </span></span><br><span class="line"><span class="keyword">if</span> (<span class="built_in">failed</span>(<span class="built_in">getInstructionShape</span>(</span><br><span class="line">      op, pipeline, llvm::<span class="built_in">cast</span>&lt;ShapedType&gt;(lhsType).<span class="built_in">getElementType</span>(),</span><br><span class="line">      instructionShape))) &#123;</span><br><span class="line"><span class="keyword">return</span> <span class="built_in">failure</span>();</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Verify that matmul problem shape can be tiled with the thread block shape.</span></span><br><span class="line"><span class="comment">// <span class="doctag">TODO:</span> This check should be relaxed as we allow unaligned matmul shapes.</span></span><br><span class="line"><span class="comment">// 要求矩阵问题的每个维度（M、N、K）能够被tile设定的维度整除，来决策是否可以做tiling运算</span></span><br><span class="line"><span class="comment">// 检测[512%32, 512%32, 128%16]</span></span><br><span class="line"><span class="keyword">if</span> (matmulShape[kM] % threadBlockShape[kM] != <span class="number">0</span> ||</span><br><span class="line">  matmulShape[kN] % threadBlockShape[kN] != <span class="number">0</span> ||</span><br><span class="line">  matmulShape[kK] % threadBlockShape[kK] != <span class="number">0</span>) &#123;</span><br><span class="line"><span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(<span class="string">&quot;Thread block shape &quot;</span>)</span><br><span class="line">       &lt;&lt; threadBlockShape &lt;&lt; <span class="string">&quot; cannot be tiled on matmul shape &quot;</span></span><br><span class="line">       &lt;&lt; matmulShape &lt;&lt; <span class="string">&quot; with compilation pipeline &quot;</span> &lt;&lt; pipelineName;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Verify that if warp shape can be tiled using warp-level Tensor core</span></span><br><span class="line"><span class="comment">// instruction shape.</span></span><br><span class="line"><span class="comment">// 确保每个 warp tile（即 warpShape）在 M、N、K 维度上均可以被对应的 Tensor Core 指令形状整除。</span></span><br><span class="line"><span class="comment">// 若不满足，则说明硬件的计算单元（Tensor Core）无法完美地覆盖 warp tile</span></span><br><span class="line"><span class="comment">// 以f16为例，为[16,16,16]，即每个warp的计算，是否可以生成Tensor Core指令</span></span><br><span class="line"><span class="keyword">if</span> (warpShape[kM] % instructionShape[kM] != <span class="number">0</span> ||</span><br><span class="line">  warpShape[kN] % instructionShape[kN] != <span class="number">0</span> ||</span><br><span class="line">  warpShape[kK] % instructionShape[kK] != <span class="number">0</span>) &#123;</span><br><span class="line"><span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(<span class="string">&quot;Tensor Core instruction shape &quot;</span>)</span><br><span class="line">       &lt;&lt; instructionShape &lt;&lt; <span class="string">&quot; cannot be tiled on warp shape &quot;</span> &lt;&lt; warpShape</span><br><span class="line">       &lt;&lt; <span class="string">&quot; with compilation pipeline &quot;</span> &lt;&lt; pipelineName;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h4 id="矩阵乘tensor-core生成流程概览"><a href="#矩阵乘tensor-core生成流程概览" class="headerlink" title="矩阵乘tensor core生成流程概览"></a>矩阵乘tensor core生成流程概览</h4><p>讲解完Tensor Core管线的verifier流程后，我们逐渐接触tensor core生成的主体管线流程，代码如下所示：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="type">void</span> <span class="title">addGPUMatmulTensorCorePassPipeline</span><span class="params">(OpPassManager &amp;funcPassManager,</span></span></span><br><span class="line"><span class="params"><span class="function">                                        <span class="type">const</span> GPUPipelineOptions &amp;options,</span></span></span><br><span class="line"><span class="params"><span class="function">                                        <span class="type">unsigned</span> pipelineDepth)</span> </span>&#123;</span><br><span class="line">  <span class="built_in">tileAndBufferize</span>(funcPassManager);</span><br><span class="line"></span><br><span class="line">  <span class="comment">// Distribute linalg onto warps within the workgroup.</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(</span><br><span class="line">      <span class="built_in">createLLVMGPUTileAndDistributePass</span>(<span class="comment">/*distributeToWarp=*/</span><span class="literal">true</span>));</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createRemoveSingleIterationLoopPass</span>());</span><br><span class="line">  <span class="keyword">if</span> (pipelineDepth &gt; <span class="number">1</span>) &#123;</span><br><span class="line">    funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createGPUMultiBufferingPass</span>(</span><br><span class="line">        GPUMultiBufferingPassOptions&#123;pipelineDepth&#125;));</span><br><span class="line">  &#125;</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCanonicalizerPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line"></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createRemoveSingleIterationLoopPass</span>());</span><br><span class="line"></span><br><span class="line">  ReorderWorkgroupsStrategy reorderStrategy =</span><br><span class="line">      <span class="built_in">getReorderWorkgroupsStrategy</span>(options.reorderStrategy);</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(</span><br><span class="line">      <span class="built_in">createReorderWorkgroups</span>(reorderStrategy, canReorderWorkgroups));</span><br><span class="line"></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCanonicalizerPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line"></span><br><span class="line">  <span class="comment">// Linalg -&gt; vector</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(</span><br><span class="line">      <span class="built_in">createLLVMGPUTensorCoreVectorizationPass</span>(GPUTensorCoreType::WMMA));</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(memref::<span class="built_in">createFoldMemRefAliasOpsPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createOptimizeVectorTransferPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createOptimizeTensorInsertExtractSlicesPass</span>());</span><br><span class="line"></span><br><span class="line">  <span class="comment">// Distribute shared memory copies.</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createMemrefCopyToLinalgPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createGPUDistributeSharedMemoryCopyPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCanonicalizerPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line">  <span class="keyword">if</span> (options.enableReduceSharedMemoryBankConflicts) &#123;</span><br><span class="line">    funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createGPUReduceBankConflictsPass</span>());</span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line">  <span class="comment">// Vector -&gt; MMA ops</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(memref::<span class="built_in">createFoldMemRefAliasOpsPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCanonicalizerPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(</span><br><span class="line">      <span class="built_in">createLLVMGPUVectorToGPUPass</span>(GPUTensorCoreType::WMMA));</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCanonicalizerPass</span>());</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createCSEPass</span>());</span><br><span class="line"></span><br><span class="line">  <span class="comment">// Hoist loop invariant code to avoid pipelining it.</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createIREELoopInvariantCodeMotionPass</span>());</span><br><span class="line">  <span class="comment">// Pipeline memory operations.</span></span><br><span class="line">  GPUPipeliningPassOptions pipelieningOptions = &#123;&#125;;</span><br><span class="line">  pipelieningOptions.epiloguePeeling = <span class="literal">false</span>;</span><br><span class="line">  pipelieningOptions.depth = pipelineDepth;</span><br><span class="line">  pipelieningOptions.scheduleIndex =</span><br><span class="line">      llvm::<span class="built_in">to_underlying</span>(PipeliningSchedulingStrategy::loadGlobalStage0);</span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createGPUPipeliningPass</span>(pipelieningOptions));</span><br><span class="line">  <span class="comment">// Optimize shared memory usage.</span></span><br><span class="line">  funcPassManager.<span class="built_in">addPass</span>(<span class="built_in">createLLVMGPUPackSharedMemoryAllocPass</span>());</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>上述管线中，我们比较关心如下7个pass的流程：</p>
<ul>
<li><code>LLVMGPUTileAndDistribute</code></li>
<li><code>GPUMultiBufferingPass</code></li>
<li><code>LLVMGPUTensorCoreVectorizationPass</code></li>
<li><code>GPUDistributeSharedMemoryCopyPass</code></li>
<li><code>GPUReduceBankConflictsPass</code></li>
<li><code>LLVMGPUVectorToGPU</code></li>
<li><code>GPUPipeliningPass</code></li>
<li><code>LLVMGPUPackSharedMemoryAlloc</code></li>
</ul>
<p>我们接下来结合代码，一个一个pass的解读。</p>
<h4 id="LLVMGPUTileAndDistribute-Pass"><a href="#LLVMGPUTileAndDistribute-Pass" class="headerlink" title="LLVMGPUTileAndDistribute Pass"></a><font color = pink>LLVMGPUTileAndDistribute Pass</font></h4><p>LLVMGPUTileAndDistribute 这个 pass 主要是根据 lower_config 中的 <code>tile_sizes</code> 和 compilation info 中的 <code>workgroup size</code> 进行 tiling，并且在此过程中，使用了 <code>shared memory</code> 用作缓存进行访存的优化。</p>
<p>我们的workload可以表征为如下：C&lt;512x512&gt; &#x3D; A&lt;512x128&gt; x B&lt;128x512&gt;</p>
<p>具体的，可以拆解为下面几步：</p>
<ol>
<li>初步tile，将计算workload分块为&lt;32x128&gt; x &lt;128x32&gt;</li>
<li>Promote Memory1：将C矩阵放入shared_memory</li>
<li>持续tile化，化为指定的&lt;32x16&gt; x &lt;16x32&gt;</li>
<li>Promote Memory2：如果workgroup比warp大，那么需要将一部分的A和B也放入sharedmemory</li>
<li>根据warp size继续tile化。我们的thread block是[64,2,1]，warp size是32，所以可以拆成[2,2,1]个warp。针对此，我们的矩阵&lt;32x16&gt; x &lt;16x32&gt;可以进一步变成&lt;32&#x2F;2 x 16&gt; x &lt;16 x 32&#x2F;2&gt;</li>
</ol>
<p>接下来分别在debug过程中dump每个步骤生成的中间表示代码。</p>
<h5 id="Step1-i，j维度分块"><a href="#Step1-i，j维度分块" class="headerlink" title="Step1 i，j维度分块"></a><font color = brown>Step1 i，j维度分块</font></h5><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_0 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_1 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  linalg.matmul &#123;lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%subview, %subview_0 : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;, memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;) outs(%subview_1 : memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;)</span></span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这段代码在 <strong>GPU 上实现了高效的 512×512 半精度矩阵乘法</strong>，并进行了如下优化：</p>
<ol>
<li><strong>使用 Tensor Core 加速计算</strong>（<code>tile_sizes = [[32, 32, 16]]</code>）。</li>
<li>分块计算（Tile-based Computation）<ul>
<li>将矩阵 A、B、C 分割成 <strong>32×128、128×32、32×32</strong> 子矩阵。</li>
<li>使用 <code>workgroup_id_x/y</code> 进行索引计算，每个 <code>workgroup</code> 处理固定区域。</li>
</ul>
</li>
<li>存储优化<ul>
<li><strong>存储对齐（alignment 64）</strong>：提高 GPU 访存性能。</li>
<li><strong>使用 Subview 提取矩阵块</strong>，减少数据移动，提升数据局部性。</li>
</ul>
</li>
</ol>
<h5 id="Step2（做promotion优化）"><a href="#Step2（做promotion优化）" class="headerlink" title="Step2（做promotion优化）"></a><font color = brown>Step2（做promotion优化）</font></h5><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//========================================== LLVM GPU Tile And Distibute ========================================</span></span><br><span class="line"><span class="comment">// Step1</span></span><br><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c32 = arith.constant <span class="number">32</span> : index</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %alloc = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// 获取interface的binding，这是数组A </span></span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// 这是数组B</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// 这是数组C</span></span><br><span class="line">  <span class="comment">// 注意返回的是memref&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">// 获取workgroup中的thread id，是二维的</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_0 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// C的subview，这个是external memory</span></span><br><span class="line">  %subview_1 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_2 = memref.subview %alloc[<span class="number">0</span>, <span class="number">0</span>] [%c32, %c32] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;?x?xf16, strided&lt;[32, 1]&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// 将C的subview拷贝到workgroup memory中，subview_2是workgroup memory</span></span><br><span class="line">  memref.copy %subview_1, %subview_2 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;?x?xf16, strided&lt;[32, 1]&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  <span class="comment">// 计算matmul，核心计算逻辑</span></span><br><span class="line">  linalg.matmul &#123;__internal_linalg_transform__ = <span class="string">&quot;workgroup_memory&quot;</span>, lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%subview, %subview_0 : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;, memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;) outs(%subview_2 : memref<span class="string">&lt;?x?xf16, strided&lt;[32, 1]&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;)</span></span><br><span class="line">  <span class="comment">// 将C的结果拷贝回到external memory中</span></span><br><span class="line">  memref.copy %subview_2, %subview_1 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;?x?xf16, strided&lt;[<span class="number">32</span>, <span class="number">1</span>]&gt;, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>重点是：将C矩阵存储在workgroup memory中。</p>
<p><img src="/images/image-20250513230338216.png" alt="image-20250513230338216"></p>
<p>在上图的代码比对中，可以看到如下变化：</p>
<ul>
<li>显示的<code>memref.alloc</code>操作，并且<code>address_space</code>设置为<code>workgroup</code>。</li>
<li>由于shared memory而导致的memref.copy（从shared mem显示加载）和memref.subview操作。</li>
</ul>
<blockquote>
<p> 为什么这一步仅仅提升C矩阵，而不提升A,B矩阵，具体原因参考<a target="_blank" rel="noopener" href="http://arxiv.org/abs/2108.13191">MLIR GPU代码生成</a>论文，这里截取一下论文的原文辅助理解：</p>
<p><img src="/images/image-20250513182833242.png" alt="image-20250513182833242"></p>
</blockquote>
<h5 id="Step3（继续tiling，将K从128降维成16）"><a href="#Step3（继续tiling，将K从128降维成16）" class="headerlink" title="Step3（继续tiling，将K从128降维成16）"></a><font color = brown>Step3（继续tiling，将K从128降维成16）</font></h5><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c16 = arith.constant <span class="number">16</span> : index</span><br><span class="line">  %c128 = arith.constant <span class="number">128</span> : index</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %alloc = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_0 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_1 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.copy %subview_1, %alloc &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  scf.<span class="keyword">for</span> %arg0 = %c0 to %c128 step %c16 &#123;</span><br><span class="line">    %subview_2 = memref.subview %subview[<span class="number">0</span>, %arg0] [<span class="number">32</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    %subview_3 = memref.subview %subview_0[%arg0, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    linalg.matmul &#123;__internal_linalg_transform__ = <span class="string">&quot;workgroup_k_tiled&quot;</span>, lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%subview_2, %subview_3 : memref&lt;<span class="number">32</span>x16xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;, memref<span class="string">&lt;16x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;) outs(%alloc : memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;)</span></span><br><span class="line">  &#125;</span><br><span class="line">  memref.copy %alloc, %subview_1 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>继续完成k维度的tiling，从128变成16。</p>
<p><img src="/images/image-20250513230638654.png" alt="image-20250513230638654"></p>
<p>如上图所示，reduction维度变成显示的循环，以及删除冗余的memref.copy操作。</p>
<p>这个处理有趣的点是将linalg.matmul的workgroup_memory变成了workgroup_k_tiled，具体阅读源码中的<code>tileReductionLoops</code>函数：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/// Tiles to workgroup level. Workgroup tiling is done at the flow level but we</span></span><br><span class="line"><span class="comment">/// may have extra tiling for the reduction dimension. Therefore we tile again</span></span><br><span class="line"><span class="comment">/// without distributing.</span></span><br><span class="line"><span class="function"><span class="type">static</span> LogicalResult <span class="title">tileReductionLoops</span><span class="params">(mlir::FunctionOpInterface funcOp)</span> </span>&#123;</span><br><span class="line">  <span class="keyword">auto</span> tileSizesFn = [](OpBuilder &amp;builder,</span><br><span class="line">                        Operation *op) -&gt; SmallVector&lt;OpFoldResult&gt; &#123;</span><br><span class="line">    <span class="keyword">auto</span> interfaceOp = <span class="built_in">cast</span>&lt;PartitionableLoopsInterface&gt;(*op);      <span class="comment">// 获取可分块的循环组</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Returns the loop IDs (0 being outermost) that are partitionable.</span></span><br><span class="line">    <span class="comment">// </span></span><br><span class="line">    <span class="comment">// If `maxNumPartitionedLoops` is passed the size of the vector returned</span></span><br><span class="line">    <span class="comment">// is always lesser than the value.</span></span><br><span class="line">    <span class="keyword">auto</span> partitionedLoops =</span><br><span class="line">        interfaceOp.<span class="built_in">getPartitionableLoops</span>(kNumMaxParallelDims);                <span class="comment">// 获取已在workgroup中分块的循环         </span></span><br><span class="line">    SmallVector&lt;OpFoldResult&gt; tileSizes =</span><br><span class="line">        <span class="built_in">getAsIndexOpFoldResult</span>(op-&gt;<span class="built_in">getContext</span>(), <span class="built_in">getTileSizes</span>(op, <span class="number">0</span>));</span><br><span class="line">    <span class="keyword">auto</span> zeroAttr = builder.<span class="built_in">getIndexAttr</span>(<span class="number">0</span>);</span><br><span class="line">    <span class="keyword">for</span> (<span class="type">unsigned</span> depth : partitionedLoops) &#123;             </span><br><span class="line">      <span class="keyword">if</span> (depth &lt; tileSizes.<span class="built_in">size</span>()) &#123;                <span class="comment">// 将已分配到工作组的并行循环平铺尺寸设为0（跳过）</span></span><br><span class="line">        tileSizes[depth] = zeroAttr;</span><br><span class="line">      &#125;</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="type">int</span> numLoops = <span class="built_in">cast</span>&lt;TilingInterface&gt;(op).<span class="built_in">getLoopIteratorTypes</span>().<span class="built_in">size</span>();                       <span class="comment">//  确保分块尺寸向量（tileSizes）的长度与操作的循环维度数量一致，并为未明确指定分块大小的维度设置默认不分块（即分块大小为0）       </span></span><br><span class="line">    tileSizes.<span class="built_in">resize</span>(numLoops, zeroAttr);</span><br><span class="line">    <span class="keyword">return</span> tileSizes;</span><br><span class="line">  &#125;;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">auto</span> tilingOptions =</span><br><span class="line">      scf::<span class="built_in">SCFTilingOptions</span>().<span class="built_in">setTileSizeComputationFunction</span>(tileSizesFn);</span><br><span class="line"></span><br><span class="line">  MLIRContext *context = funcOp.<span class="built_in">getContext</span>();</span><br><span class="line">  <span class="function">LinalgTransformationFilter <span class="title">filter</span><span class="params">(                                                                   <span class="comment">//  处理源操作中带有workgroup memory标记的操作</span></span></span></span><br><span class="line"><span class="params"><span class="function">      ArrayRef&lt;StringAttr&gt;&#123;</span></span></span><br><span class="line"><span class="params"><span class="function">          StringAttr::get(context, getWorkgroupMemoryMarker())&#125;,</span></span></span><br><span class="line"><span class="params"><span class="function">      StringAttr::get(context, getWorkgroupKTiledMarker()))</span></span>;                        <span class="comment">// 处理好后的打上tilemarker</span></span><br><span class="line">  filter.<span class="built_in">setMatchByDefault</span>();</span><br><span class="line"></span><br><span class="line">  <span class="keyword">return</span> <span class="built_in">tileLinalgOpsWithFilter</span>(funcOp, tilingOptions, filter);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p><img src="/images/image-20250514205936633.png" alt="image-20250514205936633"></p>
<p>上图大体总结了一下<code>tileToSerialLoops</code>的调用链。这段代码比较重要的一个函数是<code>tileSCF()</code>，该函数底层调用<code>tileUsingSCF()</code>函数实现，感兴趣读者可以自行阅读<code>mlir/lib/Dialect/SCF/Transforms/TileUsingInterface.cpp</code>中的源码实现。</p>
<h5 id="Step4（当workgroup中的线程数大于warp，则A和B也可以做提升）"><a href="#Step4（当workgroup中的线程数大于warp，则A和B也可以做提升）" class="headerlink" title="Step4（当workgroup中的线程数大于warp，则A和B也可以做提升）"></a><font color = brown>Step4（当workgroup中的线程数大于warp，则A和B也可以做提升）</font></h5><p>这一步骤主要完成如下操作：</p>
<ul>
<li>额外在 shared memory 中申请了两块儿 buffer，用来缓存 A ，B 矩阵</li>
<li>在所有涉及到 shared memory 读写的地方（memref.copy）前后加上 <code>gpu.barrier</code>。</li>
</ul>
<p>接下来结合具体的代码逻辑进行解读：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">SmallVector&lt;<span class="type">int64_t</span>&gt; workgroupSize = maybeWorkgroupSize.<span class="built_in">value</span>();</span><br><span class="line"><span class="type">int64_t</span> flatWorkgroupSize =</span><br><span class="line">    workgroupSize[<span class="number">0</span>] * workgroupSize[<span class="number">1</span>] * workgroupSize[<span class="number">2</span>];</span><br><span class="line"><span class="comment">// Only promote to workgroup size if there are multiple warps.</span></span><br><span class="line"><span class="keyword">if</span> (flatWorkgroupSize &gt; kWarpSize) &#123;                             <span class="comment">// 以[64,2,1]为例，flatWorkgroupSize=128时，表示有2x2个warp，所以切分成warp是有必要的</span></span><br><span class="line">  <span class="function">RewritePatternSet <span class="title">promotionPatterns</span><span class="params">(&amp;getContext())</span></span>;</span><br><span class="line"></span><br><span class="line">  <span class="built_in">populateContractPromotionPatterns</span>(promotionPatterns, &#123;<span class="number">0</span>, <span class="number">1</span>&#125;);     <span class="comment">// 0和1表示对A/B矩阵进行提升</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">if</span> (<span class="built_in">failed</span>(<span class="built_in">applyPatternsAndFoldGreedily</span>(funcOp,</span><br><span class="line">                                          std::<span class="built_in">move</span>(promotionPatterns)))) &#123;</span><br><span class="line">    <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="comment">// Insert barriers before and after copies to workgroup memory.</span></span><br><span class="line">  <span class="built_in">insertBarriersAroundSharedMemoryCopy</span>(funcOp);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这段代码的判断条件是workgroup的[0]，[1]，[2]相乘是否大于warp，大于说明workgroup内部也需要做warp的tiling。这也导致A和B会有重用的可能性，因此最好也存入shared memory中。这一步骤的逻辑具体参考<code>populateContractPromotionPatterns()</code>：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/// 这段代码是 MLIR（Multi-Level Intermediate Representation）中的一个 重写模式（Rewrite Pattern），</span></span><br><span class="line"><span class="comment">/// 它用于优化 linalg::MatmulOp、linalg::BatchMatmulOp 和 linalg::GenericOp，</span></span><br><span class="line"><span class="comment">/// 具体是对某些操作数（operands）进行优化提升（promotion），使其在 workgroup memory（工作组共享内存） 中进行计算，</span></span><br><span class="line"><span class="comment">/// 以提高计算效率（主要面向 GPU 计算） </span></span><br><span class="line"><span class="comment">/// 整个pass都是基于mlir提供的基于linalg的优化而来，需要系统学习linalg的优化。</span></span><br><span class="line"><span class="function"><span class="type">void</span> <span class="title">populateContractPromotionPatterns</span><span class="params">(RewritePatternSet &amp;patterns,</span></span></span><br><span class="line"><span class="params"><span class="function">                                       ArrayRef&lt;<span class="type">int64_t</span>&gt; operandsToPromote)</span> </span>&#123;</span><br><span class="line">  <span class="comment">// 一个整数数组，表示要提升（promote）到工作组共享内存的操作数索引（通常是 A, B 矩阵）</span></span><br><span class="line">  MLIRContext *context = patterns.<span class="built_in">getContext</span>();</span><br><span class="line"></span><br><span class="line">  <span class="comment">// 将linalg::MatmulOp，linalg::BatchMatmulOp，linalg::GenericOp这三种op的operandsToPromote进行优化</span></span><br><span class="line">  <span class="comment">// insert写法具体看PatternMatch.h的写法。</span></span><br><span class="line">  <span class="comment">// LinalgPromotionPattern提供普适的linalg pattern的优化 </span></span><br><span class="line">  patterns.insert&lt;LinalgPromotionPattern&lt;linalg::MatmulOp&gt;,</span><br><span class="line">                  LinalgPromotionPattern&lt;linalg::BatchMatmulOp&gt;,</span><br><span class="line">                  LinalgPromotionPattern&lt;linalg::GenericOp&gt;&gt;(</span><br><span class="line">      context,</span><br><span class="line">      <span class="comment">// 设定优化参数</span></span><br><span class="line">      linalg::<span class="built_in">LinalgPromotionOptions</span>()</span><br><span class="line">          <span class="comment">// 设置内存释放函数</span></span><br><span class="line">          .<span class="built_in">setAllocationDeallocationFns</span>(allocateWorkgroupMemory,</span><br><span class="line">                                        deallocateWorkgroupMemory)</span><br><span class="line">          <span class="comment">// 设置拷贝函数</span></span><br><span class="line">          .<span class="built_in">setCopyInOutFns</span>(copyToWorkgroupMemory, copyToWorkgroupMemory)</span><br><span class="line">          <span class="comment">// 指定要提升的操作数</span></span><br><span class="line">          .<span class="built_in">setOperandsToPromote</span>(operandsToPromote)</span><br><span class="line">          <span class="comment">// 设置提升的维度</span></span><br><span class="line">          .<span class="built_in">setUseFullTileBuffers</span>(&#123;<span class="literal">false</span>, <span class="literal">false</span>&#125;),</span><br><span class="line">      <span class="built_in">LinalgTransformationFilter</span>(</span><br><span class="line">          &#123;StringAttr::<span class="built_in">get</span>(context, <span class="built_in">getWorkgroupKTiledMarker</span>())&#125;,</span><br><span class="line">          StringAttr::<span class="built_in">get</span>(context, <span class="built_in">getWorkgroupMemoryMarker</span>()))</span><br><span class="line">          .<span class="built_in">setMatchByDefault</span>()</span><br><span class="line">          .<span class="built_in">addFilter</span>(contractOpFilter));</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这段代码很好地体现MLIR基础设施的可复用性的强大之处以及Google团队的良好封装。代码中最重要的点是<code>LinalgPromotionPattern</code>，这是IREE对于MLIR的<code>RewritePattern</code>的封装和扩展。具体的依赖关系如下所示：</p>
<p><img src="/images/image-20250514214336495.png" alt="image-20250514214336495"></p>
<p>我们先来解读第一层封装：<code>LinalgBasePromotionPatter</code></p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//===----------------------------------------------------------------------===//</span></span><br><span class="line"><span class="comment">// Transformations exposed as patterns, moved from upstream MLIR as IREE still</span></span><br><span class="line"><span class="comment">// heavily relies on patterns that compose through filters.</span></span><br><span class="line"><span class="comment">// <span class="doctag">TODO:</span> Deprecate all the code below.</span></span><br><span class="line"><span class="comment">//===----------------------------------------------------------------------===//</span></span><br><span class="line"><span class="comment">///</span></span><br><span class="line"><span class="comment">/// Linalg promotion patterns.</span></span><br><span class="line"><span class="comment">///</span></span><br><span class="line"><span class="comment">/// Apply the `promoteSubViews` transformation as a pattern.</span></span><br><span class="line"><span class="comment">/// `filter` controls LinalgTransformMarker matching and update when specified.</span></span><br><span class="line"><span class="comment">/// See `promoteSubViews` for more details.</span></span><br><span class="line"><span class="keyword">struct</span> <span class="title class_">LinalgBasePromotionPattern</span> : <span class="keyword">public</span> RewritePattern &#123;</span><br><span class="line">  <span class="comment">/// Entry point to match any LinalgOp</span></span><br><span class="line">  <span class="comment">/// OpInterface. MatchAnyOpTag-based constructor</span></span><br><span class="line">  <span class="comment">/// with a mandatory `filter`.</span></span><br><span class="line">  <span class="built_in">LinalgBasePromotionPattern</span>(</span><br><span class="line">      MLIRContext *context, LinalgTransformationFilter f,</span><br><span class="line">      linalg::LinalgPromotionOptions options = linalg::<span class="built_in">LinalgPromotionOptions</span>(),</span><br><span class="line">      PatternBenefit benefit = <span class="number">1</span>)</span><br><span class="line">      : <span class="built_in">RewritePattern</span>(<span class="built_in">MatchAnyOpTypeTag</span>(), benefit, context),</span><br><span class="line">        <span class="built_in">filter</span>(std::<span class="built_in">move</span>(f)), <span class="built_in">options</span>(std::<span class="built_in">move</span>(options)) &#123;&#125;</span><br><span class="line">  <span class="comment">/// Entry point to match a specific Linalg op.</span></span><br><span class="line">  <span class="built_in">LinalgBasePromotionPattern</span>(</span><br><span class="line">      StringRef opName, MLIRContext *context,</span><br><span class="line">      linalg::LinalgPromotionOptions options,</span><br><span class="line">      LinalgTransformationFilter f = <span class="built_in">LinalgTransformationFilter</span>(),</span><br><span class="line">      PatternBenefit benefit = <span class="number">1</span>)</span><br><span class="line">      : <span class="built_in">RewritePattern</span>(opName, benefit, context, &#123;&#125;), <span class="built_in">filter</span>(std::<span class="built_in">move</span>(f)),</span><br><span class="line">        <span class="built_in">options</span>(std::<span class="built_in">move</span>(options)) &#123;&#125;</span><br><span class="line"></span><br><span class="line">  <span class="function">LogicalResult <span class="title">matchAndRewrite</span><span class="params">(Operation *op,</span></span></span><br><span class="line"><span class="params"><span class="function">                                PatternRewriter &amp;rewriter)</span> <span class="type">const</span> <span class="keyword">override</span> </span>&#123;</span><br><span class="line">    <span class="keyword">if</span> (<span class="built_in">failed</span>(filter.<span class="built_in">checkAndNotify</span>(rewriter, op)))</span><br><span class="line">      <span class="keyword">return</span> <span class="built_in">failure</span>();</span><br><span class="line">    <span class="keyword">if</span> (<span class="built_in">failed</span>(<span class="built_in">promoteSubviewsPrecondition</span>(op, options)))</span><br><span class="line">      <span class="keyword">return</span> <span class="built_in">failure</span>();</span><br><span class="line"></span><br><span class="line">    <span class="comment">// <span class="doctag">TODO:</span> We cannot use root update here. This</span></span><br><span class="line">    <span class="comment">// pattern is creating other ops, so if the</span></span><br><span class="line">    <span class="comment">// promotion fails, those need to be cleaned</span></span><br><span class="line">    <span class="comment">// up, which doesnt seem to be happening here.</span></span><br><span class="line">    <span class="comment">// So to fail properly, we should be cloning</span></span><br><span class="line">    <span class="comment">// the op and deleting the previous op. This</span></span><br><span class="line">    <span class="comment">// needs more investigation.</span></span><br><span class="line">    rewriter.<span class="built_in">startOpModification</span>(op);</span><br><span class="line">    std::optional&lt;linalg::LinalgOp&gt; promotedOp =</span><br><span class="line">        <span class="built_in">promoteSubViews</span>(rewriter, <span class="built_in">cast</span>&lt;linalg::LinalgOp&gt;(op), options);</span><br><span class="line">    <span class="keyword">if</span> (!promotedOp) &#123;</span><br><span class="line">      rewriter.<span class="built_in">cancelOpModification</span>(op);</span><br><span class="line">      <span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(<span class="string">&quot;subview promotion failed&quot;</span>);</span><br><span class="line">    &#125;</span><br><span class="line">    rewriter.<span class="built_in">finalizeOpModification</span>(op);</span><br><span class="line">    filter.<span class="built_in">replaceLinalgTransformationFilter</span>(rewriter, op);</span><br><span class="line">    <span class="keyword">return</span> <span class="built_in">success</span>();</span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line"><span class="keyword">private</span>:</span><br><span class="line">  <span class="comment">/// LinalgTransformMarker handles special</span></span><br><span class="line">  <span class="comment">/// attribute manipulations.</span></span><br><span class="line">  LinalgTransformationFilter filter;</span><br><span class="line">  <span class="comment">/// Promotion options.</span></span><br><span class="line">  linalg::LinalgPromotionOptions options;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<p>可以看到，在类的构造中，最重要的是<code>LinalgTransformationFilter</code>和<code>LinalgPromotionOptions</code>。这两个具体内容在patterns.insert中定义好了：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">patterns.insert&lt;LinalgPromotionPattern&lt;linalg::MatmulOp&gt;,</span><br><span class="line">                  LinalgPromotionPattern&lt;linalg::BatchMatmulOp&gt;,</span><br><span class="line">                  LinalgPromotionPattern&lt;linalg::GenericOp&gt;&gt;(</span><br><span class="line">      context,</span><br><span class="line">      <span class="comment">// 设定优化参数</span></span><br><span class="line">      linalg::<span class="built_in">LinalgPromotionOptions</span>()</span><br><span class="line">          <span class="comment">// 设置内存释放函数</span></span><br><span class="line">          .<span class="built_in">setAllocationDeallocationFns</span>(allocateWorkgroupMemory,</span><br><span class="line">                                        deallocateWorkgroupMemory)</span><br><span class="line">          <span class="comment">// 设置拷贝函数</span></span><br><span class="line">          .<span class="built_in">setCopyInOutFns</span>(copyToWorkgroupMemory, copyToWorkgroupMemory)</span><br><span class="line">          <span class="comment">// 指定要提升的操作数</span></span><br><span class="line">          .<span class="built_in">setOperandsToPromote</span>(operandsToPromote)</span><br><span class="line">          <span class="comment">// 设置提升的维度</span></span><br><span class="line">          .<span class="built_in">setUseFullTileBuffers</span>(&#123;<span class="literal">false</span>, <span class="literal">false</span>&#125;),</span><br><span class="line">      <span class="built_in">LinalgTransformationFilter</span>(</span><br><span class="line">          &#123;StringAttr::<span class="built_in">get</span>(context, <span class="built_in">getWorkgroupKTiledMarker</span>())&#125;,</span><br><span class="line">          StringAttr::<span class="built_in">get</span>(context, <span class="built_in">getWorkgroupMemoryMarker</span>()))</span><br><span class="line">          .<span class="built_in">setMatchByDefault</span>()</span><br><span class="line">          .<span class="built_in">addFilter</span>(contractOpFilter));</span><br></pre></td></tr></table></figure>

<p>其中，<code>LinalgTransformationFilter</code>和我们之前遇到的作用一样，将<code>WorkgroupKTiledMark</code>变成<code>WorkgroupMemoryMark</code>。而<code>LinalgPromotionOptions</code>的定义特别有趣，显示指定了如何做内存释放，如何设置拷贝函数，要提升的操作数是哪个（0,1对应lianalg.xxOp的operand 0和1，在我们的case中是A和B）以及提升的维度。追溯<code>LinalgPromotionOptions</code>的定义，可以看到该类是LLVM公共class，通过回调的方式，允许用户自定义这些操作具体的执行逻辑。</p>
<p>讲解完这个类的构造，另一个重点就是<code>matchAndRewrite</code>实际的改写逻辑。阅读代码注释即可明白原理：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="function">LogicalResult <span class="title">matchAndRewrite</span><span class="params">(Operation *op, PatternRewriter &amp;rewriter)</span> <span class="type">const</span> <span class="keyword">override</span> </span>&#123;</span><br><span class="line">  <span class="comment">// 步骤1: 检查过滤器和提升前提条件</span></span><br><span class="line">  <span class="keyword">if</span> (<span class="built_in">failed</span>(filter.<span class="built_in">checkAndNotify</span>(rewriter, op)) || </span><br><span class="line">      <span class="built_in">failed</span>(<span class="built_in">promoteSubviewsPrecondition</span>(op, options)))</span><br><span class="line">    <span class="keyword">return</span> <span class="built_in">failure</span>();</span><br><span class="line"></span><br><span class="line">  <span class="comment">// 步骤2: 尝试执行子视图提升</span></span><br><span class="line">  rewriter.<span class="built_in">startOpModification</span>(op);</span><br><span class="line">  std::optional&lt;linalg::LinalgOp&gt; promotedOp = </span><br><span class="line">      <span class="built_in">promoteSubViews</span>(rewriter, <span class="built_in">cast</span>&lt;linalg::LinalgOp&gt;(op), options);</span><br><span class="line"></span><br><span class="line">  <span class="comment">// 步骤3: 处理提升结果</span></span><br><span class="line">  <span class="keyword">if</span> (!promotedOp) &#123;</span><br><span class="line">    rewriter.<span class="built_in">cancelOpModification</span>(op); <span class="comment">// 失败时回滚</span></span><br><span class="line">    <span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(<span class="string">&quot;subview promotion failed&quot;</span>);</span><br><span class="line">  &#125;</span><br><span class="line">  rewriter.<span class="built_in">finalizeOpModification</span>(op);</span><br><span class="line">  filter.<span class="built_in">replaceLinalgTransformationFilter</span>(rewriter, op); <span class="comment">// 更新属性</span></span><br><span class="line">  <span class="keyword">return</span> <span class="built_in">success</span>();</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这段代码特别好的点是，这里的所有诸如<code>promoteSubviewsPrecondition()</code>函数均是Linalg Dialect的transform原生支持的。<strong>因此这段IREE的封装是很好的处理memory promotion问题的范例，可以直接移植入用在别的项目。</strong></p>
<p>解读好第一层封装，我们来到最上层封装：<code>LinalgPromotionPattern</code></p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">template</span> &lt;<span class="keyword">typename</span> OpTy&gt;</span><br><span class="line"><span class="keyword">struct</span> <span class="title class_">LinalgPromotionPattern</span> : <span class="keyword">public</span> LinalgBasePromotionPattern &#123;</span><br><span class="line">  <span class="comment">/// SFINAE: This constructor can only trigger for</span></span><br><span class="line">  <span class="comment">/// concrete ops that have a static</span></span><br><span class="line">  <span class="comment">/// `getOperationName` method.</span></span><br><span class="line">  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> ConcreateOpTy = OpTy&gt;</span><br><span class="line">  <span class="built_in">LinalgPromotionPattern</span>(</span><br><span class="line">      MLIRContext *context, linalg::LinalgPromotionOptions options,</span><br><span class="line">      LinalgTransformationFilter f = <span class="built_in">LinalgTransformationFilter</span>(),</span><br><span class="line">      PatternBenefit benefit = <span class="number">1</span>)</span><br><span class="line">      : <span class="built_in">LinalgBasePromotionPattern</span>(OpTy::<span class="built_in">getOperationName</span>(), context, options,</span><br><span class="line">                                   f, benefit) &#123;&#125;</span><br><span class="line">  <span class="comment">/// This constructor is available to anyone.</span></span><br><span class="line">  <span class="built_in">LinalgPromotionPattern</span>(</span><br><span class="line">      StringRef opName, MLIRContext *context,</span><br><span class="line">      linalg::LinalgPromotionOptions options,</span><br><span class="line">      LinalgTransformationFilter f = <span class="built_in">LinalgTransformationFilter</span>(),</span><br><span class="line">      PatternBenefit benefit = <span class="number">1</span>)</span><br><span class="line">      : <span class="built_in">LinalgBasePromotionPattern</span>(opName, context, options, f, benefit) &#123;&#125;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<p>这段代码唯一的trick是，第一个构造函数的模板参数typename ConcreateOpTy &#x3D; OpTy配合OpTy::getOperationName()形成**<a target="_blank" rel="noopener" href="https://mq-b.github.io/Modern-Cpp-templates-tutorial/md/%E7%AC%AC%E4%B8%80%E9%83%A8%E5%88%86-%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/10%E4%BA%86%E8%A7%A3%E4%B8%8E%E5%88%A9%E7%94%A8SFINAE">SFINAE约束</a>**。当OpTy不包含静态getOperationName()方法时，该构造函数被丢弃，不会导致编译错误，起到保护机制。</p>
<p>这一阶段生成的最终IR如下：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %c128 = arith.constant <span class="number">128</span> : index</span><br><span class="line">  %c16 = arith.constant <span class="number">16</span> : index</span><br><span class="line">  %alloc = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">16</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_0 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_1 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_2 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_3 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %subview_3, %alloc_1 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  scf.<span class="keyword">for</span> %arg0 = %c0 to %c128 step %c16 &#123;</span><br><span class="line">    %subview_4 = memref.subview %subview[<span class="number">0</span>, %arg0] [<span class="number">32</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    %subview_5 = memref.subview %subview_2[%arg0, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    memref.copy %subview_4, %alloc_0 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x16xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    memref.copy %subview_5, %alloc &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">16</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    linalg.matmul &#123;__internal_linalg_transform__ = <span class="string">&quot;workgroup_memory&quot;</span>, lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%alloc_0, %alloc : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;, memref<span class="string">&lt;16x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;) outs(%alloc_1 : memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;)</span></span><br><span class="line">  &#125;</span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %alloc_1, %subview_3 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>和上一阶段相比，其不同是显而易见的，具体为A和B 提升到共享内存，更多的显示copy，以及gpu.barrier同步shared memory拷贝。</p>
<p><img src="/images/image-20250514220954451.png" alt="image-20250514220954451"></p>
<p><img src="/images/image-20250514221013687.png" alt="image-20250514221013687"></p>
<h5 id="Step5（针对warp进一步分块）"><a href="#Step5（针对warp进一步分块）" class="headerlink" title="Step5（针对warp进一步分块）"></a><font color= brown>Step5（针对warp进一步分块）</font></h5><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %c128 = arith.constant <span class="number">128</span> : index</span><br><span class="line">  %c16 = arith.constant <span class="number">16</span> : index</span><br><span class="line">  %alloc = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">16</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_0 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_1 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_2 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_3 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %subview_3, %alloc_1 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  scf.<span class="keyword">for</span> %arg0 = %c0 to %c128 step %c16 &#123;</span><br><span class="line">    %subview_4 = memref.subview %subview[<span class="number">0</span>, %arg0] [<span class="number">32</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    %subview_5 = memref.subview %subview_2[%arg0, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    memref.copy %subview_4, %alloc_0 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x16xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    memref.copy %subview_5, %alloc &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">16</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    %c0_6 = arith.constant <span class="number">0</span> : index</span><br><span class="line">    %c16_7 = arith.constant <span class="number">16</span> : index</span><br><span class="line">    %c16_8 = arith.constant <span class="number">16</span> : index</span><br><span class="line">    %thread_id_x = gpu.thread_id  x</span><br><span class="line">    %<span class="number">5</span> = affine.apply <span class="built_in">affine_map</span>&lt;(d0) -&gt; (d0 floordiv <span class="number">32</span>)&gt;(%thread_id_x)</span><br><span class="line">    %c2 = arith.constant <span class="number">2</span> : index</span><br><span class="line">    %thread_id_y = gpu.thread_id  y</span><br><span class="line">    %c2_9 = arith.constant <span class="number">2</span> : index</span><br><span class="line">    %c0_10 = arith.constant <span class="number">0</span> : index</span><br><span class="line">    %c32 = arith.constant <span class="number">32</span> : index</span><br><span class="line">    %c16_11 = arith.constant <span class="number">16</span> : index</span><br><span class="line">    %c0_12 = arith.constant <span class="number">0</span> : index</span><br><span class="line">    %c32_13 = arith.constant <span class="number">32</span> : index</span><br><span class="line">    %c16_14 = arith.constant <span class="number">16</span> : index</span><br><span class="line">    %<span class="number">6</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 * s1)&gt;()[%thread_id_y, %c16_11]</span><br><span class="line">    %<span class="number">7</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 + s1)&gt;()[%<span class="number">6</span>, %c0_10]</span><br><span class="line">    %<span class="number">8</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 * s1)&gt;()[%c2_9, %c16_11]</span><br><span class="line">    scf.<span class="keyword">for</span> %arg1 = %<span class="number">7</span> to %c32 step %<span class="number">8</span> &#123;</span><br><span class="line">      %<span class="number">9</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 * s1)&gt;()[%<span class="number">5</span>, %c16_14]</span><br><span class="line">      %<span class="number">10</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 + s1)&gt;()[%<span class="number">9</span>, %c0_12]</span><br><span class="line">      %<span class="number">11</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0, s1] -&gt; (s0 * s1)&gt;()[%c2, %c16_14]</span><br><span class="line">      scf.<span class="keyword">for</span> %arg2 = %<span class="number">10</span> to %c32_13 step %<span class="number">11</span> &#123;</span><br><span class="line">        %subview_15 = memref.subview %alloc_0[%arg1, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[16, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">        %subview_16 = memref.subview %alloc[<span class="number">0</span>, %arg2] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">16</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">        %subview_17 = memref.subview %alloc_1[%arg1, %arg2] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">        linalg.matmul &#123;__internal_linalg_transform__ = <span class="string">&quot;vectorize&quot;</span>, lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%subview_15, %subview_16 : memref&lt;<span class="number">16</span>x16xf16, strided&lt;[<span class="number">16</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;, memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;) outs(%subview_17 : memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;)</span></span><br><span class="line">      &#125;</span><br><span class="line">    &#125;</span><br><span class="line">  &#125;</span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %alloc_1, %subview_3 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这一步是为后续将<code>linalg.matmul</code>算子变成<code>WMMA API</code>做准备。workgroup size（表示有多少个线程） 以 warp 粒度（32个线程一个warp）对 thread block（[32,32,16]） 进行进一步的 tiling分块。我们的workgroup size是[64,2,1]，而warp是32，因此应该有[2,2,1]个warp。对thread blcok需要做[2,2,1]的tile拆分，为[32&#x2F;2, 32&#x2F;2, 16&#x2F;1] &#x3D; [16,16,16]。由于我们的代码是f16，根据<code>compiler/src/iree/compiler/Codegen/LLVMGPU/Verifiers.cpp</code>中的<code>getInstructionShape()</code>方法：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/// Returns the shape of the math instruction for the given pipeline and input</span></span><br><span class="line"><span class="comment">/// element type.</span></span><br><span class="line"><span class="comment">/// 例如，对于 Tensor Core 管线，f16 和 bf16 类型对应的指令形状为 &#123;16, 16, 16&#125;，而 f32 类型对应 &#123;16, 16, 8&#125;。</span></span><br><span class="line"><span class="comment">/// Tensor Core的计算能力是硬件定死的，因此我们需要根据输入的数据类型来选择合适的指令形状。</span></span><br><span class="line"><span class="function"><span class="type">static</span> LogicalResult</span></span><br><span class="line"><span class="function"><span class="title">getInstructionShape</span><span class="params">(Operation *op, CodeGenPipeline pipeline,</span></span></span><br><span class="line"><span class="params"><span class="function">                    Type inputElementType,</span></span></span><br><span class="line"><span class="params"><span class="function">                    SmallVector&lt;<span class="type">int64_t</span>&gt; &amp;instructionShape)</span> </span>&#123;</span><br><span class="line">  <span class="keyword">switch</span> (pipeline) &#123;</span><br><span class="line">  <span class="keyword">case</span> CodeGenPipeline::LLVMGPUMatmulSimt:</span><br><span class="line">    <span class="comment">// SIMT Pipeline / CUDA Cores</span></span><br><span class="line">    instructionShape = &#123;<span class="number">1</span>, <span class="number">1</span>, <span class="number">1</span>&#125;;</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line"></span><br><span class="line">  <span class="comment">// 我们的pipeline是LLVMGPUMatmulTensorCore</span></span><br><span class="line">  <span class="keyword">case</span> CodeGenPipeline::LLVMGPUMatmulTensorCore:</span><br><span class="line">    <span class="comment">// Tensor Core Pipeline / WMMA API</span></span><br><span class="line">    <span class="comment">// 对于F16和BF16，tensorcore是16x16x16</span></span><br><span class="line">    <span class="keyword">if</span> (inputElementType.<span class="built_in">isF16</span>() || inputElementType.<span class="built_in">isBF16</span>()) &#123;</span><br><span class="line">      instructionShape = &#123;<span class="number">16</span>, <span class="number">16</span>, <span class="number">16</span>&#125;;</span><br><span class="line">    <span class="comment">// 对于F32，tensorcore是16x16x8</span></span><br><span class="line">    &#125; <span class="keyword">else</span> <span class="keyword">if</span> (inputElementType.<span class="built_in">isF32</span>()) &#123;</span><br><span class="line">      instructionShape = &#123;<span class="number">16</span>, <span class="number">16</span>, <span class="number">8</span>&#125;;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">      <span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(</span><br><span class="line">          <span class="string">&quot;Expected f16, bf16 or f32 for Tensor Core (WMMA) pipeline&quot;</span>);</span><br><span class="line">    &#125;</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">case</span> CodeGenPipeline::LLVMGPUMatmulTensorCoreMmaSync:</span><br><span class="line">    <span class="comment">// Tensor Core Pipeline / MMA.SYNC</span></span><br><span class="line">    <span class="keyword">if</span> (inputElementType.<span class="built_in">isF16</span>() || inputElementType.<span class="built_in">isBF16</span>()) &#123;</span><br><span class="line">      instructionShape = &#123;<span class="number">16</span>, <span class="number">8</span>, <span class="number">16</span>&#125;;</span><br><span class="line">    &#125; <span class="keyword">else</span> <span class="keyword">if</span> (inputElementType.<span class="built_in">isF32</span>()) &#123;</span><br><span class="line">      instructionShape = &#123;<span class="number">16</span>, <span class="number">8</span>, <span class="number">8</span>&#125;;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">      <span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(</span><br><span class="line">          <span class="string">&quot;Expected f16, bf16 or f32 for Tensor Core (MMA.SYNC) pipeline&quot;</span>);</span><br><span class="line">    &#125;</span><br><span class="line">    <span class="keyword">break</span>;</span><br><span class="line">  <span class="keyword">default</span>:</span><br><span class="line">    <span class="keyword">return</span> op-&gt;<span class="built_in">emitError</span>(</span><br><span class="line">        <span class="string">&quot;Expected matmul SIMT, TensorCore(WMMA), or TensorCore(MMA.SYNC), &quot;</span></span><br><span class="line">        <span class="string">&quot;compilation pipeline&quot;</span>);</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="keyword">return</span> <span class="built_in">success</span>();</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>tensor core中的f16是[16,16,16] matmul矩阵运算。因此我们的尺寸正好匹配。这个warp tile步骤在源码中是<code>tileToInvocation()</code>：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/// Patterns for thread level tiling.</span></span><br><span class="line"><span class="function"><span class="type">static</span> LogicalResult <span class="title">tileToInvocation</span><span class="params">(mlir::FunctionOpInterface funcOp,</span></span></span><br><span class="line"><span class="params"><span class="function">                                      SmallVectorImpl&lt;<span class="type">int64_t</span>&gt; &amp;workgroupSize)</span> </span>&#123;</span><br><span class="line">  linalg::TileSizeComputationFunction getInnerTileSizeFn =</span><br><span class="line">      [&amp;](OpBuilder &amp;builder, Operation *operation) &#123;</span><br><span class="line">        <span class="keyword">return</span> <span class="built_in">calculateDistributedTileSize</span>(workgroupSize, builder, operation);    <span class="comment">// 计算tile size: [64/32, 2/1, 1/1] = [2, 2, 1]</span></span><br><span class="line">      &#125;;</span><br><span class="line">  <span class="keyword">auto</span> getThreadProcInfoFn =                                                            <span class="comment">// 显示计算生成thread id，不断向GPU的kernel表达靠近</span></span><br><span class="line">      [&amp;workgroupSize](OpBuilder &amp;builder, Location loc,</span><br><span class="line">                       ArrayRef&lt;Range&gt; parallelLoopRanges) &#123;</span><br><span class="line">        <span class="keyword">return</span> <span class="built_in">getGPUThreadIdsAndCounts</span>(builder, loc, parallelLoopRanges.<span class="built_in">size</span>(),</span><br><span class="line">                                        workgroupSize);</span><br><span class="line">      &#125;;</span><br><span class="line">  linalg::LinalgLoopDistributionOptions invocationDistributionOptions;                             <span class="comment">// 设定thread的分布选项，设定procInfo</span></span><br><span class="line">  invocationDistributionOptions.procInfo = getThreadProcInfoFn;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">auto</span> tilingOptions =</span><br><span class="line">      linalg::<span class="built_in">LinalgTilingOptions</span>()</span><br><span class="line">          .<span class="built_in">setLoopType</span>(linalg::LinalgTilingLoopType::Loops)</span><br><span class="line">          .<span class="built_in">setTileSizeComputationFunction</span>(getInnerTileSizeFn)</span><br><span class="line">          .<span class="built_in">setDistributionOptions</span>(invocationDistributionOptions);</span><br><span class="line"></span><br><span class="line">  MLIRContext *context = funcOp.<span class="built_in">getContext</span>();</span><br><span class="line">  <span class="function">LinalgTransformationFilter <span class="title">f</span><span class="params">(</span></span></span><br><span class="line"><span class="params"><span class="function">      &#123;StringAttr::get(context, getWorkgroupKTiledMarker()),</span></span></span><br><span class="line"><span class="params"><span class="function">       StringAttr::get(context, getWorkgroupMemoryMarker())&#125;,</span></span></span><br><span class="line"><span class="params"><span class="function">      StringAttr::get(context, getVectorizeMarker()))</span></span>;</span><br><span class="line">  f.<span class="built_in">addFilter</span>([](Operation *op) &#123;</span><br><span class="line">     <span class="comment">// FFT doesn&#x27;t support second level of tiling yet.</span></span><br><span class="line">     <span class="keyword">return</span> <span class="built_in">success</span>(!<span class="built_in">isa</span>&lt;IREE::LinalgExt::FftOp&gt;(op));</span><br><span class="line">   &#125;).<span class="built_in">setMatchByDefault</span>();</span><br><span class="line"></span><br><span class="line">  <span class="keyword">return</span> <span class="built_in">distributeLinalgOpsWithFilter</span>(funcOp, tilingOptions, f);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这一块搭配注释阅读源码已经很清晰了。相比前一个k维度tile，整体结构都是一样的（再一次感叹Google团队和MLIR社区的良好封装，大大简化冗余代码）。</p>
<p>这一步骤得到的代码变化如下：</p>
<p><img src="/images/image-20250514222617381.png" alt="image-20250514222617381"></p>
<p>最重要的点完成了分块，并分配好了每个线程完成的任务（通过thread_id_x和thread_id_y）：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">%<span class="number">5</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">16</span>)&gt;()[%thread_id_y]  <span class="comment">// y方向起始行</span></span><br><span class="line">%<span class="number">6</span> = affine.apply <span class="built_in">affine_map</span>&lt;(d0) -&gt; ((d0 floordiv <span class="number">32</span>) * <span class="number">16</span>)&gt;(%thread_id_x) <span class="comment">// x方向起始列</span></span><br></pre></td></tr></table></figure>

<p>一个thread，通过（d0 floordiv 32）找到其属于的warp组，并通过*16找到其warp组负责的列。可以看到x方向总共可以分为两个warp，一个warp加载连续的16个列，符合coalesced memory优化。至于y，由于只有2个线程，难以构成warp，同时y方向也没法利用coalesced warp，直接每个线程处理连续16行即可。对这一部分具体细节不明白的，可以参考<code>calculateDistributedTileSize</code>源码或是深入理解<a target="_blank" rel="noopener" href="https://siboehm.com/articles/22/CUDA-MMM">coalesced memory优化</a>。<code>calculateDistributedTileSize</code>计算每个thread或是warp对应的tile大小，具体函数如下：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/// Return the tile size associated to one thread or warp based on the number of</span></span><br><span class="line"><span class="comment">/// element in the group.</span></span><br><span class="line"><span class="function"><span class="type">static</span> SmallVector&lt;Value&gt;</span></span><br><span class="line"><span class="function"><span class="title">calculateDistributedTileSize</span><span class="params">(ArrayRef&lt;<span class="type">int64_t</span>&gt; numElements, OpBuilder &amp;builder,</span></span></span><br><span class="line"><span class="params"><span class="function">                             Operation *operation)</span> </span>&#123;</span><br><span class="line">  SmallVector&lt;<span class="type">int64_t</span>&gt; blockTileSize = <span class="built_in">getTileSizes</span>(operation, <span class="number">0</span>);</span><br><span class="line">  SmallVector&lt;Value&gt; tileSizesVal;</span><br><span class="line">  <span class="comment">// Use partitionedLoop to know what loop needs to be distributed.</span></span><br><span class="line">  <span class="keyword">auto</span> interfaceOp = <span class="built_in">cast</span>&lt;PartitionableLoopsInterface&gt;(operation);</span><br><span class="line">  <span class="keyword">auto</span> partitionedLoops =</span><br><span class="line">      interfaceOp.<span class="built_in">getPartitionableLoops</span>(kNumMaxParallelDims);</span><br><span class="line">  <span class="keyword">if</span> (partitionedLoops.<span class="built_in">empty</span>()) &#123;</span><br><span class="line">    <span class="keyword">return</span> tileSizesVal;</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="keyword">auto</span> zero = builder.<span class="built_in">create</span>&lt;arith::ConstantIndexOp&gt;(operation-&gt;<span class="built_in">getLoc</span>(), <span class="number">0</span>);</span><br><span class="line">  tileSizesVal.<span class="built_in">resize</span>(</span><br><span class="line">      <span class="built_in">cast</span>&lt;TilingInterface&gt;(operation).<span class="built_in">getLoopIteratorTypes</span>().<span class="built_in">size</span>(), zero);</span><br><span class="line"></span><br><span class="line">  <span class="comment">// partitionedLoops contains the dimensions we want to distribute.</span></span><br><span class="line">  <span class="comment">// We are distributing them in order onto the different workgroup</span></span><br><span class="line">  <span class="comment">// dimensions.</span></span><br><span class="line">  <span class="function">SmallVector&lt;<span class="type">int64_t</span>&gt; <span class="title">distributedDim</span><span class="params">(numElements.begin(), numElements.end())</span></span>;</span><br><span class="line">  distributedDim.<span class="built_in">resize</span>(partitionedLoops.<span class="built_in">size</span>());</span><br><span class="line">  <span class="type">unsigned</span> idIdx = <span class="number">0</span>;</span><br><span class="line">  std::<span class="built_in">reverse</span>(distributedDim.<span class="built_in">begin</span>(), distributedDim.<span class="built_in">end</span>());</span><br><span class="line">  <span class="keyword">for</span> (<span class="type">unsigned</span> depth : partitionedLoops) &#123;</span><br><span class="line">    <span class="keyword">if</span> (depth &gt;= blockTileSize.<span class="built_in">size</span>())</span><br><span class="line">      <span class="keyword">continue</span>;</span><br><span class="line">    tileSizesVal[depth] = builder.<span class="built_in">create</span>&lt;arith::ConstantIndexOp&gt;(</span><br><span class="line">        operation-&gt;<span class="built_in">getLoc</span>(),</span><br><span class="line">        llvm::<span class="built_in">divideCeil</span>(blockTileSize[depth], distributedDim[idIdx++]));</span><br><span class="line">    <span class="keyword">if</span> (idIdx == kNumMaxParallelDims)</span><br><span class="line">      <span class="keyword">break</span>;</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="keyword">return</span> tileSizesVal;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<blockquote>
<p>这里有个注意的地方，每一处tile优化，IREE都提供了规则化善后：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">&#123;</span><br><span class="line">  <span class="comment">// Apply canonicalization patterns.</span></span><br><span class="line">  RewritePatternSet threadTilingCanonicalizationPatterns =</span><br><span class="line">      linalg::<span class="built_in">getLinalgTilingCanonicalizationPatterns</span>(context);</span><br><span class="line">  <span class="built_in">populateAffineMinSCFCanonicalizationPattern</span>(</span><br><span class="line">      threadTilingCanonicalizationPatterns);</span><br><span class="line">  <span class="keyword">if</span> (<span class="built_in">failed</span>(<span class="built_in">applyPatternsAndFoldGreedily</span>(</span><br><span class="line">          funcOp, std::<span class="built_in">move</span>(threadTilingCanonicalizationPatterns)))) &#123;</span><br><span class="line">    <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>这段代码值得借鉴。</p>
</blockquote>
<p><strong>至此便是完整的<code>tileAndDistribute</code>流程。可以看到整个流程的逻辑其实是比较简单的，但在这里做了极其详细的分析，因为这个pass设计大量的tiling优化，其思想和具体实现是值得参考借鉴的。在前面的博客中已经详细讲过tiling优化，在各种异构架构（GPU&#x2F;NPU）中，都有多层级缓存架构，tiling大有用武之地。</strong></p>
<h4 id="GPUMultiBufferingPass"><a href="#GPUMultiBufferingPass" class="headerlink" title="GPUMultiBufferingPass"></a><font color = pink>GPUMultiBufferingPass</font></h4><p>在完成分块划分和面向GPU的并行负载分配工作后，IREE针对GPU的流水线特性做<code>GPUMultiBufferingPass</code>。这个pass代码量只有小一百行，但是要想真正弄懂这个pass，需要对GPU的流水线技术有一定了解。本博客只针对GPU软件流水线做简要介绍。在<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/20884536063">IREE GPUMultiBufferingPass解读</a>博客中有这样一段话：</p>
<blockquote>
<p>通过广泛使用软件流水线技术，CUTLASS 可以最大程度地利用 GPU 的计算资源，并提高矩阵乘法的性能。软件流水线阶段包括：</p>
<ol>
<li>从全局内存加载数据</li>
<li>将数据拷贝至共享内存 &#x2F; 进行必要的预处理</li>
<li>执行计算</li>
<li>将计算结果写回共享内存或全局内存</li>
</ol>
<p>在软件流水线结构中，GPU 在使用共享内存的数据执行当前计算的同时，还应从全局内存中读取下一次计算所需数据。因此，从存储层次结构的角度看，在共享内存级别应使用多缓冲模式，保证在上游流水线阶段将数据写入共享内存的同时，下游流水线阶段可以从共享内存中加载数据到寄存器。换言之，循环中的不同迭代使用不同缓冲区，从而消除迭代间的数据依赖。多缓冲模式中应使用的缓冲数量取决于流水线深度（也称流水线阶段数量）。</p>
</blockquote>
<p>如下图所示，是GPU软件流水线的示意图：</p>
<p><img src="/images/image-20250517000503961.png" alt="image-20250517000503961"></p>
<p>可以看到，GPU的流水线和CPU多级流水线本质原理一样，但是由于GPU的分支逻辑简单，流水线设计相比CPU已经是大大简化了。</p>
<p>相信到这里，大家对于GPU软件流水的作用有了基础的认知。接下来解读<code>GPUMultiBufferingPass</code>，这个pass的代码比较简洁，这里选择直接贴出源码：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Copyright 2022 The IREE Authors</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">// Licensed under the Apache License v2.0 with LLVM Exceptions.</span></span><br><span class="line"><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></span><br><span class="line"><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></span><br><span class="line"></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;iree/compiler/Codegen/Common/GPU/Passes.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;iree/compiler/Codegen/Utils/GPUUtils.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;mlir/Dialect/Affine/IR/AffineOps.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;mlir/Dialect/MemRef/IR/MemRef.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;mlir/Dialect/MemRef/Transforms/Transforms.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;mlir/IR/Dominance.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;mlir/Interfaces/FunctionInterfaces.h&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="keyword">namespace</span> mlir::iree_compiler &#123;</span><br><span class="line"></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> GEN_PASS_DEF_GPUMULTIBUFFERINGPASS</span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;iree/compiler/Codegen/Common/GPU/Passes.h.inc&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// todo hal: 一个比较重要，且简单的pass</span></span><br><span class="line"><span class="comment">// 这个Pass是完成软件流水线的重要一环。</span></span><br><span class="line"><span class="comment">// 多缓冲模式中应使用的缓冲数量取决于流水线深度（也称流水线阶段数量）</span></span><br><span class="line"><span class="comment">// 其核心思想是通过引入多缓冲，使得循环迭代尽可能并行执行，从而为最终实现软件流水线创造条件。</span></span><br><span class="line"><span class="keyword">namespace</span> &#123;</span><br><span class="line"><span class="keyword">struct</span> <span class="title class_">GPUMultiBufferingPass</span> <span class="keyword">final</span></span><br><span class="line">    : impl::GPUMultiBufferingPassBase&lt;GPUMultiBufferingPass&gt; &#123;</span><br><span class="line">  <span class="keyword">using</span> GPUMultiBufferingPassBase::GPUMultiBufferingPassBase;</span><br><span class="line"></span><br><span class="line">  <span class="function"><span class="type">void</span> <span class="title">runOnOperation</span><span class="params">()</span> <span class="keyword">override</span> </span>&#123;</span><br><span class="line">    FunctionOpInterface funcOp = <span class="built_in">getOperation</span>();</span><br><span class="line"></span><br><span class="line">    <span class="comment">// First hoist all shared memory allocations to the entry block of the</span></span><br><span class="line">    <span class="comment">// function. We can see memref.alloc in loops after bufferizing scf.forall</span></span><br><span class="line">    <span class="comment">// with promoted shared memory usage inside.</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 收集所有allocOp，并且是shared memory中开辟的</span></span><br><span class="line">    <span class="comment">// 提前到func头部</span></span><br><span class="line">    SmallVector&lt;memref::AllocOp&gt; allocs;</span><br><span class="line">    <span class="comment">// Collect all the alloc operations.</span></span><br><span class="line">    <span class="comment">// 收集所有在shared memory中的内存空间开辟</span></span><br><span class="line">    funcOp.<span class="built_in">walk</span>([&amp;](memref::AllocOp allocOp) &#123;</span><br><span class="line">      <span class="comment">// 如果是shared memory的分配，那么就将其移动到函数的entry block中</span></span><br><span class="line">      <span class="comment">// 即multi-buffering优化是只针对shared memory的分配</span></span><br><span class="line">      <span class="keyword">if</span> (<span class="built_in">hasSharedMemoryAddressSpace</span>(allocOp.<span class="built_in">getType</span>()))</span><br><span class="line">        allocs.<span class="built_in">push_back</span>(allocOp);</span><br><span class="line">    &#125;);</span><br><span class="line"></span><br><span class="line">    <span class="built_in">assert</span>(funcOp.<span class="built_in">getBlocks</span>().<span class="built_in">size</span>() == <span class="number">1</span>);</span><br><span class="line">    <span class="comment">// 将所有allocOp放在funcOp的最前面</span></span><br><span class="line">    <span class="keyword">for</span> (memref::AllocOp allocOp : allocs) &#123;</span><br><span class="line">      <span class="keyword">if</span> (allocOp-&gt;<span class="built_in">getParentOp</span>() != funcOp)</span><br><span class="line">        allocOp-&gt;<span class="built_in">moveBefore</span>(&amp;*funcOp.<span class="built_in">begin</span>()-&gt;<span class="built_in">begin</span>());</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Then perform multibuffering transformations.</span></span><br><span class="line"></span><br><span class="line">    allocs.<span class="built_in">clear</span>();</span><br><span class="line">    <span class="comment">// Collect all the alloc operations.</span></span><br><span class="line">    funcOp.<span class="built_in">walk</span>([&amp;](memref::AllocOp allocOp) &#123;</span><br><span class="line">      <span class="comment">// Skip allocations not used in a loop.</span></span><br><span class="line">      <span class="comment">// 学习这里的写法：获取user list，以及判断user的所属operation</span></span><br><span class="line">      <span class="keyword">for</span> (Operation *user : allocOp-&gt;<span class="built_in">getUsers</span>()) &#123;</span><br><span class="line">        <span class="keyword">auto</span> loop = user-&gt;<span class="built_in">getParentOfType</span>&lt;scf::ForOp&gt;();</span><br><span class="line">        <span class="keyword">if</span> (!loop)</span><br><span class="line">          <span class="keyword">return</span> WalkResult::<span class="built_in">advance</span>();</span><br><span class="line">      &#125;</span><br><span class="line">      allocs.<span class="built_in">push_back</span>(allocOp);</span><br><span class="line">    </span><br><span class="line">      <span class="comment">// Interrupt: the walk will be interrupted and no more operations, regions or blocks will be visited.</span></span><br><span class="line">      <span class="comment">// Advance: the walk will continue.</span></span><br><span class="line">      <span class="comment">// Skip: the walk of the current operation, region or block and their nested elements that haven&#x27;t been visited already will be skipped and will continue with the next operation, region or block.</span></span><br><span class="line">      <span class="keyword">return</span> WalkResult::<span class="built_in">advance</span>();</span><br><span class="line">    &#125;);</span><br><span class="line">    <span class="comment">// Apply multi-buffering to all of them.</span></span><br><span class="line">    <span class="keyword">for</span> (memref::AllocOp alloc : allocs) &#123;</span><br><span class="line">      <span class="comment">// 这个pass的真正核心步骤，完成多缓冲的引入</span></span><br><span class="line">      <span class="comment">// 辅助gpu软件流水线的设计</span></span><br><span class="line">      <span class="comment">// 其核心是：</span></span><br><span class="line">      <span class="comment">// 1. alloc op的使用者必须在for loop里</span></span><br><span class="line">      <span class="comment">// 2. alloc op的使用者不能有loop-carried dependence</span></span><br><span class="line">      </span><br><span class="line">      <span class="keyword">if</span> (<span class="built_in">failed</span>(memref::<span class="built_in">multiBuffer</span>(alloc, numBuffers))) &#123;</span><br><span class="line">        <span class="comment">// Error out and stop if any buffer cannot be multi buffered, as future</span></span><br><span class="line">        <span class="comment">// software pipelining transformations will assume this happened.</span></span><br><span class="line">        alloc.<span class="built_in">emitOpError</span>(<span class="string">&quot;cannot be multi-buffered&quot;</span>);</span><br><span class="line">        <span class="keyword">return</span> <span class="built_in">signalPassFailure</span>();</span><br><span class="line">      &#125;</span><br><span class="line">    &#125;</span><br><span class="line">  &#125;</span><br><span class="line">&#125;;</span><br><span class="line"></span><br><span class="line">&#125; <span class="comment">// namespace</span></span><br><span class="line">&#125; <span class="comment">// namespace mlir::iree_compiler</span></span><br></pre></td></tr></table></figure>

<p>这个pass只有当GPU设定的流水线大于1的时候，才会启用，核心目的是通过multibuffer技术来overlap计算和数据传输的延迟开销。该pass的具体流程如下：</p>
<ul>
<li><p>收集所有shared memory的开辟操作（allocOp），并提前到入口函数处，旨在方便后续优化</p>
</li>
<li><p>判断每个开辟的空间，是否在后续的循环中有使用，并且不存在loop carried依赖。</p>
<blockquote>
<p><strong>Loop Carried依赖</strong> 是指循环中不同迭代之间的数据依赖关系，即后续迭代的执行依赖于前面迭代的结果。这种依赖限制了循环的并行化能力，因为迭代无法独立执行，必须按顺序进行。</p>
<p>例如：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span> (<span class="type">int</span> i = <span class="number">1</span>; i &lt; N; i++) &#123;</span><br><span class="line">    A[i] = A[i<span class="number">-1</span>] + B[i]; <span class="comment">// 第i次迭代依赖第i-1次的结果</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure></blockquote>
</li>
<li><p>调用memref dialect的方法：<code>multiBuffer()</code>完成多缓冲技术。</p>
</li>
</ul>
<p>大体读完pass后，我们来思考一下<code>multiBuffer()</code>技术是如何优化GPU流水线的。首先通过debug手段直观感受一下这个pass给IR带来的变化。在pass执行之前，我们的IR代码如下：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line">func.func @<span class="built_in">matmul_accumulate_512x128xf16_times_128x512xf16_into_512x512xf16_for_LLVMGPUMatmulTensorCore_32_32_16_64_2_1_dispatch_0_matmul_512x512x128_f16</span>() attributes &#123;translation_info = #iree_codegen.translation_info&lt;pipeline = LLVMGPUMatmulTensorCore workgroup_size = [<span class="number">64</span>, <span class="number">2</span>, <span class="number">1</span>], &#123;pipeline_depth = <span class="number">3</span> : i64, store_stage = <span class="number">1</span> : i64&#125;&gt;&#125; &#123;</span><br><span class="line">  %c0 = arith.constant <span class="number">0</span> : index</span><br><span class="line">  %c128 = arith.constant <span class="number">128</span> : index</span><br><span class="line">  %c16 = arith.constant <span class="number">16</span> : index</span><br><span class="line">  %alloc = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">16</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_0 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %alloc_1 = memref.<span class="built_in">alloc</span>() : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">0</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(0) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;512x128xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">0</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">1</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(1) alignment(64) offset(%c0) flags(<span class="string">&quot;ReadOnly|Indirect&quot;</span>) : memref<span class="string">&lt;128x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">1</span>, <span class="number">64</span> : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">2</span> = hal.interface.binding.subspan <span class="built_in">layout</span>(&lt;bindings = [<span class="meta">#hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, &quot;ReadOnly|Indirect&quot;&gt;</span>, #hal.pipeline.binding<span class="string">&lt;storage_buffer, Indirect&gt;</span>], flags = Indirect&gt;) binding(2) alignment(64) offset(%c0) flags(Indirect) : memref<span class="string">&lt;512x512xf16, #hal.descriptor_type&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  memref.assume_alignment %<span class="number">2</span>, <span class="number">64</span> : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %workgroup_id_x = hal.interface.workgroup.id[<span class="number">0</span>] : index</span><br><span class="line">  %workgroup_id_y = hal.interface.workgroup.id[<span class="number">1</span>] : index</span><br><span class="line">  %<span class="number">3</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_y]</span><br><span class="line">  %subview = memref.subview %<span class="number">0</span>[%<span class="number">3</span>, <span class="number">0</span>] [<span class="number">32</span>, <span class="number">128</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x128xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x128xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %<span class="number">4</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">32</span>)&gt;()[%workgroup_id_x]</span><br><span class="line">  %subview_2 = memref.subview %<span class="number">1</span>[<span class="number">0</span>, %<span class="number">4</span>] [<span class="number">128</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;128x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  %subview_3 = memref.subview %<span class="number">2</span>[%<span class="number">3</span>, %<span class="number">4</span>] [<span class="number">32</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">512</span>x512xf16, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %subview_3, %alloc_1 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  scf.<span class="keyword">for</span> %arg0 = %c0 to %c128 step %c16 &#123;</span><br><span class="line">    %subview_4 = memref.subview %subview[<span class="number">0</span>, %arg0] [<span class="number">32</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x128xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, strided&lt;[128, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    %subview_5 = memref.subview %subview_2[%arg0, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">32</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">128</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    memref.copy %subview_4, %alloc_0 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x16xf16, strided&lt;[<span class="number">128</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;32x16xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    memref.copy %subview_5, %alloc &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">16</span>x32xf16, strided&lt;[<span class="number">512</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt; to memref<span class="string">&lt;16x32xf16, #gpu.address_space&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    gpu.barrier</span><br><span class="line">    %thread_id_x = gpu.thread_id  x</span><br><span class="line">    %thread_id_y = gpu.thread_id  y</span><br><span class="line">    %<span class="number">5</span> = affine.apply <span class="built_in">affine_map</span>&lt;()[s0] -&gt; (s0 * <span class="number">16</span>)&gt;()[%thread_id_y]</span><br><span class="line">    %<span class="number">6</span> = affine.apply <span class="built_in">affine_map</span>&lt;(d0) -&gt; ((d0 floordiv <span class="number">32</span>) * <span class="number">16</span>)&gt;(%thread_id_x)</span><br><span class="line">    %subview_6 = memref.subview %alloc_0[%<span class="number">5</span>, <span class="number">0</span>] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x16xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[16, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    %subview_7 = memref.subview %alloc[<span class="number">0</span>, %<span class="number">6</span>] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">16</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    %subview_8 = memref.subview %alloc_1[%<span class="number">5</span>, %<span class="number">6</span>] [<span class="number">16</span>, <span class="number">16</span>] [<span class="number">1</span>, <span class="number">1</span>] : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;</span></span><br><span class="line">    linalg.matmul &#123;__internal_linalg_transform__ = <span class="string">&quot;vectorize&quot;</span>, lowering_config = #iree_codegen.lowering_config&lt;tile_sizes = [[<span class="number">32</span>, <span class="number">32</span>, <span class="number">16</span>]]&gt;&#125; <span class="built_in">ins</span>(%subview_6, %subview_7 : memref&lt;<span class="number">16</span>x16xf16, strided&lt;[<span class="number">16</span>, <span class="number">1</span>], offset: ?&gt;, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;, memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;) outs(%subview_8 : memref<span class="string">&lt;16x16xf16, strided&lt;[32, 1], offset: ?&gt;</span>, #gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt;)</span></span><br><span class="line">  &#125;</span><br><span class="line">  gpu.barrier</span><br><span class="line">  memref.copy %alloc_1, %subview_3 &#123;__internal_linalg_transform__ = <span class="string">&quot;copy_to_workgroup_memory&quot;</span>&#125; : memref&lt;<span class="number">32</span>x32xf16, <span class="meta">#gpu.address_space<span class="string">&lt;workgroup&gt;</span>&gt; to memref<span class="string">&lt;32x32xf16, strided&lt;[512, 1], offset: ?&gt;</span>, #hal.descriptor_type<span class="string">&lt;storage_buffer&gt;</span>&gt;</span></span><br><span class="line">  gpu.barrier</span><br><span class="line">  <span class="keyword">return</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>经过该pass之后，中间代码变动如下：</p>
<p><img src="/images/image-20250516213503860.png" alt="image-20250516213503860"></p>
<p>如上图所示将A和B矩阵buffer成三份。在<code>tileAndDistributePass</code>中，C矩阵的allo在循环外，并且没有在循环使用，所以不参与<code>MultiBufferPass</code>。而A和B矩阵，当<code>workgroup</code>比warp大，会针对warp做tiling，A和B矩阵的shared memory的alloc因此在tile循环中，可以参与<code>multiBuffer</code>优化。由于我们设置的 pipeline depth &#x3D; 3，因此 Matrix A ，B对应的 shared memory 会进行 factor &#x3D; 3 的 multi-buffering。</p>
<p><img src="/images/image-20250516214558122.png" alt="image-20250516214558122"></p>
<p>上图是内层k维度循环中的计算逻辑，也是MultiBuffer主要变换的代码逻辑。在矩阵乘法中，由于为了适配warp大小，做了warp分块（c0 to c128 step c16）。针对每一分块，先将work group mem拷贝入shared mem中，然后计算再拷贝出去。通过引入多缓冲机制，可以将每个循环的各个阶段overlap，以减少延迟，其可视化状态图如下：</p>
<p><img src="/images/image-20250516221417987.png" alt="image-20250516221417987"></p>
<p>可以看到每个单元同一时间都不空闲，因此IREE该pass的多缓冲机制是make sense的。完成多缓冲人物的核心是MLIR提供的<code>memref::multiBuffer()</code>，由于篇幅原因不深入解读，仅仅提供一个流程图概括整个过程。感兴趣的可以结合源码以及<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/20884536063">IREE GPUMultiBufferingPass解读</a>加深理解。该函数中很多可以复用的基础组件写法在此也简单罗列一下，以备以后自行实现组件时参考。</p>
<p><code>流程图</code></p>
<p><img src="/images/image-20250520160243480.png" alt="image-20250520160243480"></p>
<p><code>代码组件</code></p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// ==================================== 获取loop信息 ========================================</span></span><br><span class="line"><span class="comment">// loop四要素：1. induction var 2. lower bound 3. step 4. region</span></span><br><span class="line">std::optional&lt;Value&gt; inductionVar = candidateLoop.<span class="built_in">getSingleInductionVar</span>();</span><br><span class="line">std::optional&lt;OpFoldResult&gt; lowerBound = candidateLoop.<span class="built_in">getSingleLowerBound</span>();</span><br><span class="line">std::optional&lt;OpFoldResult&gt; singleStep = candidateLoop.<span class="built_in">getSingleStep</span>();</span><br><span class="line"><span class="keyword">if</span> (!inductionVar || !lowerBound || !singleStep ||</span><br><span class="line">   !llvm::<span class="built_in">hasSingleElement</span>(candidateLoop.<span class="built_in">getLoopRegions</span>())) &#123;</span><br><span class="line"> <span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;Skip alloc: no single iv, lb, step or region\n&quot;</span>);</span><br><span class="line"> <span class="keyword">return</span> <span class="built_in">failure</span>();</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 1. Construct the multi-buffered memref type.</span></span><br><span class="line">ArrayRef&lt;<span class="type">int64_t</span>&gt; originalShape = allocOp.<span class="built_in">getType</span>().<span class="built_in">getShape</span>();</span><br><span class="line">SmallVector&lt;<span class="type">int64_t</span>, <span class="number">4</span>&gt; multiBufferedShape&#123;multiBufferingFactor&#125;;</span><br><span class="line">llvm::<span class="built_in">append_range</span>(multiBufferedShape, originalShape);         <span class="comment">// 这里的multiBufferedShape是一个一维数组，第一维是multiBufferingFactor，后面是原来的shape</span></span><br><span class="line"><span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;--original type: &quot;</span> &lt;&lt; allocOp.<span class="built_in">getType</span>() &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br><span class="line">MemRefType mbMemRefType = MemRefType::<span class="built_in">Builder</span>(allocOp.<span class="built_in">getType</span>())</span><br><span class="line">                             .<span class="built_in">setShape</span>(multiBufferedShape)</span><br><span class="line">                             .<span class="built_in">setLayout</span>(<span class="built_in">MemRefLayoutAttrInterface</span>());</span><br><span class="line"><span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;--multi-buffered type: &quot;</span> &lt;&lt; mbMemRefType &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br></pre></td></tr></table></figure>

<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 2. Create the multi-buffered alloc.</span></span><br><span class="line">Location loc = allocOp-&gt;<span class="built_in">getLoc</span>();</span><br><span class="line"><span class="function">OpBuilder::InsertionGuard <span class="title">g</span><span class="params">(rewriter)</span></span>;</span><br><span class="line">rewriter.<span class="built_in">setInsertionPoint</span>(allocOp);</span><br><span class="line"><span class="keyword">auto</span> mbAlloc = rewriter.<span class="built_in">create</span>&lt;memref::AllocOp&gt;(</span><br><span class="line">   loc, mbMemRefType, ValueRange&#123;&#125;, allocOp-&gt;<span class="built_in">getAttrs</span>());</span><br><span class="line"><span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;--multi-buffered alloc: &quot;</span> &lt;&lt; mbAlloc &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br></pre></td></tr></table></figure>

<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 3. Within the loop, build the modular leading index (i.e. each loop</span></span><br><span class="line"><span class="comment">// iteration %iv accesses slice ((%iv - %lb) / %step) % %mb_factor).</span></span><br><span class="line">rewriter.<span class="built_in">setInsertionPointToStart</span>(</span><br><span class="line">   &amp;candidateLoop.<span class="built_in">getLoopRegions</span>().<span class="built_in">front</span>()-&gt;<span class="built_in">front</span>());</span><br><span class="line"><span class="comment">// 这个affine expr的实现值得学习</span></span><br><span class="line">Value ivVal = *inductionVar;</span><br><span class="line">Value lbVal = <span class="built_in">getValueOrCreateConstantIndexOp</span>(rewriter, loc, *lowerBound);</span><br><span class="line">Value stepVal = <span class="built_in">getValueOrCreateConstantIndexOp</span>(rewriter, loc, *singleStep);</span><br><span class="line">AffineExpr iv, lb, step;</span><br><span class="line"><span class="built_in">bindDims</span>(rewriter.<span class="built_in">getContext</span>(), iv, lb, step);</span><br><span class="line"><span class="comment">// trickey here：affine expr可以由其他affine expr组合而成</span></span><br><span class="line">Value bufferIndex = affine::<span class="built_in">makeComposedAffineApply</span>(</span><br><span class="line">   rewriter, loc, ((iv - lb).<span class="built_in">floorDiv</span>(step)) % multiBufferingFactor,</span><br><span class="line">   &#123;ivVal, lbVal, stepVal&#125;);</span><br><span class="line"><span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;--multi-buffered indexing: &quot;</span> &lt;&lt; bufferIndex &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br></pre></td></tr></table></figure>

<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 4. Build the subview accessing the particular slice, taking modular</span></span><br><span class="line"><span class="comment">// rotation into account.</span></span><br><span class="line"><span class="type">int64_t</span> mbMemRefTypeRank = mbMemRefType.<span class="built_in">getRank</span>();</span><br><span class="line">IntegerAttr zero = rewriter.<span class="built_in">getIndexAttr</span>(<span class="number">0</span>);</span><br><span class="line">IntegerAttr one = rewriter.<span class="built_in">getIndexAttr</span>(<span class="number">1</span>);</span><br><span class="line"><span class="function">SmallVector&lt;OpFoldResult&gt; <span class="title">offsets</span><span class="params">(mbMemRefTypeRank, zero)</span></span>;</span><br><span class="line"><span class="function">SmallVector&lt;OpFoldResult&gt; <span class="title">sizes</span><span class="params">(mbMemRefTypeRank, one)</span></span>;</span><br><span class="line"><span class="function">SmallVector&lt;OpFoldResult&gt; <span class="title">strides</span><span class="params">(mbMemRefTypeRank, one)</span></span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 这里做的事情十分简单：（1）通过bufferIndex计算出偏移量offsets（2）size为[1, 实际size]，第一维度为multibuffer</span></span><br><span class="line"><span class="comment">// Offset is [bufferIndex, 0 ... 0 ].</span></span><br><span class="line">offsets.<span class="built_in">front</span>() = bufferIndex;</span><br><span class="line"><span class="comment">// Sizes is [1, original_size_0 ... original_size_n ].</span></span><br><span class="line"><span class="keyword">for</span> (<span class="type">int64_t</span> i = <span class="number">0</span>, e = originalShape.<span class="built_in">size</span>(); i != e; ++i)</span><br><span class="line"> sizes[<span class="number">1</span> + i] = rewriter.<span class="built_in">getIndexAttr</span>(originalShape[i]);</span><br><span class="line"><span class="comment">// Strides is [1, 1 ... 1 ].</span></span><br><span class="line"><span class="comment">// 目的存储可以根据offset，size和stride推导出来大小</span></span><br><span class="line">MemRefType dstMemref = memref::SubViewOp::<span class="built_in">inferRankReducedResultType</span>(</span><br><span class="line">   originalShape, mbMemRefType, offsets, sizes, strides);</span><br><span class="line">Value subview = rewriter.<span class="built_in">create</span>&lt;memref::SubViewOp&gt;(loc, dstMemref, mbAlloc,</span><br><span class="line">                                                  offsets, sizes, strides);</span><br><span class="line"></span><br><span class="line"><span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;--multi-buffered slice: &quot;</span> &lt;&lt; subview &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br></pre></td></tr></table></figure>

<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 5. Due to the recursive nature of replaceUsesAndPropagateType , we need to</span></span><br><span class="line"><span class="comment">// handle dealloc uses separately..</span></span><br><span class="line"><span class="keyword">for</span> (OpOperand &amp;use : llvm::<span class="built_in">make_early_inc_range</span>(allocOp-&gt;<span class="built_in">getUses</span>())) &#123;</span><br><span class="line"> <span class="keyword">auto</span> deallocOp = <span class="built_in">dyn_cast</span>&lt;memref::DeallocOp&gt;(use.<span class="built_in">getOwner</span>());</span><br><span class="line"> <span class="keyword">if</span> (!deallocOp)</span><br><span class="line">   <span class="keyword">continue</span>;</span><br><span class="line"> <span class="function">OpBuilder::InsertionGuard <span class="title">g</span><span class="params">(rewriter)</span></span>;</span><br><span class="line"> rewriter.<span class="built_in">setInsertionPoint</span>(deallocOp);</span><br><span class="line"></span><br><span class="line"> <span class="comment">// 主要作用是将deallocOp的buffer替换为mbAlloc</span></span><br><span class="line"> <span class="keyword">auto</span> newDeallocOp =</span><br><span class="line">     rewriter.<span class="built_in">create</span>&lt;memref::DeallocOp&gt;(deallocOp-&gt;<span class="built_in">getLoc</span>(), mbAlloc);</span><br><span class="line"> (<span class="type">void</span>)newDeallocOp;</span><br><span class="line"> <span class="built_in">LLVM_DEBUG</span>(<span class="built_in">DBGS</span>() &lt;&lt; <span class="string">&quot;----Created dealloc: &quot;</span> &lt;&lt; newDeallocOp &lt;&lt; <span class="string">&quot;\n&quot;</span>);</span><br><span class="line"> rewriter.<span class="built_in">eraseOp</span>(deallocOp);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h4 id="LLVMGPUTensorCoreVectorizationPass"><a href="#LLVMGPUTensorCoreVectorizationPass" class="headerlink" title="LLVMGPUTensorCoreVectorizationPass"></a><font color = pink>LLVMGPUTensorCoreVectorizationPass</font></h4><p><img src="/images/image-20250520161347725.png" alt="image-20250520161347725"></p>
<p>这个pass的主要作用，是将<code>linalg</code>方言下降到<code>vector</code>方言中。MLIR针对<code>linalg.matmul</code>算子提供<code>vector.contract</code>表示。</p>
<h4 id="GPUDistributeSharedMemoryCopyPass"><a href="#GPUDistributeSharedMemoryCopyPass" class="headerlink" title="GPUDistributeSharedMemoryCopyPass"></a><font color = pink>GPUDistributeSharedMemoryCopyPass</font></h4><p>这个pass的作用是将共享内存的拷贝操作分配到各个线程中。</p>
<h4 id="GPUReduceBankConflictsPass"><a href="#GPUReduceBankConflictsPass" class="headerlink" title="GPUReduceBankConflictsPass"></a><font color = pink>GPUReduceBankConflictsPass</font></h4><p>这个pass是比较有趣的一个优化点，通过对<code>memref.alloc</code>添加padding的方式，消除GPU中的bank conflict。<font color = red>这个padding逻辑的一大问题是，均是通过用户手动来指定padding size</font>。因此本pass仅仅做个流程图解读一下：</p>
<img src="/images/未命名文件 (6).png" alt="未命名文件 (6)" style="zoom:50%;" />

<h4 id="LLVMGPUVectorToGPU"><a href="#LLVMGPUVectorToGPU" class="headerlink" title="LLVMGPUVectorToGPU"></a><font color = pink>LLVMGPUVectorToGPU</font></h4><h4 id="GPUPipeliningPass"><a href="#GPUPipeliningPass" class="headerlink" title="GPUPipeliningPass"></a><font color = pink>GPUPipeliningPass</font></h4><h4 id="LLVMGPUPackSharedMemoryAlloc"><a href="#LLVMGPUPackSharedMemoryAlloc" class="headerlink" title="LLVMGPUPackSharedMemoryAlloc"></a><font color = pink>LLVMGPUPackSharedMemoryAlloc</font></h4><h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a><font color = brown>参考资料</font></h2><ol>
<li><a target="_blank" rel="noopener" href="http://arxiv.org/abs/2108.13191">论文：MLIR GPU代码生成工作</a></li>
<li><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/712857026">博客：IREE GPU后端解读</a></li>
</ol>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/GPU/" rel="tag"># GPU</a>
              <a href="/tags/%E7%BC%96%E8%AF%91/" rel="tag"># 编译</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2025/05/11/GPU-%E5%90%8E%E7%AB%AF%E4%BC%98%E5%8C%96%EF%BC%88%E4%B8%80%EF%BC%89/" rel="prev" title="GPU 后端优化（一）">
      <i class="fa fa-chevron-left"></i> GPU 后端优化（一）
    </a></div>
      <div class="post-nav-item">
    <a href="/2025/05/17/CUDA-Tools-cuda-gdb/" rel="next" title="CUDA Tools: cuda-gdb">
      CUDA Tools: cuda-gdb <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="gitalk-container"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#IREE-Tensor-Core%E4%BB%A3%E7%A0%81%E7%94%9F%E6%88%90"><span class="nav-number">1.</span> <span class="nav-text">IREE  Tensor Core代码生成</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#IREE-%E5%90%8E%E7%AB%AF%E4%BB%A3%E7%A0%81%E7%94%9F%E6%88%90%E7%AE%A1%E7%BA%BF%E6%A6%82%E8%A7%88"><span class="nav-number">1.1.</span> <span class="nav-text">IREE 后端代码生成管线概览</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%A6%E8%A7%A3matmul%E7%AE%97%E5%AD%90%E7%94%9F%E6%88%90"><span class="nav-number">1.2.</span> <span class="nav-text">详解matmul算子生成</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E8%BE%93%E5%85%A5"><span class="nav-number">1.2.1.</span> <span class="nav-text">测试输入</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Tensor-Core-verifier"><span class="nav-number">1.2.2.</span> <span class="nav-text">Tensor Core verifier</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%9F%A9%E9%98%B5%E4%B9%98tensor-core%E7%94%9F%E6%88%90%E6%B5%81%E7%A8%8B%E6%A6%82%E8%A7%88"><span class="nav-number">1.2.3.</span> <span class="nav-text">矩阵乘tensor core生成流程概览</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#LLVMGPUTileAndDistribute-Pass"><span class="nav-number">1.2.4.</span> <span class="nav-text">LLVMGPUTileAndDistribute Pass</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#Step1-i%EF%BC%8Cj%E7%BB%B4%E5%BA%A6%E5%88%86%E5%9D%97"><span class="nav-number">1.2.4.1.</span> <span class="nav-text">Step1 i，j维度分块</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#Step2%EF%BC%88%E5%81%9Apromotion%E4%BC%98%E5%8C%96%EF%BC%89"><span class="nav-number">1.2.4.2.</span> <span class="nav-text">Step2（做promotion优化）</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#Step3%EF%BC%88%E7%BB%A7%E7%BB%ADtiling%EF%BC%8C%E5%B0%86K%E4%BB%8E128%E9%99%8D%E7%BB%B4%E6%88%9016%EF%BC%89"><span class="nav-number">1.2.4.3.</span> <span class="nav-text">Step3（继续tiling，将K从128降维成16）</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#Step4%EF%BC%88%E5%BD%93workgroup%E4%B8%AD%E7%9A%84%E7%BA%BF%E7%A8%8B%E6%95%B0%E5%A4%A7%E4%BA%8Ewarp%EF%BC%8C%E5%88%99A%E5%92%8CB%E4%B9%9F%E5%8F%AF%E4%BB%A5%E5%81%9A%E6%8F%90%E5%8D%87%EF%BC%89"><span class="nav-number">1.2.4.4.</span> <span class="nav-text">Step4（当workgroup中的线程数大于warp，则A和B也可以做提升）</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#Step5%EF%BC%88%E9%92%88%E5%AF%B9warp%E8%BF%9B%E4%B8%80%E6%AD%A5%E5%88%86%E5%9D%97%EF%BC%89"><span class="nav-number">1.2.4.5.</span> <span class="nav-text">Step5（针对warp进一步分块）</span></a></li></ol></li><li class="nav-item nav-level-4"><a class="nav-link" href="#GPUMultiBufferingPass"><span class="nav-number">1.2.5.</span> <span class="nav-text">GPUMultiBufferingPass</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#LLVMGPUTensorCoreVectorizationPass"><span class="nav-number">1.2.6.</span> <span class="nav-text">LLVMGPUTensorCoreVectorizationPass</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#GPUDistributeSharedMemoryCopyPass"><span class="nav-number">1.2.7.</span> <span class="nav-text">GPUDistributeSharedMemoryCopyPass</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#GPUReduceBankConflictsPass"><span class="nav-number">1.2.8.</span> <span class="nav-text">GPUReduceBankConflictsPass</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#LLVMGPUVectorToGPU"><span class="nav-number">1.2.9.</span> <span class="nav-text">LLVMGPUVectorToGPU</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#GPUPipeliningPass"><span class="nav-number">1.2.10.</span> <span class="nav-text">GPUPipeliningPass</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#LLVMGPUPackSharedMemoryAlloc"><span class="nav-number">1.2.11.</span> <span class="nav-text">LLVMGPUPackSharedMemoryAlloc</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="nav-number">2.</span> <span class="nav-text">参考资料</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Leon Dou</p>
  <div class="site-description" itemprop="description">关注领域：体系结构，编译技术</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">33</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">26</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">19</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2025</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Leon Dou</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
      <span class="post-meta-item-text">站点总字数：</span>
    <span title="站点总字数">298k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
      <span class="post-meta-item-text">站点阅读时长 &asymp;</span>
    <span title="站点阅读时长">4:31</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

<script src="/js/bookmark.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>




  




  
<script src="/js/local-search.js"></script>













    <div id="pjax">
  

  

  

<link rel="stylesheet" href="//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.css">

<script>
NexT.utils.loadComments(document.querySelector('#gitalk-container'), () => {
  NexT.utils.getScript('//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.js', () => {
    var gitalk = new Gitalk({
      clientID    : 'Ov23liFsw1lTgh0R8s8H',
      clientSecret: '1f947cb0d107ba1ffbcad8c25688c075224fff36',
      repo        : 'micropuma.github.io',
      owner       : 'micropuma',
      admin       : ['micropuma'],
      id          : '92379d6fcd8c8de25b4c9cfb712f3800',
        language: 'zh-CN',
      distractionFreeMode: true
    });
    gitalk.render('gitalk-container');
  }, window.Gitalk);
});
</script>

    </div>
</body>
</html>
