#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002f775ea9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002f775ee9020_0 .net "PC", 31 0, v000002f775ee2b90_0;  1 drivers
v000002f775ee8580_0 .var "clk", 0 0;
v000002f775ee8620_0 .net "clkout", 0 0, L_000002f775eea7e0;  1 drivers
v000002f775ee8800_0 .net "cycles_consumed", 31 0, v000002f775ee7cc0_0;  1 drivers
v000002f775ee8da0_0 .var "rst", 0 0;
S_000002f775ea9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002f775ea9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002f775ec0260 .param/l "RType" 0 4 2, C4<000000>;
P_000002f775ec0298 .param/l "add" 0 4 5, C4<100000>;
P_000002f775ec02d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002f775ec0308 .param/l "addu" 0 4 5, C4<100001>;
P_000002f775ec0340 .param/l "and_" 0 4 5, C4<100100>;
P_000002f775ec0378 .param/l "andi" 0 4 8, C4<001100>;
P_000002f775ec03b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002f775ec03e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002f775ec0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002f775ec0458 .param/l "j" 0 4 12, C4<000010>;
P_000002f775ec0490 .param/l "jal" 0 4 12, C4<000011>;
P_000002f775ec04c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002f775ec0500 .param/l "lw" 0 4 8, C4<100011>;
P_000002f775ec0538 .param/l "nor_" 0 4 5, C4<100111>;
P_000002f775ec0570 .param/l "or_" 0 4 5, C4<100101>;
P_000002f775ec05a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002f775ec05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002f775ec0618 .param/l "sll" 0 4 6, C4<000000>;
P_000002f775ec0650 .param/l "slt" 0 4 5, C4<101010>;
P_000002f775ec0688 .param/l "slti" 0 4 8, C4<101010>;
P_000002f775ec06c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002f775ec06f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002f775ec0730 .param/l "subu" 0 4 5, C4<100011>;
P_000002f775ec0768 .param/l "sw" 0 4 8, C4<101011>;
P_000002f775ec07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002f775ec07d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002f775eeab60 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea3f0 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea2a0 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea460 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea770 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea5b0 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775ee9f20 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea310 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea7e0 .functor OR 1, v000002f775ee8580_0, v000002f775eb5cb0_0, C4<0>, C4<0>;
L_000002f775eea070 .functor OR 1, L_000002f775f6ad10, L_000002f775f6a9f0, C4<0>, C4<0>;
L_000002f775eea930 .functor AND 1, L_000002f775f6b670, L_000002f775f6b210, C4<1>, C4<1>;
L_000002f775eea540 .functor NOT 1, v000002f775ee8da0_0, C4<0>, C4<0>, C4<0>;
L_000002f775eea690 .functor OR 1, L_000002f775f6b850, L_000002f775f6b8f0, C4<0>, C4<0>;
L_000002f775eea850 .functor OR 1, L_000002f775eea690, L_000002f775f6ba30, C4<0>, C4<0>;
L_000002f775eea700 .functor OR 1, L_000002f775f7d190, L_000002f775f7c0b0, C4<0>, C4<0>;
L_000002f775ee9e40 .functor AND 1, L_000002f775f6a090, L_000002f775eea700, C4<1>, C4<1>;
L_000002f775eea9a0 .functor OR 1, L_000002f775f7da50, L_000002f775f7dc30, C4<0>, C4<0>;
L_000002f775eea000 .functor AND 1, L_000002f775f7d370, L_000002f775eea9a0, C4<1>, C4<1>;
L_000002f775eea0e0 .functor NOT 1, L_000002f775eea7e0, C4<0>, C4<0>, C4<0>;
v000002f775ee2ff0_0 .net "ALUOp", 3 0, v000002f775eb55d0_0;  1 drivers
v000002f775ee3270_0 .net "ALUResult", 31 0, v000002f775ee2230_0;  1 drivers
v000002f775ee37a0_0 .net "ALUSrc", 0 0, v000002f775eb6bb0_0;  1 drivers
v000002f775ee38e0_0 .net "ALUin2", 31 0, L_000002f775f7d7d0;  1 drivers
v000002f775ee3a20_0 .net "MemReadEn", 0 0, v000002f775eb64d0_0;  1 drivers
v000002f775ee3fc0_0 .net "MemWriteEn", 0 0, v000002f775eb6cf0_0;  1 drivers
v000002f775ee4240_0 .net "MemtoReg", 0 0, v000002f775eb6c50_0;  1 drivers
v000002f775ee4420_0 .net "PC", 31 0, v000002f775ee2b90_0;  alias, 1 drivers
v000002f775ee4b00_0 .net "PCPlus1", 31 0, L_000002f775f6ac70;  1 drivers
v000002f775ee42e0_0 .net "PCsrc", 0 0, v000002f775ee24b0_0;  1 drivers
v000002f775ee4380_0 .net "RegDst", 0 0, v000002f775eb5fd0_0;  1 drivers
v000002f775ee3b60_0 .net "RegWriteEn", 0 0, v000002f775eb62f0_0;  1 drivers
v000002f775ee4ce0_0 .net "WriteRegister", 4 0, L_000002f775f6bad0;  1 drivers
v000002f775ee3700_0 .net *"_ivl_0", 0 0, L_000002f775eeab60;  1 drivers
L_000002f775f21e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f775ee3980_0 .net/2u *"_ivl_10", 4 0, L_000002f775f21e00;  1 drivers
L_000002f775f221f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee49c0_0 .net *"_ivl_101", 15 0, L_000002f775f221f0;  1 drivers
v000002f775ee4d80_0 .net *"_ivl_102", 31 0, L_000002f775f6b5d0;  1 drivers
L_000002f775f22238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee4c40_0 .net *"_ivl_105", 25 0, L_000002f775f22238;  1 drivers
L_000002f775f22280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee4a60_0 .net/2u *"_ivl_106", 31 0, L_000002f775f22280;  1 drivers
v000002f775ee3ac0_0 .net *"_ivl_108", 0 0, L_000002f775f6b670;  1 drivers
L_000002f775f222c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002f775ee3d40_0 .net/2u *"_ivl_110", 5 0, L_000002f775f222c8;  1 drivers
v000002f775ee3c00_0 .net *"_ivl_112", 0 0, L_000002f775f6b210;  1 drivers
v000002f775ee4100_0 .net *"_ivl_115", 0 0, L_000002f775eea930;  1 drivers
v000002f775ee4060_0 .net *"_ivl_116", 47 0, L_000002f775f6a450;  1 drivers
L_000002f775f22310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee4920_0 .net *"_ivl_119", 15 0, L_000002f775f22310;  1 drivers
L_000002f775f21e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002f775ee3e80_0 .net/2u *"_ivl_12", 5 0, L_000002f775f21e48;  1 drivers
v000002f775ee47e0_0 .net *"_ivl_120", 47 0, L_000002f775f6ae50;  1 drivers
L_000002f775f22358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee3f20_0 .net *"_ivl_123", 15 0, L_000002f775f22358;  1 drivers
v000002f775ee3ca0_0 .net *"_ivl_125", 0 0, L_000002f775f6a770;  1 drivers
v000002f775ee3de0_0 .net *"_ivl_126", 31 0, L_000002f775f6b0d0;  1 drivers
v000002f775ee41a0_0 .net *"_ivl_128", 47 0, L_000002f775f6a4f0;  1 drivers
v000002f775ee44c0_0 .net *"_ivl_130", 47 0, L_000002f775f6a1d0;  1 drivers
v000002f775ee4e20_0 .net *"_ivl_132", 47 0, L_000002f775f6a590;  1 drivers
v000002f775ee4560_0 .net *"_ivl_134", 47 0, L_000002f775f6a630;  1 drivers
v000002f775ee4600_0 .net *"_ivl_14", 0 0, L_000002f775ee92a0;  1 drivers
v000002f775ee4ec0_0 .net *"_ivl_140", 0 0, L_000002f775eea540;  1 drivers
L_000002f775f223e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee46a0_0 .net/2u *"_ivl_142", 31 0, L_000002f775f223e8;  1 drivers
L_000002f775f224c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002f775ee5000_0 .net/2u *"_ivl_146", 5 0, L_000002f775f224c0;  1 drivers
v000002f775ee4740_0 .net *"_ivl_148", 0 0, L_000002f775f6b850;  1 drivers
L_000002f775f22508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002f775ee4ba0_0 .net/2u *"_ivl_150", 5 0, L_000002f775f22508;  1 drivers
v000002f775ee4880_0 .net *"_ivl_152", 0 0, L_000002f775f6b8f0;  1 drivers
v000002f775ee4f60_0 .net *"_ivl_155", 0 0, L_000002f775eea690;  1 drivers
L_000002f775f22550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002f775ee50a0_0 .net/2u *"_ivl_156", 5 0, L_000002f775f22550;  1 drivers
v000002f775ee5140_0 .net *"_ivl_158", 0 0, L_000002f775f6ba30;  1 drivers
L_000002f775f21e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002f775ee51e0_0 .net/2u *"_ivl_16", 4 0, L_000002f775f21e90;  1 drivers
v000002f775ee5280_0 .net *"_ivl_161", 0 0, L_000002f775eea850;  1 drivers
L_000002f775f22598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5320_0 .net/2u *"_ivl_162", 15 0, L_000002f775f22598;  1 drivers
v000002f775ee53c0_0 .net *"_ivl_164", 31 0, L_000002f775f6bb70;  1 drivers
v000002f775ee3520_0 .net *"_ivl_167", 0 0, L_000002f775f6bc10;  1 drivers
v000002f775ee35c0_0 .net *"_ivl_168", 15 0, L_000002f775f6bcb0;  1 drivers
v000002f775ee3660_0 .net *"_ivl_170", 31 0, L_000002f775f69e10;  1 drivers
v000002f775ee3840_0 .net *"_ivl_174", 31 0, L_000002f775f69ff0;  1 drivers
L_000002f775f225e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee6930_0 .net *"_ivl_177", 25 0, L_000002f775f225e0;  1 drivers
L_000002f775f22628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee57b0_0 .net/2u *"_ivl_178", 31 0, L_000002f775f22628;  1 drivers
v000002f775ee62f0_0 .net *"_ivl_180", 0 0, L_000002f775f6a090;  1 drivers
L_000002f775f22670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5850_0 .net/2u *"_ivl_182", 5 0, L_000002f775f22670;  1 drivers
v000002f775ee5e90_0 .net *"_ivl_184", 0 0, L_000002f775f7d190;  1 drivers
L_000002f775f226b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002f775ee5530_0 .net/2u *"_ivl_186", 5 0, L_000002f775f226b8;  1 drivers
v000002f775ee6ed0_0 .net *"_ivl_188", 0 0, L_000002f775f7c0b0;  1 drivers
v000002f775ee6b10_0 .net *"_ivl_19", 4 0, L_000002f775ee7540;  1 drivers
v000002f775ee6570_0 .net *"_ivl_191", 0 0, L_000002f775eea700;  1 drivers
v000002f775ee55d0_0 .net *"_ivl_193", 0 0, L_000002f775ee9e40;  1 drivers
L_000002f775f22700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002f775ee5670_0 .net/2u *"_ivl_194", 5 0, L_000002f775f22700;  1 drivers
v000002f775ee6cf0_0 .net *"_ivl_196", 0 0, L_000002f775f7d910;  1 drivers
L_000002f775f22748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f775ee61b0_0 .net/2u *"_ivl_198", 31 0, L_000002f775f22748;  1 drivers
L_000002f775f21db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee67f0_0 .net/2u *"_ivl_2", 5 0, L_000002f775f21db8;  1 drivers
v000002f775ee5c10_0 .net *"_ivl_20", 4 0, L_000002f775ee89e0;  1 drivers
v000002f775ee58f0_0 .net *"_ivl_200", 31 0, L_000002f775f7c470;  1 drivers
v000002f775ee70b0_0 .net *"_ivl_204", 31 0, L_000002f775f7d230;  1 drivers
L_000002f775f22790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5710_0 .net *"_ivl_207", 25 0, L_000002f775f22790;  1 drivers
L_000002f775f227d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee7330_0 .net/2u *"_ivl_208", 31 0, L_000002f775f227d8;  1 drivers
v000002f775ee7290_0 .net *"_ivl_210", 0 0, L_000002f775f7d370;  1 drivers
L_000002f775f22820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5990_0 .net/2u *"_ivl_212", 5 0, L_000002f775f22820;  1 drivers
v000002f775ee6070_0 .net *"_ivl_214", 0 0, L_000002f775f7da50;  1 drivers
L_000002f775f22868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002f775ee7010_0 .net/2u *"_ivl_216", 5 0, L_000002f775f22868;  1 drivers
v000002f775ee6bb0_0 .net *"_ivl_218", 0 0, L_000002f775f7dc30;  1 drivers
v000002f775ee73d0_0 .net *"_ivl_221", 0 0, L_000002f775eea9a0;  1 drivers
v000002f775ee6d90_0 .net *"_ivl_223", 0 0, L_000002f775eea000;  1 drivers
L_000002f775f228b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002f775ee6f70_0 .net/2u *"_ivl_224", 5 0, L_000002f775f228b0;  1 drivers
v000002f775ee5a30_0 .net *"_ivl_226", 0 0, L_000002f775f7ca10;  1 drivers
v000002f775ee6750_0 .net *"_ivl_228", 31 0, L_000002f775f7cc90;  1 drivers
v000002f775ee6250_0 .net *"_ivl_24", 0 0, L_000002f775eea2a0;  1 drivers
L_000002f775f21ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f775ee64d0_0 .net/2u *"_ivl_26", 4 0, L_000002f775f21ed8;  1 drivers
v000002f775ee5ad0_0 .net *"_ivl_29", 4 0, L_000002f775ee7720;  1 drivers
v000002f775ee6e30_0 .net *"_ivl_32", 0 0, L_000002f775eea460;  1 drivers
L_000002f775f21f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5b70_0 .net/2u *"_ivl_34", 4 0, L_000002f775f21f20;  1 drivers
v000002f775ee5cb0_0 .net *"_ivl_37", 4 0, L_000002f775f6a310;  1 drivers
v000002f775ee6c50_0 .net *"_ivl_40", 0 0, L_000002f775eea770;  1 drivers
L_000002f775f21f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5f30_0 .net/2u *"_ivl_42", 15 0, L_000002f775f21f68;  1 drivers
v000002f775ee7150_0 .net *"_ivl_45", 15 0, L_000002f775f6a3b0;  1 drivers
v000002f775ee5d50_0 .net *"_ivl_48", 0 0, L_000002f775eea5b0;  1 drivers
v000002f775ee71f0_0 .net *"_ivl_5", 5 0, L_000002f775ee86c0;  1 drivers
L_000002f775f21fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee5df0_0 .net/2u *"_ivl_50", 36 0, L_000002f775f21fb0;  1 drivers
L_000002f775f21ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee6610_0 .net/2u *"_ivl_52", 31 0, L_000002f775f21ff8;  1 drivers
v000002f775ee66b0_0 .net *"_ivl_55", 4 0, L_000002f775f6a270;  1 drivers
v000002f775ee6a70_0 .net *"_ivl_56", 36 0, L_000002f775f69f50;  1 drivers
v000002f775ee5fd0_0 .net *"_ivl_58", 36 0, L_000002f775f6a8b0;  1 drivers
v000002f775ee6110_0 .net *"_ivl_62", 0 0, L_000002f775ee9f20;  1 drivers
L_000002f775f22040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee6390_0 .net/2u *"_ivl_64", 5 0, L_000002f775f22040;  1 drivers
v000002f775ee6430_0 .net *"_ivl_67", 5 0, L_000002f775f6a950;  1 drivers
v000002f775ee6890_0 .net *"_ivl_70", 0 0, L_000002f775eea310;  1 drivers
L_000002f775f22088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee69d0_0 .net/2u *"_ivl_72", 57 0, L_000002f775f22088;  1 drivers
L_000002f775f220d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee8120_0 .net/2u *"_ivl_74", 31 0, L_000002f775f220d0;  1 drivers
v000002f775ee9340_0 .net *"_ivl_77", 25 0, L_000002f775f6b350;  1 drivers
v000002f775ee93e0_0 .net *"_ivl_78", 57 0, L_000002f775f6b2b0;  1 drivers
v000002f775ee7ea0_0 .net *"_ivl_8", 0 0, L_000002f775eea3f0;  1 drivers
v000002f775ee8940_0 .net *"_ivl_80", 57 0, L_000002f775f6adb0;  1 drivers
L_000002f775f22118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f775ee75e0_0 .net/2u *"_ivl_84", 31 0, L_000002f775f22118;  1 drivers
L_000002f775f22160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002f775ee81c0_0 .net/2u *"_ivl_88", 5 0, L_000002f775f22160;  1 drivers
v000002f775ee8300_0 .net *"_ivl_90", 0 0, L_000002f775f6ad10;  1 drivers
L_000002f775f221a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002f775ee90c0_0 .net/2u *"_ivl_92", 5 0, L_000002f775f221a8;  1 drivers
v000002f775ee7fe0_0 .net *"_ivl_94", 0 0, L_000002f775f6a9f0;  1 drivers
v000002f775ee8b20_0 .net *"_ivl_97", 0 0, L_000002f775eea070;  1 drivers
v000002f775ee7e00_0 .net *"_ivl_98", 47 0, L_000002f775f6a130;  1 drivers
v000002f775ee8440_0 .net "adderResult", 31 0, L_000002f775f6aa90;  1 drivers
v000002f775ee7c20_0 .net "address", 31 0, L_000002f775f6b530;  1 drivers
v000002f775ee9160_0 .net "clk", 0 0, L_000002f775eea7e0;  alias, 1 drivers
v000002f775ee7cc0_0 .var "cycles_consumed", 31 0;
v000002f775ee7d60_0 .net "extImm", 31 0, L_000002f775f69eb0;  1 drivers
v000002f775ee7900_0 .net "funct", 5 0, L_000002f775f6abd0;  1 drivers
v000002f775ee7ae0_0 .net "hlt", 0 0, v000002f775eb5cb0_0;  1 drivers
v000002f775ee7f40_0 .net "imm", 15 0, L_000002f775f6a810;  1 drivers
v000002f775ee84e0_0 .net "immediate", 31 0, L_000002f775f7c1f0;  1 drivers
v000002f775ee8ee0_0 .net "input_clk", 0 0, v000002f775ee8580_0;  1 drivers
v000002f775ee8a80_0 .net "instruction", 31 0, L_000002f775f6af90;  1 drivers
v000002f775ee77c0_0 .net "memoryReadData", 31 0, v000002f775ee27d0_0;  1 drivers
v000002f775ee7b80_0 .net "nextPC", 31 0, L_000002f775f6ab30;  1 drivers
v000002f775ee8080_0 .net "opcode", 5 0, L_000002f775ee9200;  1 drivers
v000002f775ee8e40_0 .net "rd", 4 0, L_000002f775ee7680;  1 drivers
v000002f775ee7a40_0 .net "readData1", 31 0, L_000002f775ee9d60;  1 drivers
v000002f775ee79a0_0 .net "readData1_w", 31 0, L_000002f775f7cab0;  1 drivers
v000002f775ee8260_0 .net "readData2", 31 0, L_000002f775eeaa10;  1 drivers
v000002f775ee8bc0_0 .net "rs", 4 0, L_000002f775ee8760;  1 drivers
v000002f775ee83a0_0 .net "rst", 0 0, v000002f775ee8da0_0;  1 drivers
v000002f775ee7860_0 .net "rt", 4 0, L_000002f775f6a6d0;  1 drivers
v000002f775ee8f80_0 .net "shamt", 31 0, L_000002f775f6b170;  1 drivers
v000002f775ee8c60_0 .net "wire_instruction", 31 0, L_000002f775eea4d0;  1 drivers
v000002f775ee88a0_0 .net "writeData", 31 0, L_000002f775f7c3d0;  1 drivers
v000002f775ee8d00_0 .net "zero", 0 0, L_000002f775f7d730;  1 drivers
L_000002f775ee86c0 .part L_000002f775f6af90, 26, 6;
L_000002f775ee9200 .functor MUXZ 6, L_000002f775ee86c0, L_000002f775f21db8, L_000002f775eeab60, C4<>;
L_000002f775ee92a0 .cmp/eq 6, L_000002f775ee9200, L_000002f775f21e48;
L_000002f775ee7540 .part L_000002f775f6af90, 11, 5;
L_000002f775ee89e0 .functor MUXZ 5, L_000002f775ee7540, L_000002f775f21e90, L_000002f775ee92a0, C4<>;
L_000002f775ee7680 .functor MUXZ 5, L_000002f775ee89e0, L_000002f775f21e00, L_000002f775eea3f0, C4<>;
L_000002f775ee7720 .part L_000002f775f6af90, 21, 5;
L_000002f775ee8760 .functor MUXZ 5, L_000002f775ee7720, L_000002f775f21ed8, L_000002f775eea2a0, C4<>;
L_000002f775f6a310 .part L_000002f775f6af90, 16, 5;
L_000002f775f6a6d0 .functor MUXZ 5, L_000002f775f6a310, L_000002f775f21f20, L_000002f775eea460, C4<>;
L_000002f775f6a3b0 .part L_000002f775f6af90, 0, 16;
L_000002f775f6a810 .functor MUXZ 16, L_000002f775f6a3b0, L_000002f775f21f68, L_000002f775eea770, C4<>;
L_000002f775f6a270 .part L_000002f775f6af90, 6, 5;
L_000002f775f69f50 .concat [ 5 32 0 0], L_000002f775f6a270, L_000002f775f21ff8;
L_000002f775f6a8b0 .functor MUXZ 37, L_000002f775f69f50, L_000002f775f21fb0, L_000002f775eea5b0, C4<>;
L_000002f775f6b170 .part L_000002f775f6a8b0, 0, 32;
L_000002f775f6a950 .part L_000002f775f6af90, 0, 6;
L_000002f775f6abd0 .functor MUXZ 6, L_000002f775f6a950, L_000002f775f22040, L_000002f775ee9f20, C4<>;
L_000002f775f6b350 .part L_000002f775f6af90, 0, 26;
L_000002f775f6b2b0 .concat [ 26 32 0 0], L_000002f775f6b350, L_000002f775f220d0;
L_000002f775f6adb0 .functor MUXZ 58, L_000002f775f6b2b0, L_000002f775f22088, L_000002f775eea310, C4<>;
L_000002f775f6b530 .part L_000002f775f6adb0, 0, 32;
L_000002f775f6ac70 .arith/sum 32, v000002f775ee2b90_0, L_000002f775f22118;
L_000002f775f6ad10 .cmp/eq 6, L_000002f775ee9200, L_000002f775f22160;
L_000002f775f6a9f0 .cmp/eq 6, L_000002f775ee9200, L_000002f775f221a8;
L_000002f775f6a130 .concat [ 32 16 0 0], L_000002f775f6b530, L_000002f775f221f0;
L_000002f775f6b5d0 .concat [ 6 26 0 0], L_000002f775ee9200, L_000002f775f22238;
L_000002f775f6b670 .cmp/eq 32, L_000002f775f6b5d0, L_000002f775f22280;
L_000002f775f6b210 .cmp/eq 6, L_000002f775f6abd0, L_000002f775f222c8;
L_000002f775f6a450 .concat [ 32 16 0 0], L_000002f775ee9d60, L_000002f775f22310;
L_000002f775f6ae50 .concat [ 32 16 0 0], v000002f775ee2b90_0, L_000002f775f22358;
L_000002f775f6a770 .part L_000002f775f6a810, 15, 1;
LS_000002f775f6b0d0_0_0 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_4 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_8 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_12 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_16 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_20 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_24 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_0_28 .concat [ 1 1 1 1], L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770, L_000002f775f6a770;
LS_000002f775f6b0d0_1_0 .concat [ 4 4 4 4], LS_000002f775f6b0d0_0_0, LS_000002f775f6b0d0_0_4, LS_000002f775f6b0d0_0_8, LS_000002f775f6b0d0_0_12;
LS_000002f775f6b0d0_1_4 .concat [ 4 4 4 4], LS_000002f775f6b0d0_0_16, LS_000002f775f6b0d0_0_20, LS_000002f775f6b0d0_0_24, LS_000002f775f6b0d0_0_28;
L_000002f775f6b0d0 .concat [ 16 16 0 0], LS_000002f775f6b0d0_1_0, LS_000002f775f6b0d0_1_4;
L_000002f775f6a4f0 .concat [ 16 32 0 0], L_000002f775f6a810, L_000002f775f6b0d0;
L_000002f775f6a1d0 .arith/sum 48, L_000002f775f6ae50, L_000002f775f6a4f0;
L_000002f775f6a590 .functor MUXZ 48, L_000002f775f6a1d0, L_000002f775f6a450, L_000002f775eea930, C4<>;
L_000002f775f6a630 .functor MUXZ 48, L_000002f775f6a590, L_000002f775f6a130, L_000002f775eea070, C4<>;
L_000002f775f6aa90 .part L_000002f775f6a630, 0, 32;
L_000002f775f6ab30 .functor MUXZ 32, L_000002f775f6ac70, L_000002f775f6aa90, v000002f775ee24b0_0, C4<>;
L_000002f775f6af90 .functor MUXZ 32, L_000002f775eea4d0, L_000002f775f223e8, L_000002f775eea540, C4<>;
L_000002f775f6b850 .cmp/eq 6, L_000002f775ee9200, L_000002f775f224c0;
L_000002f775f6b8f0 .cmp/eq 6, L_000002f775ee9200, L_000002f775f22508;
L_000002f775f6ba30 .cmp/eq 6, L_000002f775ee9200, L_000002f775f22550;
L_000002f775f6bb70 .concat [ 16 16 0 0], L_000002f775f6a810, L_000002f775f22598;
L_000002f775f6bc10 .part L_000002f775f6a810, 15, 1;
LS_000002f775f6bcb0_0_0 .concat [ 1 1 1 1], L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10;
LS_000002f775f6bcb0_0_4 .concat [ 1 1 1 1], L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10;
LS_000002f775f6bcb0_0_8 .concat [ 1 1 1 1], L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10;
LS_000002f775f6bcb0_0_12 .concat [ 1 1 1 1], L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10, L_000002f775f6bc10;
L_000002f775f6bcb0 .concat [ 4 4 4 4], LS_000002f775f6bcb0_0_0, LS_000002f775f6bcb0_0_4, LS_000002f775f6bcb0_0_8, LS_000002f775f6bcb0_0_12;
L_000002f775f69e10 .concat [ 16 16 0 0], L_000002f775f6a810, L_000002f775f6bcb0;
L_000002f775f69eb0 .functor MUXZ 32, L_000002f775f69e10, L_000002f775f6bb70, L_000002f775eea850, C4<>;
L_000002f775f69ff0 .concat [ 6 26 0 0], L_000002f775ee9200, L_000002f775f225e0;
L_000002f775f6a090 .cmp/eq 32, L_000002f775f69ff0, L_000002f775f22628;
L_000002f775f7d190 .cmp/eq 6, L_000002f775f6abd0, L_000002f775f22670;
L_000002f775f7c0b0 .cmp/eq 6, L_000002f775f6abd0, L_000002f775f226b8;
L_000002f775f7d910 .cmp/eq 6, L_000002f775ee9200, L_000002f775f22700;
L_000002f775f7c470 .functor MUXZ 32, L_000002f775f69eb0, L_000002f775f22748, L_000002f775f7d910, C4<>;
L_000002f775f7c1f0 .functor MUXZ 32, L_000002f775f7c470, L_000002f775f6b170, L_000002f775ee9e40, C4<>;
L_000002f775f7d230 .concat [ 6 26 0 0], L_000002f775ee9200, L_000002f775f22790;
L_000002f775f7d370 .cmp/eq 32, L_000002f775f7d230, L_000002f775f227d8;
L_000002f775f7da50 .cmp/eq 6, L_000002f775f6abd0, L_000002f775f22820;
L_000002f775f7dc30 .cmp/eq 6, L_000002f775f6abd0, L_000002f775f22868;
L_000002f775f7ca10 .cmp/eq 6, L_000002f775ee9200, L_000002f775f228b0;
L_000002f775f7cc90 .functor MUXZ 32, L_000002f775ee9d60, v000002f775ee2b90_0, L_000002f775f7ca10, C4<>;
L_000002f775f7cab0 .functor MUXZ 32, L_000002f775f7cc90, L_000002f775eeaa10, L_000002f775eea000, C4<>;
S_000002f775ea9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002f775ea5340 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002f775eea8c0 .functor NOT 1, v000002f775eb6bb0_0, C4<0>, C4<0>, C4<0>;
v000002f775eb6250_0 .net *"_ivl_0", 0 0, L_000002f775eea8c0;  1 drivers
v000002f775eb5670_0 .net "in1", 31 0, L_000002f775eeaa10;  alias, 1 drivers
v000002f775eb5530_0 .net "in2", 31 0, L_000002f775f7c1f0;  alias, 1 drivers
v000002f775eb4e50_0 .net "out", 31 0, L_000002f775f7d7d0;  alias, 1 drivers
v000002f775eb5030_0 .net "s", 0 0, v000002f775eb6bb0_0;  alias, 1 drivers
L_000002f775f7d7d0 .functor MUXZ 32, L_000002f775f7c1f0, L_000002f775eeaa10, L_000002f775eea8c0, C4<>;
S_000002f775e534a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002f775f20090 .param/l "RType" 0 4 2, C4<000000>;
P_000002f775f200c8 .param/l "add" 0 4 5, C4<100000>;
P_000002f775f20100 .param/l "addi" 0 4 8, C4<001000>;
P_000002f775f20138 .param/l "addu" 0 4 5, C4<100001>;
P_000002f775f20170 .param/l "and_" 0 4 5, C4<100100>;
P_000002f775f201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002f775f201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002f775f20218 .param/l "bne" 0 4 10, C4<000101>;
P_000002f775f20250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002f775f20288 .param/l "j" 0 4 12, C4<000010>;
P_000002f775f202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002f775f202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002f775f20330 .param/l "lw" 0 4 8, C4<100011>;
P_000002f775f20368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002f775f203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002f775f203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002f775f20410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002f775f20448 .param/l "sll" 0 4 6, C4<000000>;
P_000002f775f20480 .param/l "slt" 0 4 5, C4<101010>;
P_000002f775f204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002f775f204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002f775f20528 .param/l "sub" 0 4 5, C4<100010>;
P_000002f775f20560 .param/l "subu" 0 4 5, C4<100011>;
P_000002f775f20598 .param/l "sw" 0 4 8, C4<101011>;
P_000002f775f205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002f775f20608 .param/l "xori" 0 4 8, C4<001110>;
v000002f775eb55d0_0 .var "ALUOp", 3 0;
v000002f775eb6bb0_0 .var "ALUSrc", 0 0;
v000002f775eb64d0_0 .var "MemReadEn", 0 0;
v000002f775eb6cf0_0 .var "MemWriteEn", 0 0;
v000002f775eb6c50_0 .var "MemtoReg", 0 0;
v000002f775eb5fd0_0 .var "RegDst", 0 0;
v000002f775eb62f0_0 .var "RegWriteEn", 0 0;
v000002f775eb5990_0 .net "funct", 5 0, L_000002f775f6abd0;  alias, 1 drivers
v000002f775eb5cb0_0 .var "hlt", 0 0;
v000002f775eb4ef0_0 .net "opcode", 5 0, L_000002f775ee9200;  alias, 1 drivers
v000002f775eb5ad0_0 .net "rst", 0 0, v000002f775ee8da0_0;  alias, 1 drivers
E_000002f775ea5480 .event anyedge, v000002f775eb5ad0_0, v000002f775eb4ef0_0, v000002f775eb5990_0;
S_000002f775e53630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002f775ea5980 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002f775eea4d0 .functor BUFZ 32, L_000002f775f6aef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f775eb4f90_0 .net "Data_Out", 31 0, L_000002f775eea4d0;  alias, 1 drivers
v000002f775eb5710 .array "InstMem", 0 1023, 31 0;
v000002f775eb6610_0 .net *"_ivl_0", 31 0, L_000002f775f6aef0;  1 drivers
v000002f775eb6390_0 .net *"_ivl_3", 9 0, L_000002f775f6b3f0;  1 drivers
v000002f775eb5210_0 .net *"_ivl_4", 11 0, L_000002f775f6b490;  1 drivers
L_000002f775f223a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f775eb6430_0 .net *"_ivl_7", 1 0, L_000002f775f223a0;  1 drivers
v000002f775eb57b0_0 .net "addr", 31 0, v000002f775ee2b90_0;  alias, 1 drivers
v000002f775eb66b0_0 .var/i "i", 31 0;
L_000002f775f6aef0 .array/port v000002f775eb5710, L_000002f775f6b490;
L_000002f775f6b3f0 .part v000002f775ee2b90_0, 0, 10;
L_000002f775f6b490 .concat [ 10 2 0 0], L_000002f775f6b3f0, L_000002f775f223a0;
S_000002f775de69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002f775ee9d60 .functor BUFZ 32, L_000002f775f6b990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f775eeaa10 .functor BUFZ 32, L_000002f775f6b710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f775eb5d50_0 .net *"_ivl_0", 31 0, L_000002f775f6b990;  1 drivers
v000002f775e93db0_0 .net *"_ivl_10", 6 0, L_000002f775f6b7b0;  1 drivers
L_000002f775f22478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f775e93450_0 .net *"_ivl_13", 1 0, L_000002f775f22478;  1 drivers
v000002f775ee20f0_0 .net *"_ivl_2", 6 0, L_000002f775f6b030;  1 drivers
L_000002f775f22430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f775ee2370_0 .net *"_ivl_5", 1 0, L_000002f775f22430;  1 drivers
v000002f775ee2190_0 .net *"_ivl_8", 31 0, L_000002f775f6b710;  1 drivers
v000002f775ee1bf0_0 .net "clk", 0 0, L_000002f775eea7e0;  alias, 1 drivers
v000002f775ee1c90_0 .var/i "i", 31 0;
v000002f775ee3090_0 .net "readData1", 31 0, L_000002f775ee9d60;  alias, 1 drivers
v000002f775ee1ab0_0 .net "readData2", 31 0, L_000002f775eeaa10;  alias, 1 drivers
v000002f775ee2c30_0 .net "readRegister1", 4 0, L_000002f775ee8760;  alias, 1 drivers
v000002f775ee1a10_0 .net "readRegister2", 4 0, L_000002f775f6a6d0;  alias, 1 drivers
v000002f775ee1dd0 .array "registers", 31 0, 31 0;
v000002f775ee1b50_0 .net "rst", 0 0, v000002f775ee8da0_0;  alias, 1 drivers
v000002f775ee1d30_0 .net "we", 0 0, v000002f775eb62f0_0;  alias, 1 drivers
v000002f775ee2eb0_0 .net "writeData", 31 0, L_000002f775f7c3d0;  alias, 1 drivers
v000002f775ee22d0_0 .net "writeRegister", 4 0, L_000002f775f6bad0;  alias, 1 drivers
E_000002f775ea5d00/0 .event negedge, v000002f775eb5ad0_0;
E_000002f775ea5d00/1 .event posedge, v000002f775ee1bf0_0;
E_000002f775ea5d00 .event/or E_000002f775ea5d00/0, E_000002f775ea5d00/1;
L_000002f775f6b990 .array/port v000002f775ee1dd0, L_000002f775f6b030;
L_000002f775f6b030 .concat [ 5 2 0 0], L_000002f775ee8760, L_000002f775f22430;
L_000002f775f6b710 .array/port v000002f775ee1dd0, L_000002f775f6b7b0;
L_000002f775f6b7b0 .concat [ 5 2 0 0], L_000002f775f6a6d0, L_000002f775f22478;
S_000002f775de6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002f775de69c0;
 .timescale 0 0;
v000002f775eb5a30_0 .var/i "i", 31 0;
S_000002f775e51b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002f775ea6b80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002f775eea620 .functor NOT 1, v000002f775eb5fd0_0, C4<0>, C4<0>, C4<0>;
v000002f775ee2cd0_0 .net *"_ivl_0", 0 0, L_000002f775eea620;  1 drivers
v000002f775ee1830_0 .net "in1", 4 0, L_000002f775f6a6d0;  alias, 1 drivers
v000002f775ee2410_0 .net "in2", 4 0, L_000002f775ee7680;  alias, 1 drivers
v000002f775ee25f0_0 .net "out", 4 0, L_000002f775f6bad0;  alias, 1 drivers
v000002f775ee3310_0 .net "s", 0 0, v000002f775eb5fd0_0;  alias, 1 drivers
L_000002f775f6bad0 .functor MUXZ 5, L_000002f775ee7680, L_000002f775f6a6d0, L_000002f775eea620, C4<>;
S_000002f775e51ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002f775ea6580 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002f775eeaa80 .functor NOT 1, v000002f775eb6c50_0, C4<0>, C4<0>, C4<0>;
v000002f775ee33b0_0 .net *"_ivl_0", 0 0, L_000002f775eeaa80;  1 drivers
v000002f775ee1970_0 .net "in1", 31 0, v000002f775ee2230_0;  alias, 1 drivers
v000002f775ee1650_0 .net "in2", 31 0, v000002f775ee27d0_0;  alias, 1 drivers
v000002f775ee1790_0 .net "out", 31 0, L_000002f775f7c3d0;  alias, 1 drivers
v000002f775ee1e70_0 .net "s", 0 0, v000002f775eb6c50_0;  alias, 1 drivers
L_000002f775f7c3d0 .functor MUXZ 32, v000002f775ee27d0_0, v000002f775ee2230_0, L_000002f775eeaa80, C4<>;
S_000002f775e3a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002f775e3aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002f775e3aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000002f775e3aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002f775e3ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000002f775e3ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000002f775e3ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000002f775e3abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002f775e3abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002f775e3ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000002f775e3ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000002f775e3ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002f775e3acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002f775f228f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f775ee2690_0 .net/2u *"_ivl_0", 31 0, L_000002f775f228f8;  1 drivers
v000002f775ee2870_0 .net "opSel", 3 0, v000002f775eb55d0_0;  alias, 1 drivers
v000002f775ee1510_0 .net "operand1", 31 0, L_000002f775f7cab0;  alias, 1 drivers
v000002f775ee1f10_0 .net "operand2", 31 0, L_000002f775f7d7d0;  alias, 1 drivers
v000002f775ee2230_0 .var "result", 31 0;
v000002f775ee1fb0_0 .net "zero", 0 0, L_000002f775f7d730;  alias, 1 drivers
E_000002f775ea6ec0 .event anyedge, v000002f775eb55d0_0, v000002f775ee1510_0, v000002f775eb4e50_0;
L_000002f775f7d730 .cmp/eq 32, v000002f775ee2230_0, L_000002f775f228f8;
S_000002f775e7f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002f775f21660 .param/l "RType" 0 4 2, C4<000000>;
P_000002f775f21698 .param/l "add" 0 4 5, C4<100000>;
P_000002f775f216d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002f775f21708 .param/l "addu" 0 4 5, C4<100001>;
P_000002f775f21740 .param/l "and_" 0 4 5, C4<100100>;
P_000002f775f21778 .param/l "andi" 0 4 8, C4<001100>;
P_000002f775f217b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002f775f217e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002f775f21820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002f775f21858 .param/l "j" 0 4 12, C4<000010>;
P_000002f775f21890 .param/l "jal" 0 4 12, C4<000011>;
P_000002f775f218c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002f775f21900 .param/l "lw" 0 4 8, C4<100011>;
P_000002f775f21938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002f775f21970 .param/l "or_" 0 4 5, C4<100101>;
P_000002f775f219a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002f775f219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002f775f21a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002f775f21a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002f775f21a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002f775f21ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002f775f21af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002f775f21b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002f775f21b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002f775f21ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002f775f21bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002f775ee24b0_0 .var "PCsrc", 0 0;
v000002f775ee2050_0 .net "funct", 5 0, L_000002f775f6abd0;  alias, 1 drivers
v000002f775ee2af0_0 .net "opcode", 5 0, L_000002f775ee9200;  alias, 1 drivers
v000002f775ee15b0_0 .net "operand1", 31 0, L_000002f775ee9d60;  alias, 1 drivers
v000002f775ee16f0_0 .net "operand2", 31 0, L_000002f775f7d7d0;  alias, 1 drivers
v000002f775ee2550_0 .net "rst", 0 0, v000002f775ee8da0_0;  alias, 1 drivers
E_000002f775ea6d00/0 .event anyedge, v000002f775eb5ad0_0, v000002f775eb4ef0_0, v000002f775ee3090_0, v000002f775eb4e50_0;
E_000002f775ea6d00/1 .event anyedge, v000002f775eb5990_0;
E_000002f775ea6d00 .event/or E_000002f775ea6d00/0, E_000002f775ea6d00/1;
S_000002f775e7f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002f775ee2d70 .array "DataMem", 0 1023, 31 0;
v000002f775ee2730_0 .net "address", 31 0, v000002f775ee2230_0;  alias, 1 drivers
v000002f775ee18d0_0 .net "clock", 0 0, L_000002f775eea0e0;  1 drivers
v000002f775ee2e10_0 .net "data", 31 0, L_000002f775eeaa10;  alias, 1 drivers
v000002f775ee31d0_0 .var/i "i", 31 0;
v000002f775ee27d0_0 .var "q", 31 0;
v000002f775ee2910_0 .net "rden", 0 0, v000002f775eb64d0_0;  alias, 1 drivers
v000002f775ee29b0_0 .net "wren", 0 0, v000002f775eb6cf0_0;  alias, 1 drivers
E_000002f775ea6440 .event posedge, v000002f775ee18d0_0;
S_000002f775f21c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002f775ea9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002f775ea6880 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002f775ee2a50_0 .net "PCin", 31 0, L_000002f775f6ab30;  alias, 1 drivers
v000002f775ee2b90_0 .var "PCout", 31 0;
v000002f775ee2f50_0 .net "clk", 0 0, L_000002f775eea7e0;  alias, 1 drivers
v000002f775ee3130_0 .net "rst", 0 0, v000002f775ee8da0_0;  alias, 1 drivers
    .scope S_000002f775e7f1a0;
T_0 ;
    %wait E_000002f775ea6d00;
    %load/vec4 v000002f775ee2550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f775ee24b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002f775ee2af0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002f775ee15b0_0;
    %load/vec4 v000002f775ee16f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002f775ee2af0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002f775ee15b0_0;
    %load/vec4 v000002f775ee16f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002f775ee2af0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002f775ee2af0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002f775ee2af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002f775ee2050_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002f775ee24b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002f775f21c20;
T_1 ;
    %wait E_000002f775ea5d00;
    %load/vec4 v000002f775ee3130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002f775ee2b90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002f775ee2a50_0;
    %assign/vec4 v000002f775ee2b90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002f775e53630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f775eb66b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002f775eb66b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f775eb66b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %load/vec4 v000002f775eb66b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f775eb66b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775eb5710, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002f775e534a0;
T_3 ;
    %wait E_000002f775ea5480;
    %load/vec4 v000002f775eb5ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002f775eb5cb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f775eb6cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f775eb6c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f775eb64d0_0, 0;
    %assign/vec4 v000002f775eb5fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002f775eb5cb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002f775eb55d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002f775eb6bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002f775eb62f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002f775eb6cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002f775eb6c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002f775eb64d0_0, 0, 1;
    %store/vec4 v000002f775eb5fd0_0, 0, 1;
    %load/vec4 v000002f775eb4ef0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb5cb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb5fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %load/vec4 v000002f775eb5990_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb5fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f775eb5fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb64d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6c50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f775eb6bb0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f775eb55d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002f775de69c0;
T_4 ;
    %wait E_000002f775ea5d00;
    %fork t_1, S_000002f775de6b50;
    %jmp t_0;
    .scope S_000002f775de6b50;
t_1 ;
    %load/vec4 v000002f775ee1b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f775eb5a30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002f775eb5a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f775eb5a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775ee1dd0, 0, 4;
    %load/vec4 v000002f775eb5a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f775eb5a30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002f775ee1d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002f775ee2eb0_0;
    %load/vec4 v000002f775ee22d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775ee1dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775ee1dd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002f775de69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002f775de69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f775ee1c90_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002f775ee1c90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002f775ee1c90_0;
    %ix/getv/s 4, v000002f775ee1c90_0;
    %load/vec4a v000002f775ee1dd0, 4;
    %ix/getv/s 4, v000002f775ee1c90_0;
    %load/vec4a v000002f775ee1dd0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002f775ee1c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f775ee1c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002f775e3a8d0;
T_6 ;
    %wait E_000002f775ea6ec0;
    %load/vec4 v000002f775ee2870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %add;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %sub;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %and;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %or;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %xor;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %or;
    %inv;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002f775ee1510_0;
    %load/vec4 v000002f775ee1f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002f775ee1f10_0;
    %load/vec4 v000002f775ee1510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002f775ee1510_0;
    %ix/getv 4, v000002f775ee1f10_0;
    %shiftl 4;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002f775ee1510_0;
    %ix/getv 4, v000002f775ee1f10_0;
    %shiftr 4;
    %assign/vec4 v000002f775ee2230_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002f775e7f330;
T_7 ;
    %wait E_000002f775ea6440;
    %load/vec4 v000002f775ee2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002f775ee2730_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002f775ee2d70, 4;
    %assign/vec4 v000002f775ee27d0_0, 0;
T_7.0 ;
    %load/vec4 v000002f775ee29b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002f775ee2e10_0;
    %ix/getv 3, v000002f775ee2730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775ee2d70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002f775e7f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f775ee31d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002f775ee31d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f775ee31d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f775ee2d70, 0, 4;
    %load/vec4 v000002f775ee31d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f775ee31d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002f775e7f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f775ee31d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002f775ee31d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002f775ee31d0_0;
    %load/vec4a v000002f775ee2d70, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002f775ee31d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002f775ee31d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f775ee31d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002f775ea9c20;
T_10 ;
    %wait E_000002f775ea5d00;
    %load/vec4 v000002f775ee83a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002f775ee7cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002f775ee7cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002f775ee7cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002f775ea9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f775ee8580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f775ee8da0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002f775ea9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002f775ee8580_0;
    %inv;
    %assign/vec4 v000002f775ee8580_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002f775ea9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f775ee8da0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f775ee8da0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002f775ee8800_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
