device top_level:

inputs [("__in0",1)]
outputs [("__out0",8)]
states [("__st0",8)]

$Pure.dispatch :: W8 -> W1 -> W18
$Pure.dispatch $0 $1 = 18'case {1'$1, 8'$0} of
    {1'@, 8'@} -> $LL.Main.incr16

$Pure.start :: W18
$Pure.start  = 18'h20000

$LL.Main.incr17 :: W8 -> W18
$LL.Main.incr17 $0 = {10'h100, 8'$0}

$LL.Main.incr16 :: W1 -> W8 -> W18
$LL.Main.incr16 $0 $1 = 18'case 8'$1 of
    {8'@} -> Main.incr

$LL.Main.incr13 :: W8 -> W8 -> W18
$LL.Main.incr13 $0 $1 = {2'h0, 8'$0, 8'$1}

Main.incr :: W8 -> W18
Main.incr $0 = 18'case 18'case {8'$0, 8'$0} of
      {16'@} -> $LL.Main.incr4 of
    {18'@} -> $LL.Main.incr6

$LL.Main.incr12 :: W8 -> W8 -> W18
$LL.Main.incr12 $0 $1 = 18'case {8'$0, 8'$1} of
    {8'@, 8'@} -> $LL.Main.incr10

$LL.Main.incr10 :: W8 -> W8 -> W18
$LL.Main.incr10 $0 $1 = {2'h2, 8'$0, 8'$1}

$LL.Main.incr9 :: W8 -> W18 -> W18
$LL.Main.incr9 $0 $1 = 18'case {8'$0, 18'$1} of
    {8'@, 2'h1, 8'_, 8'@} -> $LL.Main.incr12

$LL.Main.incr8 :: W8 -> W8 -> W18
$LL.Main.incr8 $0 $1 = 18'case {8'$0, 8'$1} of
    {8'@, 8'@} -> $LL.Main.incr5

$LL.Main.incr6 :: W18 -> W18
$LL.Main.incr6 $0 = 18'case 18'$0 of
    {2'h0, 8'@, 8'@} -> $LL.Main.incr8

$LL.Main.incr5 :: W8 -> W8 -> W18
$LL.Main.incr5 $0 $1 = 18'case {8'$0, 18'case 8'$0 of {8'@} -> $LL.Main.incr17} of
    {8'@, 18'@} -> $LL.Main.incr9

$LL.Main.incr4 :: W16 -> W18
$LL.Main.incr4 $0 = 18'case 16'$0 of
    {8'@, 8'@} -> $LL.Main.incr13