// Seed: 1345225190
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_3 = 32'd6
) (
    id_1,
    id_2,
    _id_3
);
  input _id_3;
  input id_2;
  input id_1;
  type_5(
      1, id_1, id_3 + id_1
  ); type_6(
      id_3 == 1, 1'b0, id_2[id_3 : 1], id_2
  );
  logic id_4;
  assign id_3 = 1;
  assign id_3 = id_2[(id_3[1 : 1'd0])];
endmodule
