{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:26:49 2004 " "Info: Processing started: Wed Feb 25 23:26:49 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off cpu32bit -c cpu32bit " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off cpu32bit -c cpu32bit" {  } {  } 0 }
{  "Warning" "WSGN_FILE_IS_MISSING" "C:\\CpuGen1\\Applications\\Components\\ctrl32cpuC.vhd " "Warning: Can't analyze file -- file C:\\CpuGen1\\Applications\\Components\\ctrl32cpuC.vhd is missing" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt-interrupt_struct " "Info: Found design unit 1: interrupt-interrupt_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" "interrupt-interrupt_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" 30 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Info: Found entity 1: interrupt" {  } { { "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" "interrupt" "" { Text "C:\\CpuGen1\\Applications\\Components\\interrupt.vhd" 14 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd 2 0 " "Info: Found 2 design units and 0 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_utils " "Info: Found design unit 1: cpuc_utils" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd" "cpuc_utils" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd" 174 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpuc_utils-body " "Info: Found design unit 2: cpuc_utils-body" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd" "cpuc_utils-body" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_utils.vhd" 174 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_wd-wdc_struct " "Info: Found design unit 1: cpuc_wd-wdc_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd" "cpuc_wd-wdc_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc_wd " "Info: Found entity 1: cpuc_wd" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd" "cpuc_wd" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_wd.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_oa-oac_struct " "Info: Found design unit 1: cpuc_oa-oac_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd" "cpuc_oa-oac_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc_oa " "Info: Found entity 1: cpuc_oa" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd" "cpuc_oa" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_oa.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_du-duc_struct " "Info: Found design unit 1: cpuc_du-duc_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd" "cpuc_du-duc_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd" 26 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc_du " "Info: Found entity 1: cpuc_du" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd" "cpuc_du" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_du.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_cu-cuc_struct " "Info: Found design unit 1: cpuc_cu-cuc_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd" "cpuc_cu-cuc_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc_cu " "Info: Found entity 1: cpuc_cu" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd" "cpuc_cu" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_cu.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc_iu-iuc_struct " "Info: Found design unit 1: cpuc_iu-iuc_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd" "cpuc_iu-iuc_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc_iu " "Info: Found entity 1: cpuc_iu" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd" "cpuc_iu" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC_iu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuc-cpuc_arch " "Info: Found design unit 1: cpuc-cpuc_arch" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd" "cpuc-cpuc_arch" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd" 31 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpuc " "Info: Found entity 1: cpuc" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd" "cpuc" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\cpuC.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu32bit " "Info: Found entity 1: cpu32bit" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "cpu32bit" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { } } } }  } 0}  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalTap II " "Warning: Feature SignalTap II is not available with your current license" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_data-syn " "Info: Found design unit 1: lpm_data-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd" "lpm_data-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_data " "Info: Found entity 1: lpm_data" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd" "lpm_data" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_data.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "altsyncram" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 424 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_code-syn " "Info: Found design unit 1: lpm_code-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd" "lpm_code-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd" 53 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_code " "Info: Found entity 1: lpm_code" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd" "lpm_code" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\lpm_code.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpuc:inst\|cpuc_du:I3\|nreset_v_rtl_720 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpuc:inst\|cpuc_du:I3\|nreset_v_rtl_720" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpuc:inst\|cpuc_cu:I2\|nreset_v_rtl_721 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpuc:inst\|cpuc_cu:I2\|nreset_v_rtl_721" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpuc:inst\|cpuc_oa:I4\|nreset_v_rtl_722 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpuc:inst\|cpuc_oa:I4\|nreset_v_rtl_722" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpuc:inst\|cpuc_iu:I1\|nreset_v_rtl_723 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpuc:inst\|cpuc_iu:I1\|nreset_v_rtl_723" {  } {  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" 214 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:\\quartus\\libraries\\megafunctions\\alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_mult.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_mult.tdf" "lpm_mult" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_mult.tdf" 277 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_m6n.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_m6n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m6n " "Info: Found entity 1: mult_m6n" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_m6n.tdf" "mult_m6n" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_m6n.tdf" 34 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pdn " "Info: Found entity 1: mult_pdn" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "mult_pdn" "" { Text "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 34 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c 43 0 " "Info: State machine \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c contains 43 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c 3 0 " "Info: State machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c contains 3 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c 4 0 " "Info: State machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c contains 4 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c " "Info: Selected Auto state machine encoding method for state machine \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c " "Info: Encoding result for state machine \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "43 " "Info: Completed encoding using 43 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~50 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~50" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~49 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~49" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~48 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~48" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~47 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~47" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~46 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~46" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~45 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~45" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~44 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~44" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~43 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~43" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~42 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~42" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~41 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~41" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~40 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~40" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~39 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~38 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~37 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~36 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~35 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~34 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~33 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~32 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~31 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~30 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~29 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~28 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~27 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~26 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~25 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~24 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~23 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~22 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~21 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~20 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~20" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~19 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~19" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~18 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~18" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~17 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~17" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~16 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~16" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~15 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~15" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~14 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~14" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~13 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~13" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~12 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~12" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~11 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~10 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~9 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_du:I3\|code_c~8 " "Info: Encoded state bit cpuc:inst\|cpuc_du:I3\|code_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.nop_i 0000000000000000000000000000000000000000000 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.nop_i uses code string 0000000000000000000000000000000000000000000" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rol_i 0000000000000000000000000000000000000000011 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rol_i uses code string 0000000000000000000000000000000000000000011" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ror_i 0000000000000000000000000000000000000000101 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ror_i uses code string 0000000000000000000000000000000000000000101" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shl_i 0000000000000000000000000000000000000001001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shl_i uses code string 0000000000000000000000000000000000000001001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shr_i 0000000000000000000000000000000000000010001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shr_i uses code string 0000000000000000000000000000000000000010001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.not_i 0000000000000000000000000000000000000100001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.not_i uses code string 0000000000000000000000000000000000000100001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.cla_i 0000000000000000000000000000000000001000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.cla_i uses code string 0000000000000000000000000000000000001000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skz_i 0000000000000000000000000000000000010000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skz_i uses code string 0000000000000000000000000000000000010000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skc_i 0000000000000000000000000000000000100000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skc_i uses code string 0000000000000000000000000000000000100000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknz_i 0000000000000000000000000000000001000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknz_i uses code string 0000000000000000000000000000000001000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknc_i 0000000000000000000000000000000010000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknc_i uses code string 0000000000000000000000000000000010000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rts_i 0000000000000000000000000000000100000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rts_i uses code string 0000000000000000000000000000000100000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rti_i 0000000000000000000000000000001000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.rti_i uses code string 0000000000000000000000000000001000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.jmp_i 0000000000000000000000000000010000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.jmp_i uses code string 0000000000000000000000000000010000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.jms_i 0000000000000000000000000000100000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.jms_i uses code string 0000000000000000000000000000100000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sta_i 0000000000000000000000000001000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sta_i uses code string 0000000000000000000000000001000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.lda_i 0000000000000000000000000010000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.lda_i uses code string 0000000000000000000000000010000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.xor_i 0000000000000000000000000100000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.xor_i uses code string 0000000000000000000000000100000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.add_i 0000000000000000000000001000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.add_i uses code string 0000000000000000000000001000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.and_i 0000000000000000000000010000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.and_i uses code string 0000000000000000000000010000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sub_i 0000000000000000000000100000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sub_i uses code string 0000000000000000000000100000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.or_i 0000000000000000000001000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.or_i uses code string 0000000000000000000001000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ldai_i 0000000000000000000010000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ldai_i uses code string 0000000000000000000010000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.xori_i 0000000000000000000100000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.xori_i uses code string 0000000000000000000100000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.addi_i 0000000000000000001000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.addi_i uses code string 0000000000000000001000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.andi_i 0000000000000000010000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.andi_i uses code string 0000000000000000010000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subi_i 0000000000000000100000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subi_i uses code string 0000000000000000100000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ori_i 0000000000000001000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.ori_i uses code string 0000000000000001000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.adds_i 0000000000000010000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.adds_i uses code string 0000000000000010000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.addsi_i 0000000000000100000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.addsi_i uses code string 0000000000000100000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subs_i 0000000000001000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subs_i uses code string 0000000000001000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subsi_i 0000000000010000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.subsi_i uses code string 0000000000010000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.muls_i 0000000000100000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.muls_i uses code string 0000000000100000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.mul_i 0000000001000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.mul_i uses code string 0000000001000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.muli_i 0000000010000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.muli_i uses code string 0000000010000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.mulsi_i 0000000100000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.mulsi_i uses code string 0000000100000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skv_i 0000001000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.skv_i uses code string 0000001000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknv_i 0000010000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.sknv_i uses code string 0000010000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.lmuha_i 0000100000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.lmuha_i uses code string 0000100000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shln_i 0001000000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shln_i uses code string 0001000000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shrn_i 0010000000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shrn_i uses code string 0010000000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shlni_i 0100000000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shlni_i uses code string 0100000000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shrni_i 1000000000000000000000000000000000000000001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_du:I3\|code_c.shrni_i uses code string 1000000000000000000000000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 37 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c " "Info: Selected Auto state machine encoding method for state machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c " "Info: Encoding result for state machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|S_c~10 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|S_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|S_c~9 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|S_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|S_c~8 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|S_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.reset 000 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.reset uses code string 000" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 51 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.normal 011 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.normal uses code string 011" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 51 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.interrupt 101 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|S_c.interrupt uses code string 101" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 51 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c " "Info: Selected Auto state machine encoding method for state machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c " "Info: Encoding result for state machine \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|E_c~11 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|E_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|E_c~10 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|E_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|E_c~9 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|E_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpuc:inst\|cpuc_cu:I2\|E_c~8 " "Info: Encoded state bit cpuc:inst\|cpuc_cu:I2\|E_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.none_e 0000 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.none_e uses code string 0000" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 53 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.dwait_e 0011 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.dwait_e uses code string 0011" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 53 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.iwait_e 0101 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.iwait_e uses code string 0101" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 53 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.int_e 1001 " "Info: State \|cpu32bit\|cpuc:inst\|cpuc_cu:I2\|E_c.int_e uses code string 1001" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 53 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpuc:inst\|cpuc_du:I3\|acc_c\[1\]\[32\] data_in GND " "Warning: Reduced register cpuc:inst\|cpuc_du:I3\|acc_c\[1\]\[32\] with stuck data_in port to stuck value GND" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0 }
{  "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "2424 " "Info: Implemented 2424 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "2281 " "Info: Implemented 2281 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0} { "Info" "ISCL_SCL_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:27:25 2004 " "Info: Processing ended: Wed Feb 25 23:27:25 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.map.rpt " "Info: Writing report file cpu32bit.map.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:27:27 2004 " "Info: Processing started: Wed Feb 25 23:27:27 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "cpu32bit EP1S10F780C6 " "Info: Selected device EP1S10F780C6 for design cpu32bit" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " { { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780I6 " "Info: Device EP1S10F780I6 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C6ES " "Info: Device EP1S10F780C6ES is compatible" {  } {  } 2}  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_IN Global clock in Pin P2 " "Info: Automatically promoted signal CLK_IN to use Global clock in Pin P2" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "NRESET_IN Global clock in Pin P4 " "Info: Automatically promoted some destinations of signal NRESET_IN to use Global clock in Pin P4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_wd:I5\|ndwe_c " "Info: Destination cpuc:inst\|cpuc_wd:I5\|ndwe_c may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_oa:I4\|i~83 " "Info: Destination cpuc:inst\|cpuc_oa:I4\|i~83 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_du:I3\|skip_i " "Info: Destination cpuc:inst\|cpuc_du:I3\|skip_i may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|valid_c " "Info: Destination cpuc:inst\|cpuc_cu:I2\|valid_c may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_du:I3\|i~402 " "Info: Destination cpuc:inst\|cpuc_du:I3\|i~402 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~226 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~226 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|i~375 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|i~375 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[1\]~132 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[1\]~132 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~233 " "Info: Destination cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~233 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuc:inst\|cpuc_oa:I4\|data_ox\[31\]~0 " "Info: Destination cpuc:inst\|cpuc_oa:I4\|data_ox\[31\]~0 may be non-global or may not use global clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 40 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_NO_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFYGR_FYGR_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3,30 1 60 0 " "Info: There are 61 I/O pins (VREF = unused, VCCIO = 3,30, 1 input, 60 output, 0 bidirectional)" { { "Info" "IFYGR_FYGR_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: Used I/O standards LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O banks and pin(s) statistics before I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 0 48 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 48 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 52 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 54 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 54." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 2 46 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 2, available pins 46." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 48 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 55 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 55." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 52 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused unused 0 4 " "Info: I/O bank 10: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 0 4 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O banks and pin(s) statistics after I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused 3,30 46 2 " "Info: I/O bank 1: VREF = unused, VCCIO = 3,30, used pin 46, available pins 2." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused 3,30 15 33 " "Info: I/O bank 2: VREF = unused, VCCIO = 3,30, used pin 15, available pins 33." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 0 52 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 1 54 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 1, available pins 54." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "5 unused unused 2 46 " "Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 2, available pins 46." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "6 unused unused 0 48 " "Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 48." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "7 unused unused 0 55 " "Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 0, available pins 55." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "8 unused unused 0 52 " "Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 52." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "9 unused unused 0 6 " "Info: I/O bank 9: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "10 unused unused 0 4 " "Info: I/O bank 10: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "11 unused unused 0 6 " "Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "12 unused unused 0 4 " "Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.571 ns memory register " "Info: Estimated most critical path is memory to register delay of 26.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[9\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[9\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.213 ns) 4.927 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~200 3 COMB LAB_X40_Y16 " "Info: 3: + IC(1.225 ns) + CELL(0.213 ns) = 4.927 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[2\]~200'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.438 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] cpuc:inst|cpuc_cu:I2|TC_x[2]~200 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 5.499 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LAB_X40_Y16 " "Info: 4: + IC(0.359 ns) + CELL(0.213 ns) = 5.499 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|TC_x[2]~200 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 6.071 ns cpuc:inst\|cpuc_cu:I2\|C_store_x~38 5 COMB LAB_X40_Y16 " "Info: 5: + IC(0.113 ns) + CELL(0.459 ns) = 6.071 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|C_store_x~38'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~38 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 69 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.087 ns) 6.643 ns cpuc:inst\|cpuc_cu:I2\|i~13 6 COMB LAB_X40_Y16 " "Info: 6: + IC(0.485 ns) + CELL(0.087 ns) = 6.643 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|C_store_x~38 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 7.215 ns cpuc:inst\|cpuc_oa:I4\|i~2193 7 COMB LAB_X40_Y16 " "Info: 7: + IC(0.359 ns) + CELL(0.213 ns) = 7.215 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 7.787 ns cpuc:inst\|cpuc_oa:I4\|i~2408 8 COMB LAB_X40_Y16 " "Info: 8: + IC(0.359 ns) + CELL(0.213 ns) = 7.787 ns; Loc. = LAB_X40_Y16; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.087 ns) 9.139 ns cpuc:inst\|cpuc_du:I3\|data_x\[20\]~918 9 COMB LAB_X39_Y23 " "Info: 9: + IC(1.265 ns) + CELL(0.087 ns) = 9.139 ns; Loc. = LAB_X39_Y23; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[20\]~918'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.352 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[20]~918 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.459 ns) 9.754 ns cpuc:inst\|cpuc_du:I3\|data_x\[20\]~917 10 COMB LAB_X39_Y23 " "Info: 10: + IC(0.156 ns) + CELL(0.459 ns) = 9.754 ns; Loc. = LAB_X39_Y23; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[20\]~917'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.615 ns" { cpuc:inst|cpuc_du:I3|data_x[20]~918 cpuc:inst|cpuc_du:I3|data_x[20]~917 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(4.309 ns) 16.167 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult4 11 COMB DSPMULT_X42_Y9_N0 " "Info: 11: + IC(2.104 ns) + CELL(4.309 ns) = 16.167 ns; Loc. = DSPMULT_X42_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult4'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.413 ns" { cpuc:inst|cpuc_du:I3|data_x[20]~917 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 59 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.936 ns) 20.103 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[52\] 12 COMB DSPOUT_X43_Y9_N0 " "Info: 12: + IC(0.000 ns) + CELL(3.936 ns) = 20.103 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[52\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.936 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.459 ns) 21.940 ns rtl~5487 13 COMB LAB_X44_Y28 " "Info: 13: + IC(1.378 ns) + CELL(0.459 ns) = 21.940 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~5487'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.837 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] rtl~5487 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 22.512 ns rtl~1205 14 COMB LAB_X44_Y28 " "Info: 14: + IC(0.113 ns) + CELL(0.459 ns) = 22.512 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~1205'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~5487 rtl~1205 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.087 ns) 23.084 ns cpuc:inst\|cpuc_du:I3\|acc\[1\]\[20\]~164 15 COMB LAB_X44_Y28 " "Info: 15: + IC(0.485 ns) + CELL(0.087 ns) = 23.084 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[1\]\[20\]~164'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~1205 cpuc:inst|cpuc_du:I3|acc[1][20]~164 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 23.656 ns rtl~1691 16 COMB LAB_X44_Y28 " "Info: 16: + IC(0.359 ns) + CELL(0.213 ns) = 23.656 ns; Loc. = LAB_X44_Y28; COMB Node = 'rtl~1691'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|acc[1][20]~164 rtl~1691 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.332 ns) 24.228 ns cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~0 17 COMB LAB_X44_Y28 " "Info: 17: + IC(0.240 ns) + CELL(0.332 ns) = 24.228 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { rtl~1691 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.213 ns) 24.800 ns cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~1 18 COMB LAB_X44_Y28 " "Info: 18: + IC(0.359 ns) + CELL(0.213 ns) = 24.800 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_440_rtl_820_rtl_1276~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.332 ns) 25.372 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~350 19 COMB LAB_X44_Y28 " "Info: 19: + IC(0.240 ns) + CELL(0.332 ns) = 25.372 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~350'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 cpuc:inst|cpuc_du:I3|acc[0][20]~350 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.459 ns) 25.944 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~567 20 COMB LAB_X44_Y28 " "Info: 20: + IC(0.113 ns) + CELL(0.459 ns) = 25.944 ns; Loc. = LAB_X44_Y28; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[20\]~567'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.572 ns" { cpuc:inst|cpuc_du:I3|acc[0][20]~350 cpuc:inst|cpuc_du:I3|acc[0][20]~567 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.090 ns) 26.571 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[20\] 21 REG LAB_X44_Y28 " "Info: 21: + IC(0.537 ns) + CELL(0.090 ns) = 26.571 ns; Loc. = LAB_X44_Y28; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[20\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.627 ns" { cpuc:inst|cpuc_du:I3|acc[0][20]~567 cpuc:inst|cpuc_du:I3|acc_i[0][20] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.322 ns " "Info: Total cell delay = 16.322 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.249 ns " "Info: Total interconnect delay = 10.249 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "26.571 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[9] cpuc:inst|cpuc_cu:I2|TC_x[2]~200 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~38 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[20]~918 cpuc:inst|cpuc_du:I3|data_x[20]~917 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult4 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[52] rtl~5487 rtl~1205 cpuc:inst|cpuc_du:I3|acc[1][20]~164 rtl~1691 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~0 cpuc:inst|cpuc_du:I3|Mux_440_rtl_820_rtl_1276~1 cpuc:inst|cpuc_du:I3|acc[0][20]~350 cpuc:inst|cpuc_du:I3|acc[0][20]~567 cpuc:inst|cpuc_du:I3|acc_i[0][20] } "NODE_NAME" } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:29:54 2004 " "Info: Processing ended: Wed Feb 25 23:29:54 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Info: Elapsed time: 00:02:27" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.fit.rpt " "Info: Writing report file cpu32bit.fit.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:29:56 2004 " "Info: Processing started: Wed Feb 25 23:29:56 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:29:59 2004 " "Info: Processing ended: Wed Feb 25 23:29:59 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.asm.rpt " "Info: Writing report file cpu32bit.asm.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:30:01 2004 " "Info: Processing started: Wed Feb 25 23:30:01 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit --timing_analysis_only" {  } {  } 0 }
{  "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node CLK_IN is an undefined clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } } { "c:\\quartus\\bin\\Assignment Editor.qase" "" "" { Assignment "c:\\quartus\\bin\\Assignment Editor.qase" 1 { { { 0 "CLK_IN" } } } } }  } 0}  } {  } 0 }
{  "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 38.0 MHz 26.315 ns Internal " "Info: Clock CLK_IN has Internal fmax of 38.0 MHz between source memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 and destination register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] (period= 26.315 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.836 ns + Longest memory register " "Info: + Longest memory to register delay is 25.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.213 ns) 4.871 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213 3 COMB LC_X39_Y16_N5 " "Info: 3: + IC(1.169 ns) + CELL(0.213 ns) = 4.871 ns; Loc. = LC_X39_Y16_N5; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.382 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.459 ns) 5.929 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LC_X40_Y16_N4 " "Info: 4: + IC(0.599 ns) + CELL(0.459 ns) = 5.929 ns; Loc. = LC_X40_Y16_N4; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.058 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.459 ns) 6.763 ns cpuc:inst\|cpuc_oa:I4\|i~2224 5 COMB LC_X40_Y16_N7 " "Info: 5: + IC(0.375 ns) + CELL(0.459 ns) = 6.763 ns; Loc. = LC_X40_Y16_N7; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2224'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.834 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.213 ns) 7.348 ns cpuc:inst\|cpuc_oa:I4\|i~2193 6 COMB LC_X40_Y16_N8 " "Info: 6: + IC(0.372 ns) + CELL(0.213 ns) = 7.348 ns; Loc. = LC_X40_Y16_N8; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.585 ns" { cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.087 ns) 7.792 ns cpuc:inst\|cpuc_oa:I4\|i~2408 7 COMB LC_X40_Y16_N0 " "Info: 7: + IC(0.357 ns) + CELL(0.087 ns) = 7.792 ns; Loc. = LC_X40_Y16_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.444 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.087 ns) 10.092 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718 8 COMB LC_X36_Y24_N0 " "Info: 8: + IC(2.213 ns) + CELL(0.087 ns) = 10.092 ns; Loc. = LC_X36_Y24_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.300 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 10.318 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717 9 COMB LC_X36_Y24_N1 " "Info: 9: + IC(0.139 ns) + CELL(0.087 ns) = 10.318 ns; Loc. = LC_X36_Y24_N1; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(4.309 ns) 16.742 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3 10 COMB DSPMULT_X42_Y11_N0 " "Info: 10: + IC(2.115 ns) + CELL(4.309 ns) = 16.742 ns; Loc. = DSPMULT_X42_Y11_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.424 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 53 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.633 ns) 20.375 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\] 11 COMB DSPOUT_X43_Y9_N0 " "Info: 11: + IC(0.000 ns) + CELL(3.633 ns) = 20.375 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.633 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.213 ns) 21.731 ns rtl~5257 12 COMB LC_X44_Y20_N4 " "Info: 12: + IC(1.143 ns) + CELL(0.213 ns) = 21.731 ns; Loc. = LC_X44_Y20_N4; COMB Node = 'rtl~5257'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.356 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.087 ns) 22.071 ns rtl~1184 13 COMB LC_X44_Y20_N5 " "Info: 13: + IC(0.253 ns) + CELL(0.087 ns) = 22.071 ns; Loc. = LC_X44_Y20_N5; COMB Node = 'rtl~1184'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.340 ns" { rtl~5257 rtl~1184 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.087 ns) 23.043 ns rtl~4818 14 COMB LC_X41_Y20_N8 " "Info: 14: + IC(0.885 ns) + CELL(0.087 ns) = 23.043 ns; Loc. = LC_X41_Y20_N8; COMB Node = 'rtl~4818'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.972 ns" { rtl~1184 rtl~4818 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 23.269 ns cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1 15 COMB LC_X41_Y20_N9 " "Info: 15: + IC(0.139 ns) + CELL(0.087 ns) = 23.269 ns; Loc. = LC_X41_Y20_N9; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.087 ns) 24.736 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457 16 COMB LC_X44_Y19_N3 " "Info: 16: + IC(1.380 ns) + CELL(0.087 ns) = 24.736 ns; Loc. = LC_X44_Y19_N3; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.467 ns" { cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.090 ns) 25.836 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 17 REG LC_X36_Y19_N4 " "Info: 17: + IC(1.010 ns) + CELL(0.090 ns) = 25.836 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.687 ns " "Info: Total cell delay = 13.687 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.149 ns " "Info: Total interconnect delay = 12.149 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.836 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.006 ns + Shortest register " "Info: + Shortest clock path from clock CLK_IN to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 2 REG LC_X36_Y19_N4 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.008 ns - Longest memory " "Info: - Longest clock path from clock CLK_IN to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.569 ns) 3.008 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 2 MEM M4K_X37_Y17 " "Info: 2: + IC(1.777 ns) + CELL(0.569 ns) = 3.008 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.346 ns" { CLK_IN lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns " "Info: Total cell delay = 1.231 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns " "Info: Total interconnect delay = 1.777 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.836 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TSU_RESULT" "cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] NRESET_IN CLK_IN 22.417 ns register " "Info: tsu for register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] (data pin = NRESET_IN, clock pin = CLK_IN) is 22.417 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.413 ns + Longest pin register " "Info: + Longest pin to register delay is 25.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.459 ns) 3.482 ns cpuc:inst\|cpuc_du:I3\|i~402 2 COMB LC_X36_Y19_N6 " "Info: 2: + IC(2.252 ns) + CELL(0.459 ns) = 3.482 ns; Loc. = LC_X36_Y19_N6; COMB Node = 'cpuc:inst\|cpuc_du:I3\|i~402'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.711 ns" { NRESET_IN cpuc:inst|cpuc_du:I3|i~402 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.459 ns) 5.055 ns cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170 3 COMB LC_X40_Y19_N7 " "Info: 3: + IC(1.114 ns) + CELL(0.459 ns) = 5.055 ns; Loc. = LC_X40_Y19_N7; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.573 ns" { cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 54 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.332 ns) 6.492 ns cpuc:inst\|cpuc_cu:I2\|i~13 4 COMB LC_X40_Y16_N6 " "Info: 4: + IC(1.105 ns) + CELL(0.332 ns) = 6.492 ns; Loc. = LC_X40_Y16_N6; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.437 ns" { cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.087 ns) 6.925 ns cpuc:inst\|cpuc_oa:I4\|i~2193 5 COMB LC_X40_Y16_N8 " "Info: 5: + IC(0.346 ns) + CELL(0.087 ns) = 6.925 ns; Loc. = LC_X40_Y16_N8; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.433 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.087 ns) 7.369 ns cpuc:inst\|cpuc_oa:I4\|i~2408 6 COMB LC_X40_Y16_N0 " "Info: 6: + IC(0.357 ns) + CELL(0.087 ns) = 7.369 ns; Loc. = LC_X40_Y16_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.444 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.087 ns) 9.669 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718 7 COMB LC_X36_Y24_N0 " "Info: 7: + IC(2.213 ns) + CELL(0.087 ns) = 9.669 ns; Loc. = LC_X36_Y24_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.300 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 9.895 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717 8 COMB LC_X36_Y24_N1 " "Info: 8: + IC(0.139 ns) + CELL(0.087 ns) = 9.895 ns; Loc. = LC_X36_Y24_N1; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(4.309 ns) 16.319 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3 9 COMB DSPMULT_X42_Y11_N0 " "Info: 9: + IC(2.115 ns) + CELL(4.309 ns) = 16.319 ns; Loc. = DSPMULT_X42_Y11_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.424 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 53 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.633 ns) 19.952 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\] 10 COMB DSPOUT_X43_Y9_N0 " "Info: 10: + IC(0.000 ns) + CELL(3.633 ns) = 19.952 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.633 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.213 ns) 21.308 ns rtl~5257 11 COMB LC_X44_Y20_N4 " "Info: 11: + IC(1.143 ns) + CELL(0.213 ns) = 21.308 ns; Loc. = LC_X44_Y20_N4; COMB Node = 'rtl~5257'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.356 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.087 ns) 21.648 ns rtl~1184 12 COMB LC_X44_Y20_N5 " "Info: 12: + IC(0.253 ns) + CELL(0.087 ns) = 21.648 ns; Loc. = LC_X44_Y20_N5; COMB Node = 'rtl~1184'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.340 ns" { rtl~5257 rtl~1184 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.087 ns) 22.620 ns rtl~4818 13 COMB LC_X41_Y20_N8 " "Info: 13: + IC(0.885 ns) + CELL(0.087 ns) = 22.620 ns; Loc. = LC_X41_Y20_N8; COMB Node = 'rtl~4818'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.972 ns" { rtl~1184 rtl~4818 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 22.846 ns cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1 14 COMB LC_X41_Y20_N9 " "Info: 14: + IC(0.139 ns) + CELL(0.087 ns) = 22.846 ns; Loc. = LC_X41_Y20_N9; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.087 ns) 24.313 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457 15 COMB LC_X44_Y19_N3 " "Info: 15: + IC(1.380 ns) + CELL(0.087 ns) = 24.313 ns; Loc. = LC_X44_Y19_N3; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.467 ns" { cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.090 ns) 25.413 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 16 REG LC_X36_Y19_N4 " "Info: 16: + IC(1.010 ns) + CELL(0.090 ns) = 25.413 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.962 ns " "Info: Total cell delay = 10.962 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.451 ns " "Info: Total interconnect delay = 14.451 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.413 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.006 ns - Shortest register " "Info: - Shortest clock path from clock CLK_IN to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 2 REG LC_X36_Y19_N4 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.413 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN CPU_DADDR_OUT\[14\] lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 22.741 ns memory " "Info: tco from clock CLK_IN to destination pin CPU_DADDR_OUT\[14\] through memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 is 22.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.008 ns + Longest memory " "Info: + Longest clock path from clock CLK_IN to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.569 ns) 3.008 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 2 MEM M4K_X37_Y17 " "Info: 2: + IC(1.777 ns) + CELL(0.569 ns) = 3.008 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.346 ns" { CLK_IN lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns " "Info: Total cell delay = 1.231 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns " "Info: Total interconnect delay = 1.777 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.266 ns + Longest memory pin " "Info: + Longest memory to pin delay is 19.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.213 ns) 4.871 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213 3 COMB LC_X39_Y16_N5 " "Info: 3: + IC(1.169 ns) + CELL(0.213 ns) = 4.871 ns; Loc. = LC_X39_Y16_N5; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.382 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.459 ns) 5.929 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LC_X40_Y16_N4 " "Info: 4: + IC(0.599 ns) + CELL(0.459 ns) = 5.929 ns; Loc. = LC_X40_Y16_N4; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.058 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.332 ns) 8.613 ns cpuc:inst\|cpuc_cu:I2\|C_store_x~0 5 COMB LC_X35_Y23_N8 " "Info: 5: + IC(2.352 ns) + CELL(0.332 ns) = 8.613 ns; Loc. = LC_X35_Y23_N8; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|C_store_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.684 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 69 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.332 ns) 9.508 ns cpuc:inst\|cpuc_cu:I2\|ndwe_x~61 6 COMB LC_X36_Y23_N9 " "Info: 6: + IC(0.563 ns) + CELL(0.332 ns) = 9.508 ns; Loc. = LC_X36_Y23_N9; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|ndwe_x~61'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.895 ns" { cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.213 ns) 11.238 ns cpuc:inst\|cpuc_oa:I4\|i~544 7 COMB LC_X39_Y21_N6 " "Info: 7: + IC(1.517 ns) + CELL(0.213 ns) = 11.238 ns; Loc. = LC_X39_Y21_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~544'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.730 ns" { cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.332 ns) 13.450 ns cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225 8 COMB LC_X33_Y23_N6 " "Info: 8: + IC(1.880 ns) + CELL(0.332 ns) = 13.450 ns; Loc. = LC_X33_Y23_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.212 ns" { cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.087 ns) 14.608 ns cpuc:inst\|cpuc_wd:I5\|i~65 9 COMB LC_X33_Y26_N0 " "Info: 9: + IC(1.071 ns) + CELL(0.087 ns) = 14.608 ns; Loc. = LC_X33_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~65'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.158 ns" { cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(3.041 ns) 19.266 ns CPU_DADDR_OUT\[14\] 10 PIN Pin_K15 " "Info: 10: + IC(1.617 ns) + CELL(3.041 ns) = 19.266 ns; Loc. = Pin_K15; PIN Node = 'CPU_DADDR_OUT\[14\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.658 ns" { cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.498 ns " "Info: Total cell delay = 8.498 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.768 ns " "Info: Total interconnect delay = 10.768 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "19.266 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "19.266 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "NRESET_IN CPU_DADDR_OUT\[14\] 18.632 ns Longest " "Info: Longest tpd from source pin NRESET_IN to destination pin CPU_DADDR_OUT\[14\] is 18.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.459 ns) 3.482 ns cpuc:inst\|cpuc_du:I3\|i~402 2 COMB LC_X36_Y19_N6 " "Info: 2: + IC(2.252 ns) + CELL(0.459 ns) = 3.482 ns; Loc. = LC_X36_Y19_N6; COMB Node = 'cpuc:inst\|cpuc_du:I3\|i~402'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.711 ns" { NRESET_IN cpuc:inst|cpuc_du:I3|i~402 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.459 ns) 5.055 ns cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170 3 COMB LC_X40_Y19_N7 " "Info: 3: + IC(1.114 ns) + CELL(0.459 ns) = 5.055 ns; Loc. = LC_X40_Y19_N7; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.573 ns" { cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 54 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.332 ns) 6.492 ns cpuc:inst\|cpuc_cu:I2\|i~13 4 COMB LC_X40_Y16_N6 " "Info: 4: + IC(1.105 ns) + CELL(0.332 ns) = 6.492 ns; Loc. = LC_X40_Y16_N6; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.437 ns" { cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.087 ns) 8.874 ns cpuc:inst\|cpuc_cu:I2\|ndwe_x~61 5 COMB LC_X36_Y23_N9 " "Info: 5: + IC(2.295 ns) + CELL(0.087 ns) = 8.874 ns; Loc. = LC_X36_Y23_N9; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|ndwe_x~61'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.382 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_cu:I2|ndwe_x~61 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.213 ns) 10.604 ns cpuc:inst\|cpuc_oa:I4\|i~544 6 COMB LC_X39_Y21_N6 " "Info: 6: + IC(1.517 ns) + CELL(0.213 ns) = 10.604 ns; Loc. = LC_X39_Y21_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~544'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.730 ns" { cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.332 ns) 12.816 ns cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225 7 COMB LC_X33_Y23_N6 " "Info: 7: + IC(1.880 ns) + CELL(0.332 ns) = 12.816 ns; Loc. = LC_X33_Y23_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.212 ns" { cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.087 ns) 13.974 ns cpuc:inst\|cpuc_wd:I5\|i~65 8 COMB LC_X33_Y26_N0 " "Info: 8: + IC(1.071 ns) + CELL(0.087 ns) = 13.974 ns; Loc. = LC_X33_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~65'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.158 ns" { cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(3.041 ns) 18.632 ns CPU_DADDR_OUT\[14\] 9 PIN Pin_K15 " "Info: 9: + IC(1.617 ns) + CELL(3.041 ns) = 18.632 ns; Loc. = Pin_K15; PIN Node = 'CPU_DADDR_OUT\[14\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.658 ns" { cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.781 ns " "Info: Total cell delay = 5.781 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.851 ns " "Info: Total interconnect delay = 12.851 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "18.632 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TH_RESULT" "cpuc:inst\|cpuc_cu:I2\|int_start_c INT_IN CLK_IN 0.184 ns register " "Info: th for register cpuc:inst\|cpuc_cu:I2\|int_start_c (data pin = INT_IN, clock pin = CLK_IN) is 0.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.899 ns + Longest register " "Info: + Longest clock path from clock CLK_IN to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.560 ns) 2.899 ns cpuc:inst\|cpuc_cu:I2\|int_start_c 2 REG LC_X36_Y26_N0 " "Info: 2: + IC(1.677 ns) + CELL(0.560 ns) = 2.899 ns; Loc. = LC_X36_Y26_N0; REG Node = 'cpuc:inst\|cpuc_cu:I2\|int_start_c'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.237 ns" { CLK_IN cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns " "Info: Total interconnect delay = 1.677 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.899 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.815 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns INT_IN 1 PIN Pin_M13 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_M13; PIN Node = 'INT_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { INT_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 72 248 144 "INT_IN" "" } { 120 248 424 136 "INT_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.235 ns) 2.815 ns cpuc:inst\|cpuc_cu:I2\|int_start_c 2 REG LC_X36_Y26_N0 " "Info: 2: + IC(1.675 ns) + CELL(0.235 ns) = 2.815 ns; Loc. = LC_X36_Y26_N0; REG Node = 'cpuc:inst\|cpuc_cu:I2\|int_start_c'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.910 ns" { INT_IN cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns " "Info: Total cell delay = 1.140 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns " "Info: Total interconnect delay = 1.675 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.815 ns" { INT_IN INT_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.899 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.815 ns" { INT_IN INT_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK_IN CPU_DADDR_OUT\[24\] cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 7.730 ns register " "Info: Minimum tco from clock CLK_IN to destination pin CPU_DADDR_OUT\[24\] through register cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] is 7.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.006 ns + Shortest register " "Info: + Shortest clock path from clock CLK_IN to source register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 2 REG LC_X33_Y19_N0 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X33_Y19_N0; REG Node = 'cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.548 ns + Shortest register pin " "Info: + Shortest register to pin delay is 4.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 1 REG LC_X33_Y19_N0 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y19_N0; REG Node = 'cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 0.514 ns cpuc:inst\|cpuc_wd:I5\|i~35 2 COMB LC_X33_Y19_N8 " "Info: 2: + IC(0.427 ns) + CELL(0.087 ns) = 0.514 ns; Loc. = LC_X33_Y19_N8; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~35'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.514 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(2.500 ns) 4.548 ns CPU_DADDR_OUT\[24\] 3 PIN Pin_P3 " "Info: 3: + IC(1.534 ns) + CELL(2.500 ns) = 4.548 ns; Loc. = Pin_P3; PIN Node = 'CPU_DADDR_OUT\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.034 ns" { cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns " "Info: Total cell delay = 2.587 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns " "Info: Total interconnect delay = 1.961 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.548 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.548 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "NRESET_IN CPU_DATA_OUT\[27\] 6.682 ns Shortest " "Info: Shortest tpd from source pin NRESET_IN to destination pin CPU_DATA_OUT\[27\] is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.087 ns) 3.024 ns cpuc:inst\|cpuc_oa:I4\|data_ox\[27\]~4 2 COMB LC_X47_Y26_N0 " "Info: 2: + IC(2.166 ns) + CELL(0.087 ns) = 3.024 ns; Loc. = LC_X47_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|data_ox\[27\]~4'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.253 ns" { NRESET_IN cpuc:inst|cpuc_oa:I4|data_ox[27]~4 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 40 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(2.500 ns) 6.682 ns CPU_DATA_OUT\[27\] 3 PIN Pin_M8 " "Info: 3: + IC(1.158 ns) + CELL(2.500 ns) = 6.682 ns; Loc. = Pin_M8; PIN Node = 'CPU_DATA_OUT\[27\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.658 ns" { cpuc:inst|cpuc_oa:I4|data_ox[27]~4 CPU_DATA_OUT[27] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 112 784 997 128 "CPU_DATA_OUT\[31..0\]" "" } { 104 632 784 120 "CPU_DATA_OUT\[31..0\]" "" } { 400 296 448 416 "CPU_DATA_OUT\[31..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns " "Info: Total cell delay = 3.358 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns " "Info: Total interconnect delay = 3.324 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.682 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_oa:I4|data_ox[27]~4 CPU_DATA_OUT[27] } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:30:06 2004 " "Info: Processing ended: Wed Feb 25 23:30:06 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.tan.rpt " "Info: Writing report file cpu32bit.tan.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:30:09 2004 " "Info: Processing started: Wed Feb 25 23:30:09 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "cpu32bit.vho cpu32bit_vhd.sdo \\CpuGen1\\Applications\\Cpu32bit\\Altera\\simulation\\modelsim\\ simulation " "Info: Generated files cpu32bit.vho and cpu32bit_vhd.sdo in directory \\CpuGen1\\Applications\\Cpu32bit\\Altera\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:30:13 2004 " "Info: Processing ended: Wed Feb 25 23:30:13 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.eda.rpt " "Info: Writing report file cpu32bit.eda.rpt" {  } {  } 0 }
