set device "LAV-AT-E70ES1"
set device_int "ap6a400be"
set package "LFG1156"
set package_int "LFG1156"
set speed "1"
set speed_int "1"
set operation "Commercial"
set family "LAV-AT"
set architecture "ap6a00b"
set partnumber "LAV-AT-E70ES1-1LFG1156C"
set WRAPPER_INST "lscc_mc_avant_inst"
set SIM_VAL 0
set INTERFACE_TYPE "LPDDR4"
set DDR_TYPE 12
set IO_TYPE "LVSTL11_I"
set CK_DQS_IO "LVSTL11D_I"
set CLK_FREQ 800
set PIPELINE_EN 0
set GEAR_RATIO 8
set SB_ECC_ENABLE 0
set PWR_DOWN_EN 0
set DBI_ENABLE 0
set READ_LATENCY 14
set RD_PREAMBLE 2
set RD_POSTAMBLE 1
set WRITE_LATENCY 8
set WR_PREAMBLE 2
set WR_POSTAMBLE 1
set CPU_GRP_EN 1
set PLL_EN 1
set DEVICE_NAME "LAV-AT-E70ES1"
set VCO_FREQ 3200.000000
set REFCLK_FREQ 100.000000
set REFCLK_SEL 0
set FBKSEL_CLKOUT 0
set EXT_FBK_DELAY 3
set EN_USR_FBKCLK 0
set EN_EXT_CLKDIV 1
set EN_SYNC_CLK0 0
set WAIT_FOR_LOCK 1
set EN_FAST_LOCK 0
set EN_LOCK_DETECT 1
set EN_PLL_RST 1
set EN_CLK0_OUT 0
set EN_CLK1_OUT 0
set EN_CLK2_OUT 0
set EN_CLK3_OUT 0
set EN_CLK4_OUT 0
set EN_CLK5_OUT 0
set EN_CLK6_OUT 1
set EN_CLK7_OUT 0
set EN_CLK0_CLKEN 0
set EN_CLK1_CLKEN 0
set EN_CLK2_CLKEN 0
set EN_CLK3_CLKEN 0
set EN_CLK4_CLKEN 0
set EN_CLK5_CLKEN 0
set EN_CLK6_CLKEN 0
set EN_CLK7_CLKEN 0
set CLK0_BYP 0
set CLK1_BYP 0
set CLK2_BYP 0
set CLK3_BYP 0
set CLK4_BYP 0
set CLK5_BYP 0
set CLK6_BYP 0
set CLK7_BYP 0
set PHASE_SHIFT_TYPE 0
set CLK0_PHI 1
set CLK1_PHI 1
set CLK2_PHI 1
set CLK3_PHI 1
set CLK4_PHI 1
set CLK5_PHI 1
set CLK6_PHI 1
set CLK7_PHI 1
set CLK0_DEL 1
set CLK1_DEL 1
set CLK2_DEL 1
set CLK3_DEL 1
set CLK4_DEL 1
set CLK5_DEL 1
set CLK6_DEL 2
set CLK7_DEL 1
set PLL_SSEN 0
set PLL_DITHEN 1
set PLL_ENSAT 1
set PLL_INTFBK 1
set PLL_CLKR "6'h00"
set PLL_CLKF "26'h0080000"
set PLL_CLKV "26'h0000000"
set PLL_CLKS "12'h000"
set PLL_BWADJ "12'h00F"
set PLL_CLKOD0 "11'h000"
set PLL_CLKOD1 "11'h000"
set PLL_CLKOD2 "11'h000"
set PLL_CLKOD3 "11'h000"
set PLL_CLKOD4 "11'h000"
set PLL_CLKOD5 "11'h000"
set PLL_CLKOD6 "11'h001"
set PLL_CLKOD7 "11'h013"
set REFCLK_FREQ_INT 100
set DDR_DENSITY 4
set ROW_WIDTH 15
set COL_WIDTH 10
set DDR_WIDTH 32
set DQS_WIDTH 4
set NUM_RANKS 1
set CA_WIDTH 6
set CK_WIDTH 2
set CS_WIDTH 1
set BG_WIDTH 2
set ODT_WIDTH 1
set AXI 1
set AXI_ADDR_WIDTH 30
set AXI_DATA_WIDTH 256
set AXI_ID_WIDTH 4
set ORDER_ID_WIDTH 3
set AXI_LEN_WIDTH 8
set AXI_QOS_WIDTH 4
set AXI_CTRL_WIDTH 19
set AXI_STRB_WIDTH 32
set AHBL_ADDR_WIDTH 30
set AHBL_DATA_WIDTH 128
set MAX_BURST_LEN 64
set SCH_NUM_WR_SUPPORTED 4
set SCH_NUM_RD_SUPPORTED 4
set DATA_CLK_EN 1
set APB_INTF_EN 1
set APB_ADDR_WIDTH 11
set APB_DATA_WIDTH 32
set BI_RD_DATA_Q_DEPTH 4
set BI_RD_DATA_Q_WIDTH 256
set NUM_BANKS 8
set RANK_WIDTH 1
set BANK_WIDTH 3
set OFFSET_LO 0
set OFFSET_HI 1
set COL_ADDR_LO 2
set COL_ADDR_HI 11
set COL_ADDR_F_LO 2
set COL_ADDR_F_HI 4
set BG_ADDR_LO 5
set BG_ADDR_HI 6
set COL_ADDR_S_LO 7
set COL_ADDR_S_HI 13
set BANK_ADDR_LO 12
set BANK_ADDR_HI 14
set ROW_ADDR_LO 15
set ROW_ADDR_HI 29
set CA_CTL 4
set ECC_WIDTH_PER_EDGE 0
set ECC_WIDTH 0
set DQ_DATA_PER_EDGE 36
set MC2PHY_DQ_CTRL_WIDTH 4
set MC2PHY_DQ_WIDTH 256
set MC2PHY_DM_WIDTH 32
set MC2PHY_DQS_WIDTH 32
set SCH_WR_DATA_Q_DEPTH 256
set SCH_WR_DATA_Q_WIDTH 288
set NUM_REQS 8
set PHY2MC_DQ_WIDTH 256
set PHY2MC_DM_WIDTH 32
set PHY2MC_DQS_WIDTH 32
set DQS_OE_WIDTH 16
set BUS_WIDTH 32
set CTRL_Q_DEPTH 64
set LPDDR_MC_CS_WIDTH 4
set LPDDR_MC_CA_WIDTH 24
set LPDDR_MC_ODT_WIDTH 4
set LPDDR_MC_CK_WIDTH 8
set TRCD_VALUE 4
set TRAS_VALUE 9
set TRPPB_VALUE 4
set TWR_VALUE 4
set TRTP_VALUE 2
set TCCD_VALUE 2
set MWR2MWR_VALUE 8
set TRRD_VALUE 2
set TRFC_VALUE 36
set TFAW_VALUE 10
set TZQCAL_VALUE 6
set TMRR_VALUE 7
set TMRD_VALUE 3
set TRPAB_VALUE 3
set TRTW_VALUE 9
set TDQSS 1
set CAS2CAS_VALUE 2
set TRD2PRE_VALUE 2
set TWR2PRE_VALUE 8
set TWR2RD_VALUE 5
set TXP_VALUE 3
set TXPSR_VALUE 38
set IDLE_TIME 5000
set REF_PERIOD_VALUE 780
set REF_PERIOD_WIDTH 11
set REF_OUTSTANDING 7
set ZQ_PERIOD_VALUE "'h17D784000"
set ZQ_PERIOD_WIDTH 33
set ZQSTART2LATCH_VALUE 200
set TEMPERATURE_VALUE "'h17D784000"
set TEMPERATURE_WIDTH 33
set CK_DELAY_VAL 4
set CK_DELAY_VAL_INCR 1
set ADRCTRL_DELAY_VAL 0
set ADRCTRL_DELAY_VAL_INCR 1
set CK_SLEW_RATE "SLOW"
set CA_SLEW_RATE "SLOW"
set DQS_SLEW_RATE "SLOW"
set DQ_SLEW_RATE "SLOW"
set MC_CA_DRV "34_OHM"
set MC_DQ_DRV "34_OHM"
set MC_ODT_VAL 48
set CA_ODT_VAL 2
set DQ_ODT_VAL 4
set SOC_ODT_VAL 6
set ODTE_CK 0
set ODTE_CS 0
set ODTD_CA 0
set X8ODTD 0
set DBG_PORTS_EN 0


if { $radiant(stage) == "presyn" } {
    
    # These signals are asserted and then de-asserted while the clocks are stopped, thus, they are false path.
    set_false_path -to [get_pins {lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/RST}]
    set_false_path -to [get_pins {lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC}]

} elseif { $radiant(stage) == "premap" } {

    # Constrait for reset synchronizer
    set_false_path -to [get_pins lscc_mc_avant_inst/u_ddrphy/s_rst_n_r*/CD]
    set_false_path -to [get_pins lscc_mc_avant_inst/u_ddrphy/start_rst_r*/PD]
    
    # Constraints for the CDC logic
    set_max_delay -from [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/p_irq_r*/Q}] -datapath_only 5
    set_max_delay -from [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r*/Q}] -datapath_only 10
    set_false_path -to [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/p_pll_lock_r1*/D}]

    #Setting false path to all the cdc related signals
    set_false_path -from [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r*/Q}] -to [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r*/D}]
    set_false_path -from [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/trn_done_r*/Q}]  -to [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/s_trn_done_r*/D}]
    set_false_path -from [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r*/Q}] -to [get_pins {lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r*/D}]

    if {$DATA_CLK_EN == 1} {
        #Constraints for MC's FIFO DC instances
        # The distributed RAM data output port to FIFO_DC data output register is already guaranteed by the CDC logic and above constraints.
        set_max_delay -from [get_pins {lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/*.dpram_inst/DO*}] -datapath_only 3
        set_max_delay -from [get_pins {lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/*.dpram_inst/DO*}] -datapath_only 3
        set_max_delay -from [get_pins {lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/*.dpram_inst/DO*}] -datapath_only 3
        set_max_delay -from [get_pins {lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/*.dpram_inst/DO*}] -datapath_only 3
        
        # The reset pin of double FF that synchronizes the reset de-assertion is false path
        set_false_path -to [get_pins {lscc_mc_avant_inst/reset_n*/CD}]
    }
    
    # The reset pin of double FF that synchronizes the reset de-assertion is false path
    set_false_path -to [get_pins {lscc_mc_avant_inst/rst_n*/CD}]
    set_false_path -to [get_pins {lscc_mc_avant_inst/phy_srst_n*/CD}]
} 
