{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702161446199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702161446199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 14:37:26 2023 " "Processing started: Sat Dec  9 14:37:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702161446199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1702161446199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc i2c -c i2c " "Command: quartus_drc i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1702161446199 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"i2c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1702161446293 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702161446538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702161446538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702161446538 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1702161446538 ""}
{ "Info" "ISTA_SDC_FOUND" "i2c.out.sdc " "Reading SDC File: 'i2c.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1702161446542 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL " "Node: SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:slave0\|i2c_state\[0\] SCL " "Register i2c_slave:slave0\|i2c_state\[0\] is being clocked by SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702161446547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1702161446547 "|i2c|SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_slave:slave0\|compare_ready~0 " "Node: i2c_slave:slave0\|compare_ready~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:slave0\|stop_received~0 i2c_slave:slave0\|compare_ready~0 " "Register i2c_slave:slave0\|stop_received~0 is being clocked by i2c_slave:slave0\|compare_ready~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702161446547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1702161446547 "|i2c|i2c_slave:slave0|compare_ready~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk~0 " "Node: slow_clk~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:slave0\|prev_val~1 slow_clk~0 " "Register i2c_slave:slave0\|prev_val~1 is being clocked by slow_clk~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702161446547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1702161446547 "|i2c|slow_clk~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_slave:slave0\|i2c_state\[0\] " "Node: i2c_slave:slave0\|i2c_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_slave:slave0\|addr_reg\[0\] i2c_slave:slave0\|i2c_state\[0\] " "Register i2c_slave:slave0\|addr_reg\[0\] is being clocked by i2c_slave:slave0\|i2c_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702161446547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1702161446547 "|i2c|i2c_slave:slave0|i2c_state[0]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "slow_clk slow_clk " "No paths exist between clock target \"slow_clk\" of clock \"slow_clk\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Design Assistant" 0 -1 1702161446548 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "SCL " "Virtual clock SCL is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Design Assistant" 0 -1 1702161446552 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702161446552 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702161446552 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702161446552 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1702161446552 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 3 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|stop_sign " "Node  \"i2c_slave:slave0\|stop_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|start_sign " "Node  \"i2c_slave:slave0\|start_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|acquire_data_address~0 " "Node  \"i2c_slave:slave0\|acquire_data_address~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447012 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 5 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 5 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|stop_received~0 " "Node  \"i2c_slave:slave0\|stop_received~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|start_received~0 " "Node  \"i2c_slave:slave0\|start_received~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[0\] " "Node  \"i2c_slave:slave0\|addr_reg\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[1\] " "Node  \"i2c_slave:slave0\|addr_reg\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[2\] " "Node  \"i2c_slave:slave0\|addr_reg\[2\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447012 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447012 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 22 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 22 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[0\] " "Node  \"i2c_slave:slave0\|i2c_state\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[6\] " "Node  \"i2c_slave:slave0\|i2c_state\[6\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|stop_received~0 " "Node  \"i2c_slave:slave0\|stop_received~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[1\] " "Node  \"i2c_slave:slave0\|i2c_state\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[2\] " "Node  \"i2c_slave:slave0\|i2c_state\[2\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[7\] " "Node  \"i2c_slave:slave0\|i2c_state\[7\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[3\] " "Node  \"i2c_slave:slave0\|i2c_state\[3\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[4\] " "Node  \"i2c_slave:slave0\|i2c_state\[4\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|SDA_input " "Node  \"i2c_slave:slave0\|SDA_input\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~6 " "Node  \"i2c_slave:slave0\|data_reg~6\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~7 " "Node  \"i2c_slave:slave0\|data_reg~7\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~4 " "Node  \"i2c_slave:slave0\|data_reg~4\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~5 " "Node  \"i2c_slave:slave0\|data_reg~5\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~3 " "Node  \"i2c_slave:slave0\|data_reg~3\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~1 " "Node  \"i2c_slave:slave0\|data_reg~1\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~2 " "Node  \"i2c_slave:slave0\|data_reg~2\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|data_reg~0 " "Node  \"i2c_slave:slave0\|data_reg~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|i2c_state\[5\] " "Node  \"i2c_slave:slave0\|i2c_state\[5\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|start_received~0 " "Node  \"i2c_slave:slave0\|start_received~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[0\] " "Node  \"i2c_slave:slave0\|addr_reg\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[1\] " "Node  \"i2c_slave:slave0\|addr_reg\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " i2c_slave:slave0\|addr_reg\[2\] " "Node  \"i2c_slave:slave0\|addr_reg\[2\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447014 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447014 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 3 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|stop_sign " "Node  \"i2c_slave:slave0\|stop_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|start_sign " "Node  \"i2c_slave:slave0\|start_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|acquire_data_address~0 " "Node  \"i2c_slave:slave0\|acquire_data_address~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447015 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 5 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 5 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|stop_sign " "Node  \"i2c_slave:slave0\|stop_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " slow_clk~0 " "Node  \"slow_clk~0\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " SCL " "Node  \"SCL\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|start_sign " "Node  \"i2c_slave:slave0\|start_sign\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""} { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|acquire_data_address~0 " "Node  \"i2c_slave:slave0\|acquire_data_address~0\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447015 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1702161447015 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCL " "Node  \"SCL\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447016 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447016 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rstn " "Node  \"rstn\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447016 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447016 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i2c_slave:slave0\|i2c_state (Bus) " "Node  \"i2c_slave:slave0\|i2c_state (Bus)\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447016 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1702161447016 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 23 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 23 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[0\] " "Node  \"i2c_slave:slave0\|i2c_state\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " slow_clk~0 " "Node  \"slow_clk~0\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[1\] " "Node  \"i2c_slave:slave0\|i2c_state\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[2\] " "Node  \"i2c_slave:slave0\|i2c_state\[2\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[3\] " "Node  \"i2c_slave:slave0\|i2c_state\[3\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[4\] " "Node  \"i2c_slave:slave0\|i2c_state\[4\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[5\] " "Node  \"i2c_slave:slave0\|i2c_state\[5\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|addr_reg\[0\] " "Node  \"i2c_slave:slave0\|addr_reg\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|addr_reg\[1\] " "Node  \"i2c_slave:slave0\|addr_reg\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|~GND " "Node  \"sld_signaltap:auto_signaltap_0\|~GND\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal2~8 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal2~8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~2 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447017 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1702161447017 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " slow_clk~0 " "Node  \"slow_clk~0\"" {  } { { "i2c.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|addr_reg\[1\] " "Node  \"i2c_slave:slave0\|addr_reg\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|addr_reg\[0\] " "Node  \"i2c_slave:slave0\|addr_reg\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[1\] " "Node  \"i2c_slave:slave0\|i2c_state\[1\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|~GND " "Node  \"sld_signaltap:auto_signaltap_0\|~GND\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 1739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[3\] " "Node  \"i2c_slave:slave0\|i2c_state\[3\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[0\] " "Node  \"i2c_slave:slave0\|i2c_state\[0\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[2\] " "Node  \"i2c_slave:slave0\|i2c_state\[2\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~2 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|process_0~1\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[5\] " "Node  \"i2c_slave:slave0\|i2c_state\[5\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal2~8 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal2~8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " i2c_slave:slave0\|i2c_state\[4\] " "Node  \"i2c_slave:slave0\|i2c_state\[4\]\"" {  } { { "i2c_slave.v" "" { Text "E:/FPGAs/I2C_controller/Quartus/i2c_slave.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sdr~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sdr~0\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 889 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~4 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1903 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 624 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_dvf:auto_generated\|eq_node\[0\]~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_dvf:auto_generated\|eq_node\[0\]~1\"" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGAs/I2C_controller/Quartus/db/decode_dvf.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[13\]~2 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[13\]~2\"" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_1~1\"" {  } { { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|cdr~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|cdr~0\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 888 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGAs/I2C_controller/Quartus/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1702161447018 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1702161447018 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1702161447018 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "73 41 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 73 information messages and 41 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1702161447019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 59 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702161447044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 14:37:27 2023 " "Processing ended: Sat Dec  9 14:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702161447044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702161447044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702161447044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1702161447044 ""}
