#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed May 11 22:20:55 2022
# Process ID: 16976
# Current directory: C:/Users/innsolit/demo_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2296 C:\Users\innsolit\demo_project\demo_project.xpr
# Log file: C:/Users/innsolit/demo_project/vivado.log
# Journal file: C:/Users/innsolit/demo_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/innsolit/demo_project/demo_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 11 22:32:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Wed May 11 22:32:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
close_hw
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 22:37:16 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 947.566 ; gain = 0.000
add_force {/top_module/btn_r} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_d} -radix hex {0 0ns}
add_force {/top_module/btn_m} -radix hex {0 0ns}
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 125 ms
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 970.855 ; gain = 0.000
launch_simulation -mode post-implementation -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/innsolit/demo_project/.Xil/Vivado-16976-DESKTOP-K1EJB1R/dcp/top_module.xdc]
Finished Parsing XDC File [C:/Users/innsolit/demo_project/.Xil/Vivado-16976-DESKTOP-K1EJB1R/dcp/top_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1169.340 ; gain = 0.031
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1169.340 ; gain = 0.031
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.840 ; gain = 321.984
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode funcsim -nolib -force -file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func/top_module_func_impl.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func/top_module_func_impl.v
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func/top_module_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module FlipFlop_10
INFO: [VRFC 10-311] analyzing module FlipFlop_11
INFO: [VRFC 10-311] analyzing module FlipFlop_12
INFO: [VRFC 10-311] analyzing module FlipFlop_4
INFO: [VRFC 10-311] analyzing module FlipFlop_5
INFO: [VRFC 10-311] analyzing module FlipFlop_6
INFO: [VRFC 10-311] analyzing module FlipFlop_7
INFO: [VRFC 10-311] analyzing module FlipFlop_8
INFO: [VRFC 10-311] analyzing module FlipFlop_9
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_1
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-311] analyzing module debouncer_3
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_module_func_impl xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.FlipFlop_11
Compiling module xil_defaultlib.FlipFlop_12
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FlipFlop_9
Compiling module xil_defaultlib.FlipFlop_10
Compiling module xil_defaultlib.debouncer_0
Compiling module xil_defaultlib.FlipFlop_7
Compiling module xil_defaultlib.FlipFlop_8
Compiling module xil_defaultlib.debouncer_1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.control_unit
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.FlipFlop_5
Compiling module xil_defaultlib.FlipFlop_6
Compiling module xil_defaultlib.debouncer_2
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.FlipFlop_4
Compiling module xil_defaultlib.debouncer_3
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_func_impl

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func/xsim.dir/top_module_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 22:41:07 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_func_impl -key {Post-Implementation:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1323.105 ; gain = 352.250
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/btn_d} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_m} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/top_module_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/top_module_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/top_module_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/top_module_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/top_module_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module FlipFlop_10
INFO: [VRFC 10-311] analyzing module FlipFlop_11
INFO: [VRFC 10-311] analyzing module FlipFlop_12
INFO: [VRFC 10-311] analyzing module FlipFlop_4
INFO: [VRFC 10-311] analyzing module FlipFlop_5
INFO: [VRFC 10-311] analyzing module FlipFlop_6
INFO: [VRFC 10-311] analyzing module FlipFlop_7
INFO: [VRFC 10-311] analyzing module FlipFlop_8
INFO: [VRFC 10-311] analyzing module FlipFlop_9
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_1
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-311] analyzing module debouncer_3
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_module_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_module_time_impl.sdf", for root module "top_module".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_module_time_impl.sdf", for root module "top_module".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.FlipFlop_11
Compiling module xil_defaultlib.FlipFlop_12
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FlipFlop_9
Compiling module xil_defaultlib.FlipFlop_10
Compiling module xil_defaultlib.debouncer_0
Compiling module xil_defaultlib.FlipFlop_7
Compiling module xil_defaultlib.FlipFlop_8
Compiling module xil_defaultlib.debouncer_1
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.control_unit
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.FlipFlop_5
Compiling module xil_defaultlib.FlipFlop_6
Compiling module xil_defaultlib.debouncer_2
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.FlipFlop_4
Compiling module xil_defaultlib.debouncer_3
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_time_impl

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing/xsim.dir/top_module_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 22:43:27 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_time_impl -key {Post-Implementation:sim_1:Timing:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.520 ; gain = 3.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 22:43:51 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.953 ; gain = 0.000
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/btn_r} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_d} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_m} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_u} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0100001000000000 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
remove_forces { {/top_module/btn_u} }
add_force {/top_module/btn_u} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_u} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0001010000000000 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_u} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0000011011010001 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/sw} -radix bin {0000001000110010 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0000000111110010 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/sw} -radix bin {0000000001100010 0ns}
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0000101111011001 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.953 ; gain = 0.000
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix bin {1010110 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '1010110': Object size 1 does not match size of given value 1010110.
add_force {/top_module/btn_u} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {1010110000000000 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/u/q1} -radix hex {0 0ns}
run 10 ns
run 10 ns
remove_forces { {/top_module/u/q1} }
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_u} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/sw} -radix bin {0000001001100010 0ns}
add_force {/top_module/btn_l} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/prc/controller/fsm/btn_r} -radix hex {1 0ns}
add_force {/top_module/prc/controller/fsm/btn_l} -radix hex {0 0ns}
add_force {/top_module/r/q1} -radix hex {0 0ns}
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
remove_forces { {/top_module/r/q1} }
add_force {/top_module/r/q1} -radix hex {1 0ns}
run 10 ns
remove_forces { {/top_module/r/q1} }
add_force {/top_module/r/q1} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
remove_forces { {/top_module/r/q1} }
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/sw} -radix bin {0000000111110010 0ns}
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0000000001100010 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/prc/dp/data_mem/RAM[13]} -radix bin {1010 0ns}
add_force {/top_module/btn_r} -radix hex {0 0ns}
add_force {/top_module/sw} -radix bin {0000000001011101 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/prc/controller/fsm/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
remove_forces { {/top_module/prc/controller/btn_r} }
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 23:36:15 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/btn_r} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_d} -radix hex {0 0ns}
add_force {/top_module/btn_m} -radix hex {0 0ns}
add_force {/top_module/prc/dp/data_mem/RAM[13]} -radix bin {1010 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_u} -radix hex {1 0ns}
add_force {/top_module/sw} -radix bin {0101100 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
remove_forces { {/top_module/clk} {/top_module/btn_r} {/top_module/btn_l} {/top_module/btn_u} {/top_module/btn_d} {/top_module/btn_m} {/top_module/sw} {/top_module/a} {/top_module/b} {/top_module/result} {/top_module/remainder} {/top_module/dp} {/top_module/seg} {/top_module/an} {/top_module/activeState} {/top_module/count} {/top_module/clkOut} {/top_module/button_r} {/top_module/button_l} {/top_module/button_u} {/top_module/button_d} {/top_module/button_m} }
add_force {/top_module/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top_module/btn_d} -radix hex {0 0ns}
add_force {/top_module/btn_m} -radix hex {0 0ns}
add_force {/top_module/btn_u} -radix hex {0 0ns}
add_force {/top_module/btn_l} -radix hex {0 0ns}
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/sw} -radix bin {0000000000101101 0ns}
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/btn_r} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/prc/dp/rf/RAM[1]} -radix bin {1101 0ns}
add_force {/top_module/sw} -radix bin {0000001000011000 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/top_module/r/q1} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
remove_forces { {/top_module/r/q1} }
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 11 23:57:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Wed May 11 23:57:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:03:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:03:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register dp_mem_rd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dp_mem_rd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dp_mem_rd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:152]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dp_mem_rd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:152]
ERROR: [VRFC 10-1040] module controlfsm ignored due to previous errors [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:50]
INFO: [VRFC 10-311] analyzing module insturction_memory
ERROR: [VRFC 10-1040] module insturction_memory ignored due to previous errors [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:334]
INFO: [VRFC 10-311] analyzing module instruction_register
ERROR: [VRFC 10-1040] module instruction_register ignored due to previous errors [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:364]
INFO: [VRFC 10-311] analyzing module program_counter
ERROR: [VRFC 10-1040] module program_counter ignored due to previous errors [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:381]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0ce0ab8f070a44fb83b7025ca99c80eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port activeState [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.insturction_memory
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.controlfsm
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 00:08:16 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:08:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:08:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:10:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:10:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:20:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:20:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B03874A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:30:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:30:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:46:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:46:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 00:58:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 00:58:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B03874A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 01:05:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 01:05:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 01:11:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 01:11:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 01:34:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 01:34:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May 12 01:49:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/synth_1/runme.log
[Thu May 12 01:49:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/demo_project/demo_project.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/demo_project/demo_project.runs/impl_1/top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210183B03874A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 02:14:49 2022...
