<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_VGA_Slave</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_VGA_Slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c2554bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_VGA_Slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c2554bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>af6602dd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>VGA_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_G</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_HS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_VS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAM_WE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAM_WADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAM_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAM_RADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BRAM_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">18</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_divider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_VGA_Slave_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_172b760b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_VGA_Slave_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_divider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_VGA_Slave_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/data/AXI_VGA_Slave.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/data/AXI_VGA_Slave.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/src/AXI_VGA_Slave.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/src/AXI_VGA_Slave.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_VGA_Slave_v1_0/src/AXI_VGA_Slave_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_VGA_Slave_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">18</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_VGA_Slave_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_VGA_Slave_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-12-13T01:30:26Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5e59c5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729e9e05_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f846e5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2170b148_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19912a71_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d721dd5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bb6fd6_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b05d6cd_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a42cabb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690148d5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ad20c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a779d8_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3703de83_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb87eec_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348ae529_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e78b387_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21220bd4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784659fc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14899c65_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f371ce0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fa49de_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117e7175_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d6df4c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3493b812_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf0ca4a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607d4349_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec2f006_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d41b9ed_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456aa89a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252c6180_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f3941b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751f5818_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7b388d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d01727_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2e9c19_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8ae797_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ded54e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd93b06_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e750c25_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e338ea_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42238227_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7990f703_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a78a58_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cee6bec_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3925a3bf_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b550f56_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d30b6_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628021eb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf48b72_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae8ac63_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9a8f1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d376bb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ba8dbd_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fba495_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1b5c93_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2fa7c9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2677e1cc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39588d3f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cdec9d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295e5eb1_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208c9059_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ab0226_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92605ff_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae48749_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e198c69_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d78c2b5_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33af44c0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422d5753_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2006c0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3489f3a7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54953c1f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2d240b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184ec1c_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec34f6_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e765180_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfe1910_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265054eb_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8c526a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3088b46b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1ddde9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221130_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a00a6a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fb098f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cee1bc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad72dd7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f73a67_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b42de00_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3660ebe3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d85735_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9d06fa_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94ad60d_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353618a4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21391e4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4804478f_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202c80e9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104342a9_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4384b83b_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e033ece_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4860a241_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68901267_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cb0450_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad52932_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4866a6a4_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed89967_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a5294e_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4490a4dc_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f314699_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c91c6d0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e16376a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5702f2b0_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa1e6e3_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b3d7b7_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47837d1a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f01161a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef25902_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70135ae2_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abbb999_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aad9784_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4564a01_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc1b13a_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b615957_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260e6430_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d1a180_ARCHIVE_LOCATION">c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_Slave_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bfdb01b1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f46ea2cc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="59aeb7db"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ab798191"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
