$date
	Sun Jun 12 21:50:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module Register_tb $end
$var wire 32 ! data_Output [31:0] $end
$var wire 16 " data_Dirrecion [15:0] $end
$var reg 32 # data_Input [31:0] $end
$scope module registro $end
$var wire 32 $ dataInput [31:0] $end
$var reg 32 % contentRegister [31:0] $end
$var reg 32 & dataOutput [31:0] $end
$var reg 16 ' dirrOutput [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b10101100111011011100101011111110 !
b10101100111011011100101011111110 &
b10101100111011011100101011111110 %
b10101100111011011100101011111110 #
b10101100111011011100101011111110 $
#20
b11011110101011011011111011101111 !
b11011110101011011011111011101111 &
b11011110101011011011111011101111 %
b11011110101011011011111011101111 #
b11011110101011011011111011101111 $
#30
