// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/18/2017 12:57:16"

// 
// Device: Altera 5M570ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Div (
	A,
	B,
	clk,
	reset,
	start,
	LO,
	HI);
input 	[31:0] A;
input 	[31:0] B;
input 	clk;
input 	reset;
input 	start;
output 	[31:0] LO;
output 	[31:0] HI;

// Design Ports Information
// start	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LO[0]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[2]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[3]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[5]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[7]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[8]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[10]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[11]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[12]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[13]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[14]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[15]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[16]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[17]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[18]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[19]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[20]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[21]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[22]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[23]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[24]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[25]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[26]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[27]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[28]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[29]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[30]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[31]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[0]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[1]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[2]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[3]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[5]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[7]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[8]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[9]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[10]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[11]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[12]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[13]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[14]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[15]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[16]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[17]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[18]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[19]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[20]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[21]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[22]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[23]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[24]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[25]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[26]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[27]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[28]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[29]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[30]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[31]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[16]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[17]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[18]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[19]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[20]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[21]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[22]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[23]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[24]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[25]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[26]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[27]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[28]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[30]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[31]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[16]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[17]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[18]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[19]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[20]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[21]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[22]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[23]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[24]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[25]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[26]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[27]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[28]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[29]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[30]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[31]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \p1[8]~58_cout ;
wire \p1[8]~63_cout ;
wire \p1[8]~73_cout ;
wire \p1[8]~78_cout ;
wire \p1[8]~83_cout ;
wire \p1[8]~88_cout ;
wire \clk~combout ;
wire \reset~combout ;
wire \i[31]~54_combout ;
wire \i[1]~62 ;
wire \i[1]~62COUT1_90 ;
wire \i[2]~60 ;
wire \i[2]~60COUT1_92 ;
wire \i[3]~58 ;
wire \i[3]~58COUT1_94 ;
wire \i[4]~56 ;
wire \i[4]~56COUT1_96 ;
wire \i[5]~3 ;
wire \i[6]~5 ;
wire \i[6]~5COUT1_98 ;
wire \i[7]~7 ;
wire \i[7]~7COUT1_100 ;
wire \i[8]~9 ;
wire \i[8]~9COUT1_102 ;
wire \i[9]~11 ;
wire \i[9]~11COUT1_104 ;
wire \i[10]~13 ;
wire \i[11]~15 ;
wire \i[11]~15COUT1_106 ;
wire \i[12]~17 ;
wire \i[12]~17COUT1_108 ;
wire \i[13]~19 ;
wire \i[13]~19COUT1_110 ;
wire \i[14]~21 ;
wire \i[14]~21COUT1_112 ;
wire \i[15]~23 ;
wire \i[16]~25 ;
wire \i[16]~25COUT1_114 ;
wire \i[17]~27 ;
wire \i[17]~27COUT1_116 ;
wire \i[18]~29 ;
wire \i[18]~29COUT1_118 ;
wire \i[19]~31 ;
wire \i[19]~31COUT1_120 ;
wire \i[20]~33 ;
wire \i[21]~35 ;
wire \i[21]~35COUT1_122 ;
wire \i[22]~37 ;
wire \i[22]~37COUT1_124 ;
wire \i[23]~39 ;
wire \i[23]~39COUT1_126 ;
wire \LessThan0~5_combout ;
wire \i[24]~41 ;
wire \i[24]~41COUT1_128 ;
wire \i[25]~43 ;
wire \i[26]~45 ;
wire \i[26]~45COUT1_130 ;
wire \i[27]~47 ;
wire \i[27]~47COUT1_132 ;
wire \i[28]~49 ;
wire \i[28]~49COUT1_134 ;
wire \i[29]~51 ;
wire \i[29]~51COUT1_136 ;
wire \i[30]~53 ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \Add0~5_combout ;
wire \Add0~7 ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_186 ;
wire \Add0~15_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_188 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_190 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_192 ;
wire \Add0~30_combout ;
wire \Add0~32 ;
wire \Add0~35_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_194 ;
wire \Add0~40_combout ;
wire \Add0~42 ;
wire \Add0~42COUT1_196 ;
wire \Add0~45_combout ;
wire \p1[8]~93_cout ;
wire \p1[8]~88COUT0_134 ;
wire \p1[8]~88COUT1_135 ;
wire \p1[8]~83COUT0_137 ;
wire \p1[8]~83COUT1_138 ;
wire \p1[8]~78COUT0_140 ;
wire \p1[8]~78COUT1_141 ;
wire \p1[8]~73COUT0_143 ;
wire \p1[8]~73COUT1_144 ;
wire \p1[8]~68_cout ;
wire \p1[8]~63COUT0_146 ;
wire \p1[8]~63COUT1_147 ;
wire \p1[8]~58COUT0_149 ;
wire \p1[8]~58COUT1_150 ;
wire \Add0~47 ;
wire \Add0~47COUT1_198 ;
wire \Add0~50_combout ;
wire \p1[8]~1 ;
wire \p1[8]~1COUT1_152 ;
wire \Add0~52 ;
wire \Add0~52COUT1_200 ;
wire \Add0~55_combout ;
wire \p1[9]~3 ;
wire \p1[9]~3COUT1_154 ;
wire \Add0~57 ;
wire \Add0~60_combout ;
wire \p1[10]~5 ;
wire \Add0~62 ;
wire \Add0~62COUT1_202 ;
wire \Add0~65_combout ;
wire \p1[11]~7 ;
wire \p1[11]~7COUT1_156 ;
wire \Add0~67 ;
wire \Add0~67COUT1_204 ;
wire \Add0~70_combout ;
wire \p1[12]~9 ;
wire \p1[12]~9COUT1_158 ;
wire \Add0~72 ;
wire \Add0~72COUT1_206 ;
wire \Add0~75_combout ;
wire \p1[13]~11 ;
wire \p1[13]~11COUT1_160 ;
wire \Add0~77 ;
wire \Add0~77COUT1_208 ;
wire \Add0~80_combout ;
wire \p1[14]~13 ;
wire \p1[14]~13COUT1_162 ;
wire \Add0~82 ;
wire \Add0~85_combout ;
wire \p1[15]~15 ;
wire \Add0~87 ;
wire \Add0~87COUT1_210 ;
wire \Add0~90_combout ;
wire \p1[16]~17 ;
wire \p1[16]~17COUT1_164 ;
wire \Add0~92 ;
wire \Add0~92COUT1_212 ;
wire \Add0~95_combout ;
wire \p1[17]~19 ;
wire \p1[17]~19COUT1_166 ;
wire \Add0~97 ;
wire \Add0~97COUT1_214 ;
wire \Add0~100_combout ;
wire \p1[18]~21 ;
wire \p1[18]~21COUT1_168 ;
wire \Add0~102 ;
wire \Add0~102COUT1_216 ;
wire \Add0~105_combout ;
wire \p1[19]~23 ;
wire \p1[19]~23COUT1_170 ;
wire \Add0~107 ;
wire \Add0~110_combout ;
wire \p1[20]~25 ;
wire \Add0~112 ;
wire \Add0~112COUT1_218 ;
wire \Add0~115_combout ;
wire \p1[21]~27 ;
wire \p1[21]~27COUT1_172 ;
wire \Add0~117 ;
wire \Add0~117COUT1_220 ;
wire \Add0~120_combout ;
wire \p1[22]~29 ;
wire \p1[22]~29COUT1_174 ;
wire \Add0~122 ;
wire \Add0~122COUT1_222 ;
wire \Add0~125_combout ;
wire \p1[23]~31 ;
wire \p1[23]~31COUT1_176 ;
wire \Add0~127 ;
wire \Add0~127COUT1_224 ;
wire \Add0~130_combout ;
wire \p1[24]~33 ;
wire \p1[24]~33COUT1_178 ;
wire \Add0~132 ;
wire \Add0~135_combout ;
wire \p1[25]~35 ;
wire \Add0~137 ;
wire \Add0~137COUT1_226 ;
wire \Add0~140_combout ;
wire \p1[26]~37 ;
wire \p1[26]~37COUT1_180 ;
wire \Add0~142 ;
wire \Add0~142COUT1_228 ;
wire \Add0~145_combout ;
wire \p1[27]~39 ;
wire \p1[27]~39COUT1_182 ;
wire \Add0~147 ;
wire \Add0~147COUT1_230 ;
wire \Add0~150_combout ;
wire \p1[28]~41 ;
wire \p1[28]~41COUT1_184 ;
wire \Add0~152 ;
wire \Add0~152COUT1_232 ;
wire \Add0~155_combout ;
wire \p1[29]~43 ;
wire \p1[29]~43COUT1_186 ;
wire \Add0~157 ;
wire \Add0~0_combout ;
wire \LO[0]~0_combout ;
wire \LO[0]~reg0_regout ;
wire \LO[1]~reg0_regout ;
wire \LO[2]~reg0_regout ;
wire \LO[3]~reg0_regout ;
wire \LO[4]~reg0_regout ;
wire \LO[5]~reg0_regout ;
wire \LO[6]~reg0_regout ;
wire \LO[7]~reg0_regout ;
wire \LO[8]~reg0_regout ;
wire \LO[9]~reg0_regout ;
wire \LO[10]~reg0_regout ;
wire \LO[11]~reg0_regout ;
wire \LO[12]~reg0_regout ;
wire \LO[13]~reg0_regout ;
wire \LO[14]~reg0_regout ;
wire \LO[15]~reg0_regout ;
wire \LO[16]~reg0_regout ;
wire \LO[17]~reg0_regout ;
wire \LO[18]~reg0_regout ;
wire \LO[19]~reg0_regout ;
wire \LO[20]~reg0_regout ;
wire \LO[21]~reg0_regout ;
wire \LO[22]~reg0_regout ;
wire \LO[23]~reg0_regout ;
wire \LO[24]~reg0_regout ;
wire \LO[25]~reg0_regout ;
wire \LO[26]~reg0_regout ;
wire \LO[27]~reg0_regout ;
wire \LO[28]~reg0_regout ;
wire \LO[29]~reg0_regout ;
wire \LO[30]~reg0_regout ;
wire \LO[31]~reg0_regout ;
wire \HI[0]~reg0_regout ;
wire \HI[1]~reg0_regout ;
wire \HI[2]~reg0_regout ;
wire \HI[3]~reg0_regout ;
wire \HI[4]~reg0_regout ;
wire \HI[5]~reg0_regout ;
wire \HI[6]~reg0_regout ;
wire \HI[7]~reg0_regout ;
wire \HI[8]~reg0_regout ;
wire \HI[9]~reg0_regout ;
wire \HI[10]~reg0_regout ;
wire \HI[11]~reg0_regout ;
wire \HI[12]~reg0_regout ;
wire \HI[13]~reg0_regout ;
wire \HI[14]~reg0_regout ;
wire \HI[15]~reg0_regout ;
wire \HI[16]~reg0_regout ;
wire \HI[17]~reg0_regout ;
wire \HI[18]~reg0_regout ;
wire \HI[19]~reg0_regout ;
wire \HI[20]~reg0_regout ;
wire \HI[21]~reg0_regout ;
wire \HI[22]~reg0_regout ;
wire \HI[23]~reg0_regout ;
wire \HI[24]~reg0_regout ;
wire \HI[25]~reg0_regout ;
wire \HI[26]~reg0_regout ;
wire \HI[27]~reg0_regout ;
wire \HI[28]~reg0_regout ;
wire \HI[29]~reg0_regout ;
wire \HI[30]~reg0_regout ;
wire \~GND~combout ;
wire \p1[30]~45 ;
wire \HI[31]~reg0_regout ;
wire [32:0] p1;
wire [31:0] a1;
wire [31:0] b1;
wire [31:0] \A~combout ;
wire [31:0] \B~combout ;
wire [31:0] i;


// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [0]),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [29]),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \b1[29] (
// Equation(s):
// b1[29] = ((GLOBAL(\reset~combout ) & (\B~combout [29])) # (!GLOBAL(\reset~combout ) & ((b1[29]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [29]),
	.datac(b1[29]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[29]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[29] .lut_mask = "ccf0";
defparam \b1[29] .operation_mode = "normal";
defparam \b1[29] .output_mode = "comb_only";
defparam \b1[29] .register_cascade_mode = "off";
defparam \b1[29] .sum_lutc_input = "datac";
defparam \b1[29] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [28]),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \b1[28] (
// Equation(s):
// b1[28] = ((GLOBAL(\reset~combout ) & (\B~combout [28])) # (!GLOBAL(\reset~combout ) & ((b1[28]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [28]),
	.datac(b1[28]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[28]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[28] .lut_mask = "ccf0";
defparam \b1[28] .operation_mode = "normal";
defparam \b1[28] .output_mode = "comb_only";
defparam \b1[28] .register_cascade_mode = "off";
defparam \b1[28] .sum_lutc_input = "datac";
defparam \b1[28] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [27]),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \b1[27] (
// Equation(s):
// b1[27] = ((GLOBAL(\reset~combout ) & (\B~combout [27])) # (!GLOBAL(\reset~combout ) & ((b1[27]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [27]),
	.datac(b1[27]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[27]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[27] .lut_mask = "ccf0";
defparam \b1[27] .operation_mode = "normal";
defparam \b1[27] .output_mode = "comb_only";
defparam \b1[27] .register_cascade_mode = "off";
defparam \b1[27] .sum_lutc_input = "datac";
defparam \b1[27] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [26]),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \b1[26] (
// Equation(s):
// b1[26] = ((GLOBAL(\reset~combout ) & (\B~combout [26])) # (!GLOBAL(\reset~combout ) & ((b1[26]))))

	.clk(gnd),
	.dataa(\B~combout [26]),
	.datab(vcc),
	.datac(b1[26]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[26]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[26] .lut_mask = "aaf0";
defparam \b1[26] .operation_mode = "normal";
defparam \b1[26] .output_mode = "comb_only";
defparam \b1[26] .register_cascade_mode = "off";
defparam \b1[26] .sum_lutc_input = "datac";
defparam \b1[26] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [24]),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \b1[24] (
// Equation(s):
// b1[24] = ((GLOBAL(\reset~combout ) & ((\B~combout [24]))) # (!GLOBAL(\reset~combout ) & (b1[24])))

	.clk(gnd),
	.dataa(b1[24]),
	.datab(\B~combout [24]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[24]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[24] .lut_mask = "ccaa";
defparam \b1[24] .operation_mode = "normal";
defparam \b1[24] .output_mode = "comb_only";
defparam \b1[24] .register_cascade_mode = "off";
defparam \b1[24] .sum_lutc_input = "datac";
defparam \b1[24] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [23]),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \b1[23] (
// Equation(s):
// b1[23] = ((GLOBAL(\reset~combout ) & (\B~combout [23])) # (!GLOBAL(\reset~combout ) & ((b1[23]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [23]),
	.datac(b1[23]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[23]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[23] .lut_mask = "ccf0";
defparam \b1[23] .operation_mode = "normal";
defparam \b1[23] .output_mode = "comb_only";
defparam \b1[23] .register_cascade_mode = "off";
defparam \b1[23] .sum_lutc_input = "datac";
defparam \b1[23] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [22]),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \b1[22] (
// Equation(s):
// b1[22] = ((GLOBAL(\reset~combout ) & (\B~combout [22])) # (!GLOBAL(\reset~combout ) & ((b1[22]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [22]),
	.datac(b1[22]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[22]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[22] .lut_mask = "ccf0";
defparam \b1[22] .operation_mode = "normal";
defparam \b1[22] .output_mode = "comb_only";
defparam \b1[22] .register_cascade_mode = "off";
defparam \b1[22] .sum_lutc_input = "datac";
defparam \b1[22] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [20]),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \b1[20] (
// Equation(s):
// b1[20] = ((GLOBAL(\reset~combout ) & (\B~combout [20])) # (!GLOBAL(\reset~combout ) & ((b1[20]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [20]),
	.datac(b1[20]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[20]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[20] .lut_mask = "ccf0";
defparam \b1[20] .operation_mode = "normal";
defparam \b1[20] .output_mode = "comb_only";
defparam \b1[20] .register_cascade_mode = "off";
defparam \b1[20] .sum_lutc_input = "datac";
defparam \b1[20] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [19]),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \b1[19] (
// Equation(s):
// b1[19] = ((GLOBAL(\reset~combout ) & (\B~combout [19])) # (!GLOBAL(\reset~combout ) & ((b1[19]))))

	.clk(gnd),
	.dataa(\B~combout [19]),
	.datab(b1[19]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[19]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[19] .lut_mask = "aacc";
defparam \b1[19] .operation_mode = "normal";
defparam \b1[19] .output_mode = "comb_only";
defparam \b1[19] .register_cascade_mode = "off";
defparam \b1[19] .sum_lutc_input = "datac";
defparam \b1[19] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [16]),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \b1[16] (
// Equation(s):
// b1[16] = ((GLOBAL(\reset~combout ) & (\B~combout [16])) # (!GLOBAL(\reset~combout ) & ((b1[16]))))

	.clk(gnd),
	.dataa(\B~combout [16]),
	.datab(vcc),
	.datac(b1[16]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[16]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[16] .lut_mask = "aaf0";
defparam \b1[16] .operation_mode = "normal";
defparam \b1[16] .output_mode = "comb_only";
defparam \b1[16] .register_cascade_mode = "off";
defparam \b1[16] .sum_lutc_input = "datac";
defparam \b1[16] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [14]),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \b1[14] (
// Equation(s):
// b1[14] = ((GLOBAL(\reset~combout ) & (\B~combout [14])) # (!GLOBAL(\reset~combout ) & ((b1[14]))))

	.clk(gnd),
	.dataa(\B~combout [14]),
	.datab(vcc),
	.datac(b1[14]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[14] .lut_mask = "aaf0";
defparam \b1[14] .operation_mode = "normal";
defparam \b1[14] .output_mode = "comb_only";
defparam \b1[14] .register_cascade_mode = "off";
defparam \b1[14] .sum_lutc_input = "datac";
defparam \b1[14] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [13]),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \b1[13] (
// Equation(s):
// b1[13] = ((GLOBAL(\reset~combout ) & ((\B~combout [13]))) # (!GLOBAL(\reset~combout ) & (b1[13])))

	.clk(gnd),
	.dataa(b1[13]),
	.datab(\B~combout [13]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[13]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[13] .lut_mask = "ccaa";
defparam \b1[13] .operation_mode = "normal";
defparam \b1[13] .output_mode = "comb_only";
defparam \b1[13] .register_cascade_mode = "off";
defparam \b1[13] .sum_lutc_input = "datac";
defparam \b1[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [12]),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \b1[12] (
// Equation(s):
// b1[12] = ((GLOBAL(\reset~combout ) & (\B~combout [12])) # (!GLOBAL(\reset~combout ) & ((b1[12]))))

	.clk(gnd),
	.dataa(\B~combout [12]),
	.datab(b1[12]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[12] .lut_mask = "aacc";
defparam \b1[12] .operation_mode = "normal";
defparam \b1[12] .output_mode = "comb_only";
defparam \b1[12] .register_cascade_mode = "off";
defparam \b1[12] .sum_lutc_input = "datac";
defparam \b1[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [10]),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \b1[10] (
// Equation(s):
// b1[10] = ((GLOBAL(\reset~combout ) & (\B~combout [10])) # (!GLOBAL(\reset~combout ) & ((b1[10]))))

	.clk(gnd),
	.dataa(\B~combout [10]),
	.datab(b1[10]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[10] .lut_mask = "aacc";
defparam \b1[10] .operation_mode = "normal";
defparam \b1[10] .output_mode = "comb_only";
defparam \b1[10] .register_cascade_mode = "off";
defparam \b1[10] .sum_lutc_input = "datac";
defparam \b1[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [9]),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \b1[9] (
// Equation(s):
// b1[9] = ((GLOBAL(\reset~combout ) & ((\B~combout [9]))) # (!GLOBAL(\reset~combout ) & (b1[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(b1[9]),
	.datac(\B~combout [9]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[9] .lut_mask = "f0cc";
defparam \b1[9] .operation_mode = "normal";
defparam \b1[9] .output_mode = "comb_only";
defparam \b1[9] .register_cascade_mode = "off";
defparam \b1[9] .sum_lutc_input = "datac";
defparam \b1[9] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [8]),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \b1[8] (
// Equation(s):
// b1[8] = ((GLOBAL(\reset~combout ) & ((\B~combout [8]))) # (!GLOBAL(\reset~combout ) & (b1[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(b1[8]),
	.datac(\B~combout [8]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[8] .lut_mask = "f0cc";
defparam \b1[8] .operation_mode = "normal";
defparam \b1[8] .output_mode = "comb_only";
defparam \b1[8] .register_cascade_mode = "off";
defparam \b1[8] .sum_lutc_input = "datac";
defparam \b1[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [4]),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \b1[4] (
// Equation(s):
// b1[4] = ((GLOBAL(\reset~combout ) & (\B~combout [4])) # (!GLOBAL(\reset~combout ) & ((b1[4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [4]),
	.datac(b1[4]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[4] .lut_mask = "ccf0";
defparam \b1[4] .operation_mode = "normal";
defparam \b1[4] .output_mode = "comb_only";
defparam \b1[4] .register_cascade_mode = "off";
defparam \b1[4] .sum_lutc_input = "datac";
defparam \b1[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [3]),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \b1[3] (
// Equation(s):
// b1[3] = ((GLOBAL(\reset~combout ) & ((\B~combout [3]))) # (!GLOBAL(\reset~combout ) & (b1[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(b1[3]),
	.datac(\B~combout [3]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[3] .lut_mask = "f0cc";
defparam \b1[3] .operation_mode = "normal";
defparam \b1[3] .output_mode = "comb_only";
defparam \b1[3] .register_cascade_mode = "off";
defparam \b1[3] .sum_lutc_input = "datac";
defparam \b1[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [31]),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [30]),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [28]),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [27]),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [26]),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [25]),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [23]),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [22]),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [20]),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [18]),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [16]),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [15]),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [13]),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [11]),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [10]),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [8]),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [7]),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [6]),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [5]),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [4]),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [3]),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [1]),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \i[31]~54 (
// Equation(s):
// \i[31]~54_combout  = ((!\reset~combout  & ((\LessThan0~8_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i[31]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[31]~54 .lut_mask = "3300";
defparam \i[31]~54 .operation_mode = "normal";
defparam \i[31]~54 .output_mode = "comb_only";
defparam \i[31]~54 .register_cascade_mode = "off";
defparam \i[31]~54 .sum_lutc_input = "datac";
defparam \i[31]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \i[0] (
// Equation(s):
// i[0] = DFFEAS((i[0] $ (((!\reset~combout  & \LessThan0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(i[0]),
	.datad(\LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[0] .lut_mask = "a5f0";
defparam \i[0] .operation_mode = "normal";
defparam \i[0] .output_mode = "reg_only";
defparam \i[0] .register_cascade_mode = "off";
defparam \i[0] .sum_lutc_input = "datac";
defparam \i[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \i[1] (
// Equation(s):
// i[1] = DFFEAS(i[1] $ ((i[0])), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[1]~62  = CARRY((i[1] & (i[0])))
// \i[1]~62COUT1_90  = CARRY((i[1] & (i[0])))

	.clk(\clk~combout ),
	.dataa(i[1]),
	.datab(i[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[1]),
	.cout(),
	.cout0(\i[1]~62 ),
	.cout1(\i[1]~62COUT1_90 ));
// synopsys translate_off
defparam \i[1] .lut_mask = "6688";
defparam \i[1] .operation_mode = "arithmetic";
defparam \i[1] .output_mode = "reg_only";
defparam \i[1] .register_cascade_mode = "off";
defparam \i[1] .sum_lutc_input = "datac";
defparam \i[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \i[2] (
// Equation(s):
// i[2] = DFFEAS(i[2] $ ((((\i[1]~62 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[2]~60  = CARRY(((!\i[1]~62 )) # (!i[2]))
// \i[2]~60COUT1_92  = CARRY(((!\i[1]~62COUT1_90 )) # (!i[2]))

	.clk(\clk~combout ),
	.dataa(i[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(gnd),
	.cin0(\i[1]~62 ),
	.cin1(\i[1]~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[2]),
	.cout(),
	.cout0(\i[2]~60 ),
	.cout1(\i[2]~60COUT1_92 ));
// synopsys translate_off
defparam \i[2] .cin0_used = "true";
defparam \i[2] .cin1_used = "true";
defparam \i[2] .lut_mask = "5a5f";
defparam \i[2] .operation_mode = "arithmetic";
defparam \i[2] .output_mode = "reg_only";
defparam \i[2] .register_cascade_mode = "off";
defparam \i[2] .sum_lutc_input = "cin";
defparam \i[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \i[3] (
// Equation(s):
// i[3] = DFFEAS((i[3] $ ((!\i[2]~60 ))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[3]~58  = CARRY(((i[3] & !\i[2]~60 )))
// \i[3]~58COUT1_94  = CARRY(((i[3] & !\i[2]~60COUT1_92 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(gnd),
	.cin0(\i[2]~60 ),
	.cin1(\i[2]~60COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[3]),
	.cout(),
	.cout0(\i[3]~58 ),
	.cout1(\i[3]~58COUT1_94 ));
// synopsys translate_off
defparam \i[3] .cin0_used = "true";
defparam \i[3] .cin1_used = "true";
defparam \i[3] .lut_mask = "c30c";
defparam \i[3] .operation_mode = "arithmetic";
defparam \i[3] .output_mode = "reg_only";
defparam \i[3] .register_cascade_mode = "off";
defparam \i[3] .sum_lutc_input = "cin";
defparam \i[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \i[4] (
// Equation(s):
// i[4] = DFFEAS(i[4] $ ((((\i[3]~58 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[4]~56  = CARRY(((!\i[3]~58 )) # (!i[4]))
// \i[4]~56COUT1_96  = CARRY(((!\i[3]~58COUT1_94 )) # (!i[4]))

	.clk(\clk~combout ),
	.dataa(i[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(gnd),
	.cin0(\i[3]~58 ),
	.cin1(\i[3]~58COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[4]),
	.cout(),
	.cout0(\i[4]~56 ),
	.cout1(\i[4]~56COUT1_96 ));
// synopsys translate_off
defparam \i[4] .cin0_used = "true";
defparam \i[4] .cin1_used = "true";
defparam \i[4] .lut_mask = "5a5f";
defparam \i[4] .operation_mode = "arithmetic";
defparam \i[4] .output_mode = "reg_only";
defparam \i[4] .register_cascade_mode = "off";
defparam \i[4] .sum_lutc_input = "cin";
defparam \i[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \i[5] (
// Equation(s):
// i[5] = DFFEAS((i[5] $ ((!\i[4]~56 ))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[5]~3  = CARRY(((i[5] & !\i[4]~56COUT1_96 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(gnd),
	.cin0(\i[4]~56 ),
	.cin1(\i[4]~56COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[5]),
	.cout(\i[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[5] .cin0_used = "true";
defparam \i[5] .cin1_used = "true";
defparam \i[5] .lut_mask = "c30c";
defparam \i[5] .operation_mode = "arithmetic";
defparam \i[5] .output_mode = "reg_only";
defparam \i[5] .register_cascade_mode = "off";
defparam \i[5] .sum_lutc_input = "cin";
defparam \i[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \i[6] (
// Equation(s):
// i[6] = DFFEAS((i[6] $ ((\i[5]~3 ))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[6]~5  = CARRY(((!\i[5]~3 ) # (!i[6])))
// \i[6]~5COUT1_98  = CARRY(((!\i[5]~3 ) # (!i[6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[6]),
	.cout(),
	.cout0(\i[6]~5 ),
	.cout1(\i[6]~5COUT1_98 ));
// synopsys translate_off
defparam \i[6] .cin_used = "true";
defparam \i[6] .lut_mask = "3c3f";
defparam \i[6] .operation_mode = "arithmetic";
defparam \i[6] .output_mode = "reg_only";
defparam \i[6] .register_cascade_mode = "off";
defparam \i[6] .sum_lutc_input = "cin";
defparam \i[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \i[7] (
// Equation(s):
// i[7] = DFFEAS((i[7] $ ((!(!\i[5]~3  & \i[6]~5 ) # (\i[5]~3  & \i[6]~5COUT1_98 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[7]~7  = CARRY(((i[7] & !\i[6]~5 )))
// \i[7]~7COUT1_100  = CARRY(((i[7] & !\i[6]~5COUT1_98 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[5]~3 ),
	.cin0(\i[6]~5 ),
	.cin1(\i[6]~5COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[7]),
	.cout(),
	.cout0(\i[7]~7 ),
	.cout1(\i[7]~7COUT1_100 ));
// synopsys translate_off
defparam \i[7] .cin0_used = "true";
defparam \i[7] .cin1_used = "true";
defparam \i[7] .cin_used = "true";
defparam \i[7] .lut_mask = "c30c";
defparam \i[7] .operation_mode = "arithmetic";
defparam \i[7] .output_mode = "reg_only";
defparam \i[7] .register_cascade_mode = "off";
defparam \i[7] .sum_lutc_input = "cin";
defparam \i[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \i[8] (
// Equation(s):
// i[8] = DFFEAS((i[8] $ (((!\i[5]~3  & \i[7]~7 ) # (\i[5]~3  & \i[7]~7COUT1_100 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[8]~9  = CARRY(((!\i[7]~7 ) # (!i[8])))
// \i[8]~9COUT1_102  = CARRY(((!\i[7]~7COUT1_100 ) # (!i[8])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[5]~3 ),
	.cin0(\i[7]~7 ),
	.cin1(\i[7]~7COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[8]),
	.cout(),
	.cout0(\i[8]~9 ),
	.cout1(\i[8]~9COUT1_102 ));
// synopsys translate_off
defparam \i[8] .cin0_used = "true";
defparam \i[8] .cin1_used = "true";
defparam \i[8] .cin_used = "true";
defparam \i[8] .lut_mask = "3c3f";
defparam \i[8] .operation_mode = "arithmetic";
defparam \i[8] .output_mode = "reg_only";
defparam \i[8] .register_cascade_mode = "off";
defparam \i[8] .sum_lutc_input = "cin";
defparam \i[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \i[9] (
// Equation(s):
// i[9] = DFFEAS(i[9] $ ((((!(!\i[5]~3  & \i[8]~9 ) # (\i[5]~3  & \i[8]~9COUT1_102 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[9]~11  = CARRY((i[9] & ((!\i[8]~9 ))))
// \i[9]~11COUT1_104  = CARRY((i[9] & ((!\i[8]~9COUT1_102 ))))

	.clk(\clk~combout ),
	.dataa(i[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[5]~3 ),
	.cin0(\i[8]~9 ),
	.cin1(\i[8]~9COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[9]),
	.cout(),
	.cout0(\i[9]~11 ),
	.cout1(\i[9]~11COUT1_104 ));
// synopsys translate_off
defparam \i[9] .cin0_used = "true";
defparam \i[9] .cin1_used = "true";
defparam \i[9] .cin_used = "true";
defparam \i[9] .lut_mask = "a50a";
defparam \i[9] .operation_mode = "arithmetic";
defparam \i[9] .output_mode = "reg_only";
defparam \i[9] .register_cascade_mode = "off";
defparam \i[9] .sum_lutc_input = "cin";
defparam \i[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \i[10] (
// Equation(s):
// i[10] = DFFEAS(i[10] $ (((((!\i[5]~3  & \i[9]~11 ) # (\i[5]~3  & \i[9]~11COUT1_104 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[10]~13  = CARRY(((!\i[9]~11COUT1_104 )) # (!i[10]))

	.clk(\clk~combout ),
	.dataa(i[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[5]~3 ),
	.cin0(\i[9]~11 ),
	.cin1(\i[9]~11COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[10]),
	.cout(\i[10]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[10] .cin0_used = "true";
defparam \i[10] .cin1_used = "true";
defparam \i[10] .cin_used = "true";
defparam \i[10] .lut_mask = "5a5f";
defparam \i[10] .operation_mode = "arithmetic";
defparam \i[10] .output_mode = "reg_only";
defparam \i[10] .register_cascade_mode = "off";
defparam \i[10] .sum_lutc_input = "cin";
defparam \i[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \i[11] (
// Equation(s):
// i[11] = DFFEAS(i[11] $ ((((!\i[10]~13 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[11]~15  = CARRY((i[11] & ((!\i[10]~13 ))))
// \i[11]~15COUT1_106  = CARRY((i[11] & ((!\i[10]~13 ))))

	.clk(\clk~combout ),
	.dataa(i[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[10]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[11]),
	.cout(),
	.cout0(\i[11]~15 ),
	.cout1(\i[11]~15COUT1_106 ));
// synopsys translate_off
defparam \i[11] .cin_used = "true";
defparam \i[11] .lut_mask = "a50a";
defparam \i[11] .operation_mode = "arithmetic";
defparam \i[11] .output_mode = "reg_only";
defparam \i[11] .register_cascade_mode = "off";
defparam \i[11] .sum_lutc_input = "cin";
defparam \i[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \i[12] (
// Equation(s):
// i[12] = DFFEAS(i[12] $ (((((!\i[10]~13  & \i[11]~15 ) # (\i[10]~13  & \i[11]~15COUT1_106 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[12]~17  = CARRY(((!\i[11]~15 )) # (!i[12]))
// \i[12]~17COUT1_108  = CARRY(((!\i[11]~15COUT1_106 )) # (!i[12]))

	.clk(\clk~combout ),
	.dataa(i[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[10]~13 ),
	.cin0(\i[11]~15 ),
	.cin1(\i[11]~15COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[12]),
	.cout(),
	.cout0(\i[12]~17 ),
	.cout1(\i[12]~17COUT1_108 ));
// synopsys translate_off
defparam \i[12] .cin0_used = "true";
defparam \i[12] .cin1_used = "true";
defparam \i[12] .cin_used = "true";
defparam \i[12] .lut_mask = "5a5f";
defparam \i[12] .operation_mode = "arithmetic";
defparam \i[12] .output_mode = "reg_only";
defparam \i[12] .register_cascade_mode = "off";
defparam \i[12] .sum_lutc_input = "cin";
defparam \i[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \i[13] (
// Equation(s):
// i[13] = DFFEAS((i[13] $ ((!(!\i[10]~13  & \i[12]~17 ) # (\i[10]~13  & \i[12]~17COUT1_108 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[13]~19  = CARRY(((i[13] & !\i[12]~17 )))
// \i[13]~19COUT1_110  = CARRY(((i[13] & !\i[12]~17COUT1_108 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[10]~13 ),
	.cin0(\i[12]~17 ),
	.cin1(\i[12]~17COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[13]),
	.cout(),
	.cout0(\i[13]~19 ),
	.cout1(\i[13]~19COUT1_110 ));
// synopsys translate_off
defparam \i[13] .cin0_used = "true";
defparam \i[13] .cin1_used = "true";
defparam \i[13] .cin_used = "true";
defparam \i[13] .lut_mask = "c30c";
defparam \i[13] .operation_mode = "arithmetic";
defparam \i[13] .output_mode = "reg_only";
defparam \i[13] .register_cascade_mode = "off";
defparam \i[13] .sum_lutc_input = "cin";
defparam \i[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \i[14] (
// Equation(s):
// i[14] = DFFEAS(i[14] $ (((((!\i[10]~13  & \i[13]~19 ) # (\i[10]~13  & \i[13]~19COUT1_110 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[14]~21  = CARRY(((!\i[13]~19 )) # (!i[14]))
// \i[14]~21COUT1_112  = CARRY(((!\i[13]~19COUT1_110 )) # (!i[14]))

	.clk(\clk~combout ),
	.dataa(i[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[10]~13 ),
	.cin0(\i[13]~19 ),
	.cin1(\i[13]~19COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[14]),
	.cout(),
	.cout0(\i[14]~21 ),
	.cout1(\i[14]~21COUT1_112 ));
// synopsys translate_off
defparam \i[14] .cin0_used = "true";
defparam \i[14] .cin1_used = "true";
defparam \i[14] .cin_used = "true";
defparam \i[14] .lut_mask = "5a5f";
defparam \i[14] .operation_mode = "arithmetic";
defparam \i[14] .output_mode = "reg_only";
defparam \i[14] .register_cascade_mode = "off";
defparam \i[14] .sum_lutc_input = "cin";
defparam \i[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \i[15] (
// Equation(s):
// i[15] = DFFEAS((i[15] $ ((!(!\i[10]~13  & \i[14]~21 ) # (\i[10]~13  & \i[14]~21COUT1_112 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[15]~23  = CARRY(((i[15] & !\i[14]~21COUT1_112 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[10]~13 ),
	.cin0(\i[14]~21 ),
	.cin1(\i[14]~21COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[15]),
	.cout(\i[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[15] .cin0_used = "true";
defparam \i[15] .cin1_used = "true";
defparam \i[15] .cin_used = "true";
defparam \i[15] .lut_mask = "c30c";
defparam \i[15] .operation_mode = "arithmetic";
defparam \i[15] .output_mode = "reg_only";
defparam \i[15] .register_cascade_mode = "off";
defparam \i[15] .sum_lutc_input = "cin";
defparam \i[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \i[16] (
// Equation(s):
// i[16] = DFFEAS((i[16] $ ((\i[15]~23 ))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[16]~25  = CARRY(((!\i[15]~23 ) # (!i[16])))
// \i[16]~25COUT1_114  = CARRY(((!\i[15]~23 ) # (!i[16])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[16]),
	.cout(),
	.cout0(\i[16]~25 ),
	.cout1(\i[16]~25COUT1_114 ));
// synopsys translate_off
defparam \i[16] .cin_used = "true";
defparam \i[16] .lut_mask = "3c3f";
defparam \i[16] .operation_mode = "arithmetic";
defparam \i[16] .output_mode = "reg_only";
defparam \i[16] .register_cascade_mode = "off";
defparam \i[16] .sum_lutc_input = "cin";
defparam \i[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \i[17] (
// Equation(s):
// i[17] = DFFEAS((i[17] $ ((!(!\i[15]~23  & \i[16]~25 ) # (\i[15]~23  & \i[16]~25COUT1_114 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[17]~27  = CARRY(((i[17] & !\i[16]~25 )))
// \i[17]~27COUT1_116  = CARRY(((i[17] & !\i[16]~25COUT1_114 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[15]~23 ),
	.cin0(\i[16]~25 ),
	.cin1(\i[16]~25COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[17]),
	.cout(),
	.cout0(\i[17]~27 ),
	.cout1(\i[17]~27COUT1_116 ));
// synopsys translate_off
defparam \i[17] .cin0_used = "true";
defparam \i[17] .cin1_used = "true";
defparam \i[17] .cin_used = "true";
defparam \i[17] .lut_mask = "c30c";
defparam \i[17] .operation_mode = "arithmetic";
defparam \i[17] .output_mode = "reg_only";
defparam \i[17] .register_cascade_mode = "off";
defparam \i[17] .sum_lutc_input = "cin";
defparam \i[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \i[18] (
// Equation(s):
// i[18] = DFFEAS((i[18] $ (((!\i[15]~23  & \i[17]~27 ) # (\i[15]~23  & \i[17]~27COUT1_116 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[18]~29  = CARRY(((!\i[17]~27 ) # (!i[18])))
// \i[18]~29COUT1_118  = CARRY(((!\i[17]~27COUT1_116 ) # (!i[18])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[15]~23 ),
	.cin0(\i[17]~27 ),
	.cin1(\i[17]~27COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[18]),
	.cout(),
	.cout0(\i[18]~29 ),
	.cout1(\i[18]~29COUT1_118 ));
// synopsys translate_off
defparam \i[18] .cin0_used = "true";
defparam \i[18] .cin1_used = "true";
defparam \i[18] .cin_used = "true";
defparam \i[18] .lut_mask = "3c3f";
defparam \i[18] .operation_mode = "arithmetic";
defparam \i[18] .output_mode = "reg_only";
defparam \i[18] .register_cascade_mode = "off";
defparam \i[18] .sum_lutc_input = "cin";
defparam \i[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \i[19] (
// Equation(s):
// i[19] = DFFEAS(i[19] $ ((((!(!\i[15]~23  & \i[18]~29 ) # (\i[15]~23  & \i[18]~29COUT1_118 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[19]~31  = CARRY((i[19] & ((!\i[18]~29 ))))
// \i[19]~31COUT1_120  = CARRY((i[19] & ((!\i[18]~29COUT1_118 ))))

	.clk(\clk~combout ),
	.dataa(i[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[15]~23 ),
	.cin0(\i[18]~29 ),
	.cin1(\i[18]~29COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[19]),
	.cout(),
	.cout0(\i[19]~31 ),
	.cout1(\i[19]~31COUT1_120 ));
// synopsys translate_off
defparam \i[19] .cin0_used = "true";
defparam \i[19] .cin1_used = "true";
defparam \i[19] .cin_used = "true";
defparam \i[19] .lut_mask = "a50a";
defparam \i[19] .operation_mode = "arithmetic";
defparam \i[19] .output_mode = "reg_only";
defparam \i[19] .register_cascade_mode = "off";
defparam \i[19] .sum_lutc_input = "cin";
defparam \i[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \i[20] (
// Equation(s):
// i[20] = DFFEAS(i[20] $ (((((!\i[15]~23  & \i[19]~31 ) # (\i[15]~23  & \i[19]~31COUT1_120 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[20]~33  = CARRY(((!\i[19]~31COUT1_120 )) # (!i[20]))

	.clk(\clk~combout ),
	.dataa(i[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[15]~23 ),
	.cin0(\i[19]~31 ),
	.cin1(\i[19]~31COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[20]),
	.cout(\i[20]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[20] .cin0_used = "true";
defparam \i[20] .cin1_used = "true";
defparam \i[20] .cin_used = "true";
defparam \i[20] .lut_mask = "5a5f";
defparam \i[20] .operation_mode = "arithmetic";
defparam \i[20] .output_mode = "reg_only";
defparam \i[20] .register_cascade_mode = "off";
defparam \i[20] .sum_lutc_input = "cin";
defparam \i[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \i[21] (
// Equation(s):
// i[21] = DFFEAS(i[21] $ ((((!\i[20]~33 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[21]~35  = CARRY((i[21] & ((!\i[20]~33 ))))
// \i[21]~35COUT1_122  = CARRY((i[21] & ((!\i[20]~33 ))))

	.clk(\clk~combout ),
	.dataa(i[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[20]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[21]),
	.cout(),
	.cout0(\i[21]~35 ),
	.cout1(\i[21]~35COUT1_122 ));
// synopsys translate_off
defparam \i[21] .cin_used = "true";
defparam \i[21] .lut_mask = "a50a";
defparam \i[21] .operation_mode = "arithmetic";
defparam \i[21] .output_mode = "reg_only";
defparam \i[21] .register_cascade_mode = "off";
defparam \i[21] .sum_lutc_input = "cin";
defparam \i[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \i[22] (
// Equation(s):
// i[22] = DFFEAS(i[22] $ (((((!\i[20]~33  & \i[21]~35 ) # (\i[20]~33  & \i[21]~35COUT1_122 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[22]~37  = CARRY(((!\i[21]~35 )) # (!i[22]))
// \i[22]~37COUT1_124  = CARRY(((!\i[21]~35COUT1_122 )) # (!i[22]))

	.clk(\clk~combout ),
	.dataa(i[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[20]~33 ),
	.cin0(\i[21]~35 ),
	.cin1(\i[21]~35COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[22]),
	.cout(),
	.cout0(\i[22]~37 ),
	.cout1(\i[22]~37COUT1_124 ));
// synopsys translate_off
defparam \i[22] .cin0_used = "true";
defparam \i[22] .cin1_used = "true";
defparam \i[22] .cin_used = "true";
defparam \i[22] .lut_mask = "5a5f";
defparam \i[22] .operation_mode = "arithmetic";
defparam \i[22] .output_mode = "reg_only";
defparam \i[22] .register_cascade_mode = "off";
defparam \i[22] .sum_lutc_input = "cin";
defparam \i[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \i[23] (
// Equation(s):
// i[23] = DFFEAS((i[23] $ ((!(!\i[20]~33  & \i[22]~37 ) # (\i[20]~33  & \i[22]~37COUT1_124 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[23]~39  = CARRY(((i[23] & !\i[22]~37 )))
// \i[23]~39COUT1_126  = CARRY(((i[23] & !\i[22]~37COUT1_124 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[20]~33 ),
	.cin0(\i[22]~37 ),
	.cin1(\i[22]~37COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[23]),
	.cout(),
	.cout0(\i[23]~39 ),
	.cout1(\i[23]~39COUT1_126 ));
// synopsys translate_off
defparam \i[23] .cin0_used = "true";
defparam \i[23] .cin1_used = "true";
defparam \i[23] .cin_used = "true";
defparam \i[23] .lut_mask = "c30c";
defparam \i[23] .operation_mode = "arithmetic";
defparam \i[23] .output_mode = "reg_only";
defparam \i[23] .register_cascade_mode = "off";
defparam \i[23] .sum_lutc_input = "cin";
defparam \i[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \i[24] (
// Equation(s):
// i[24] = DFFEAS(i[24] $ (((((!\i[20]~33  & \i[23]~39 ) # (\i[20]~33  & \i[23]~39COUT1_126 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[24]~41  = CARRY(((!\i[23]~39 )) # (!i[24]))
// \i[24]~41COUT1_128  = CARRY(((!\i[23]~39COUT1_126 )) # (!i[24]))

	.clk(\clk~combout ),
	.dataa(i[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[20]~33 ),
	.cin0(\i[23]~39 ),
	.cin1(\i[23]~39COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[24]),
	.cout(),
	.cout0(\i[24]~41 ),
	.cout1(\i[24]~41COUT1_128 ));
// synopsys translate_off
defparam \i[24] .cin0_used = "true";
defparam \i[24] .cin1_used = "true";
defparam \i[24] .cin_used = "true";
defparam \i[24] .lut_mask = "5a5f";
defparam \i[24] .operation_mode = "arithmetic";
defparam \i[24] .output_mode = "reg_only";
defparam \i[24] .register_cascade_mode = "off";
defparam \i[24] .sum_lutc_input = "cin";
defparam \i[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!i[24] & (!i[21] & (!i[23] & !i[22])))

	.clk(gnd),
	.dataa(i[24]),
	.datab(i[21]),
	.datac(i[23]),
	.datad(i[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = "0001";
defparam \LessThan0~5 .operation_mode = "normal";
defparam \LessThan0~5 .output_mode = "comb_only";
defparam \LessThan0~5 .register_cascade_mode = "off";
defparam \LessThan0~5 .sum_lutc_input = "datac";
defparam \LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \i[25] (
// Equation(s):
// i[25] = DFFEAS((i[25] $ ((!(!\i[20]~33  & \i[24]~41 ) # (\i[20]~33  & \i[24]~41COUT1_128 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[25]~43  = CARRY(((i[25] & !\i[24]~41COUT1_128 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[20]~33 ),
	.cin0(\i[24]~41 ),
	.cin1(\i[24]~41COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[25]),
	.cout(\i[25]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[25] .cin0_used = "true";
defparam \i[25] .cin1_used = "true";
defparam \i[25] .cin_used = "true";
defparam \i[25] .lut_mask = "c30c";
defparam \i[25] .operation_mode = "arithmetic";
defparam \i[25] .output_mode = "reg_only";
defparam \i[25] .register_cascade_mode = "off";
defparam \i[25] .sum_lutc_input = "cin";
defparam \i[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \i[26] (
// Equation(s):
// i[26] = DFFEAS((i[26] $ ((\i[25]~43 ))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[26]~45  = CARRY(((!\i[25]~43 ) # (!i[26])))
// \i[26]~45COUT1_130  = CARRY(((!\i[25]~43 ) # (!i[26])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[25]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[26]),
	.cout(),
	.cout0(\i[26]~45 ),
	.cout1(\i[26]~45COUT1_130 ));
// synopsys translate_off
defparam \i[26] .cin_used = "true";
defparam \i[26] .lut_mask = "3c3f";
defparam \i[26] .operation_mode = "arithmetic";
defparam \i[26] .output_mode = "reg_only";
defparam \i[26] .register_cascade_mode = "off";
defparam \i[26] .sum_lutc_input = "cin";
defparam \i[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \i[27] (
// Equation(s):
// i[27] = DFFEAS((i[27] $ ((!(!\i[25]~43  & \i[26]~45 ) # (\i[25]~43  & \i[26]~45COUT1_130 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[27]~47  = CARRY(((i[27] & !\i[26]~45 )))
// \i[27]~47COUT1_132  = CARRY(((i[27] & !\i[26]~45COUT1_130 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[25]~43 ),
	.cin0(\i[26]~45 ),
	.cin1(\i[26]~45COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[27]),
	.cout(),
	.cout0(\i[27]~47 ),
	.cout1(\i[27]~47COUT1_132 ));
// synopsys translate_off
defparam \i[27] .cin0_used = "true";
defparam \i[27] .cin1_used = "true";
defparam \i[27] .cin_used = "true";
defparam \i[27] .lut_mask = "c30c";
defparam \i[27] .operation_mode = "arithmetic";
defparam \i[27] .output_mode = "reg_only";
defparam \i[27] .register_cascade_mode = "off";
defparam \i[27] .sum_lutc_input = "cin";
defparam \i[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \i[28] (
// Equation(s):
// i[28] = DFFEAS((i[28] $ (((!\i[25]~43  & \i[27]~47 ) # (\i[25]~43  & \i[27]~47COUT1_132 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[28]~49  = CARRY(((!\i[27]~47 ) # (!i[28])))
// \i[28]~49COUT1_134  = CARRY(((!\i[27]~47COUT1_132 ) # (!i[28])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(i[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[25]~43 ),
	.cin0(\i[27]~47 ),
	.cin1(\i[27]~47COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[28]),
	.cout(),
	.cout0(\i[28]~49 ),
	.cout1(\i[28]~49COUT1_134 ));
// synopsys translate_off
defparam \i[28] .cin0_used = "true";
defparam \i[28] .cin1_used = "true";
defparam \i[28] .cin_used = "true";
defparam \i[28] .lut_mask = "3c3f";
defparam \i[28] .operation_mode = "arithmetic";
defparam \i[28] .output_mode = "reg_only";
defparam \i[28] .register_cascade_mode = "off";
defparam \i[28] .sum_lutc_input = "cin";
defparam \i[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \i[29] (
// Equation(s):
// i[29] = DFFEAS(i[29] $ ((((!(!\i[25]~43  & \i[28]~49 ) # (\i[25]~43  & \i[28]~49COUT1_134 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[29]~51  = CARRY((i[29] & ((!\i[28]~49 ))))
// \i[29]~51COUT1_136  = CARRY((i[29] & ((!\i[28]~49COUT1_134 ))))

	.clk(\clk~combout ),
	.dataa(i[29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[25]~43 ),
	.cin0(\i[28]~49 ),
	.cin1(\i[28]~49COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[29]),
	.cout(),
	.cout0(\i[29]~51 ),
	.cout1(\i[29]~51COUT1_136 ));
// synopsys translate_off
defparam \i[29] .cin0_used = "true";
defparam \i[29] .cin1_used = "true";
defparam \i[29] .cin_used = "true";
defparam \i[29] .lut_mask = "a50a";
defparam \i[29] .operation_mode = "arithmetic";
defparam \i[29] .output_mode = "reg_only";
defparam \i[29] .register_cascade_mode = "off";
defparam \i[29] .sum_lutc_input = "cin";
defparam \i[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \i[30] (
// Equation(s):
// i[30] = DFFEAS(i[30] $ (((((!\i[25]~43  & \i[29]~51 ) # (\i[25]~43  & \i[29]~51COUT1_136 ))))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )
// \i[30]~53  = CARRY(((!\i[29]~51COUT1_136 )) # (!i[30]))

	.clk(\clk~combout ),
	.dataa(i[30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[25]~43 ),
	.cin0(\i[29]~51 ),
	.cin1(\i[29]~51COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[30]),
	.cout(\i[30]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[30] .cin0_used = "true";
defparam \i[30] .cin1_used = "true";
defparam \i[30] .cin_used = "true";
defparam \i[30] .lut_mask = "5a5f";
defparam \i[30] .operation_mode = "arithmetic";
defparam \i[30] .output_mode = "reg_only";
defparam \i[30] .register_cascade_mode = "off";
defparam \i[30] .sum_lutc_input = "cin";
defparam \i[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \i[31] (
// Equation(s):
// i[31] = DFFEAS(i[31] $ ((((!\i[30]~53 )))), GLOBAL(\clk~combout ), VCC, , \i[31]~54_combout , , , , )

	.clk(\clk~combout ),
	.dataa(i[31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i[31]~54_combout ),
	.cin(\i[30]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(i[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[31] .cin_used = "true";
defparam \i[31] .lut_mask = "a5a5";
defparam \i[31] .operation_mode = "normal";
defparam \i[31] .output_mode = "reg_only";
defparam \i[31] .register_cascade_mode = "off";
defparam \i[31] .sum_lutc_input = "cin";
defparam \i[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!i[7] & (!i[8] & (!i[6] & !i[5])))

	.clk(gnd),
	.dataa(i[7]),
	.datab(i[8]),
	.datac(i[6]),
	.datad(i[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "0001";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!i[12] & (!i[11] & (!i[9] & !i[10])))

	.clk(gnd),
	.dataa(i[12]),
	.datab(i[11]),
	.datac(i[9]),
	.datad(i[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0001";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!i[13] & (!i[15] & (!i[16] & !i[14])))

	.clk(gnd),
	.dataa(i[13]),
	.datab(i[15]),
	.datac(i[16]),
	.datad(i[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "0001";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxv_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!i[17] & (!i[19] & (!i[18] & !i[20])))

	.clk(gnd),
	.dataa(i[17]),
	.datab(i[19]),
	.datac(i[18]),
	.datad(i[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "0001";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~0_combout  & (\LessThan0~1_combout  & (\LessThan0~2_combout  & \LessThan0~3_combout )))

	.clk(gnd),
	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = "8000";
defparam \LessThan0~4 .operation_mode = "normal";
defparam \LessThan0~4 .output_mode = "comb_only";
defparam \LessThan0~4 .register_cascade_mode = "off";
defparam \LessThan0~4 .sum_lutc_input = "datac";
defparam \LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!i[25] & (!i[28] & (!i[26] & !i[27])))

	.clk(gnd),
	.dataa(i[25]),
	.datab(i[28]),
	.datac(i[26]),
	.datad(i[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = "0001";
defparam \LessThan0~6 .operation_mode = "normal";
defparam \LessThan0~6 .output_mode = "comb_only";
defparam \LessThan0~6 .register_cascade_mode = "off";
defparam \LessThan0~6 .sum_lutc_input = "datac";
defparam \LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!i[29] & (((!i[30] & \LessThan0~6_combout ))))

	.clk(gnd),
	.dataa(i[29]),
	.datab(vcc),
	.datac(i[30]),
	.datad(\LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = "0500";
defparam \LessThan0~7 .operation_mode = "normal";
defparam \LessThan0~7 .output_mode = "comb_only";
defparam \LessThan0~7 .register_cascade_mode = "off";
defparam \LessThan0~7 .sum_lutc_input = "datac";
defparam \LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (i[31]) # ((\LessThan0~5_combout  & (\LessThan0~4_combout  & \LessThan0~7_combout )))

	.clk(gnd),
	.dataa(\LessThan0~5_combout ),
	.datab(i[31]),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = "eccc";
defparam \LessThan0~8 .operation_mode = "normal";
defparam \LessThan0~8 .output_mode = "comb_only";
defparam \LessThan0~8 .register_cascade_mode = "off";
defparam \LessThan0~8 .sum_lutc_input = "datac";
defparam \LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxv_lcell \a1[1] (
// Equation(s):
// a1[1] = DFFEAS((((a1[0]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [1], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [1]),
	.datad(a1[0]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[1] .lut_mask = "ff00";
defparam \a1[1] .operation_mode = "normal";
defparam \a1[1] .output_mode = "reg_only";
defparam \a1[1] .register_cascade_mode = "off";
defparam \a1[1] .sum_lutc_input = "datac";
defparam \a1[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [2]),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxv_lcell \a1[2] (
// Equation(s):
// a1[2] = DFFEAS((a1[1]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [2], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[1]),
	.datab(vcc),
	.datac(\A~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[2] .lut_mask = "aaaa";
defparam \a1[2] .operation_mode = "normal";
defparam \a1[2] .output_mode = "reg_only";
defparam \a1[2] .register_cascade_mode = "off";
defparam \a1[2] .sum_lutc_input = "datac";
defparam \a1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxv_lcell \a1[3] (
// Equation(s):
// a1[3] = DFFEAS((((a1[2]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [3], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [3]),
	.datad(a1[2]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[3] .lut_mask = "ff00";
defparam \a1[3] .operation_mode = "normal";
defparam \a1[3] .output_mode = "reg_only";
defparam \a1[3] .register_cascade_mode = "off";
defparam \a1[3] .sum_lutc_input = "datac";
defparam \a1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxv_lcell \a1[4] (
// Equation(s):
// a1[4] = DFFEAS((((a1[3]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [4], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [4]),
	.datad(a1[3]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[4] .lut_mask = "ff00";
defparam \a1[4] .operation_mode = "normal";
defparam \a1[4] .output_mode = "reg_only";
defparam \a1[4] .register_cascade_mode = "off";
defparam \a1[4] .sum_lutc_input = "datac";
defparam \a1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxv_lcell \a1[5] (
// Equation(s):
// a1[5] = DFFEAS((((a1[4]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [5], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [5]),
	.datad(a1[4]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[5] .lut_mask = "ff00";
defparam \a1[5] .operation_mode = "normal";
defparam \a1[5] .output_mode = "reg_only";
defparam \a1[5] .register_cascade_mode = "off";
defparam \a1[5] .sum_lutc_input = "datac";
defparam \a1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxv_lcell \a1[6] (
// Equation(s):
// a1[6] = DFFEAS((((a1[5]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [6], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [6]),
	.datad(a1[5]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[6] .lut_mask = "ff00";
defparam \a1[6] .operation_mode = "normal";
defparam \a1[6] .output_mode = "reg_only";
defparam \a1[6] .register_cascade_mode = "off";
defparam \a1[6] .sum_lutc_input = "datac";
defparam \a1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \a1[7] (
// Equation(s):
// a1[7] = DFFEAS((((a1[6]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [7], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [7]),
	.datad(a1[6]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[7] .lut_mask = "ff00";
defparam \a1[7] .operation_mode = "normal";
defparam \a1[7] .output_mode = "reg_only";
defparam \a1[7] .register_cascade_mode = "off";
defparam \a1[7] .sum_lutc_input = "datac";
defparam \a1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \a1[8] (
// Equation(s):
// a1[8] = DFFEAS((((a1[7]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [8], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [8]),
	.datad(a1[7]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[8] .lut_mask = "ff00";
defparam \a1[8] .operation_mode = "normal";
defparam \a1[8] .output_mode = "reg_only";
defparam \a1[8] .register_cascade_mode = "off";
defparam \a1[8] .sum_lutc_input = "datac";
defparam \a1[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [9]),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \a1[9] (
// Equation(s):
// a1[9] = DFFEAS((a1[8]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [9], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[8]),
	.datab(vcc),
	.datac(\A~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[9] .lut_mask = "aaaa";
defparam \a1[9] .operation_mode = "normal";
defparam \a1[9] .output_mode = "reg_only";
defparam \a1[9] .register_cascade_mode = "off";
defparam \a1[9] .sum_lutc_input = "datac";
defparam \a1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \a1[10] (
// Equation(s):
// a1[10] = DFFEAS((((a1[9]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [10], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [10]),
	.datad(a1[9]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[10] .lut_mask = "ff00";
defparam \a1[10] .operation_mode = "normal";
defparam \a1[10] .output_mode = "reg_only";
defparam \a1[10] .register_cascade_mode = "off";
defparam \a1[10] .sum_lutc_input = "datac";
defparam \a1[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \a1[11] (
// Equation(s):
// a1[11] = DFFEAS((((a1[10]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [11], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [11]),
	.datad(a1[10]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[11] .lut_mask = "ff00";
defparam \a1[11] .operation_mode = "normal";
defparam \a1[11] .output_mode = "reg_only";
defparam \a1[11] .register_cascade_mode = "off";
defparam \a1[11] .sum_lutc_input = "datac";
defparam \a1[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [12]),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxv_lcell \a1[12] (
// Equation(s):
// a1[12] = DFFEAS(((a1[11])), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [12], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(a1[11]),
	.datac(\A~combout [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[12] .lut_mask = "cccc";
defparam \a1[12] .operation_mode = "normal";
defparam \a1[12] .output_mode = "reg_only";
defparam \a1[12] .register_cascade_mode = "off";
defparam \a1[12] .sum_lutc_input = "datac";
defparam \a1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxv_lcell \a1[13] (
// Equation(s):
// a1[13] = DFFEAS((((a1[12]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [13], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [13]),
	.datad(a1[12]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[13] .lut_mask = "ff00";
defparam \a1[13] .operation_mode = "normal";
defparam \a1[13] .output_mode = "reg_only";
defparam \a1[13] .register_cascade_mode = "off";
defparam \a1[13] .sum_lutc_input = "datac";
defparam \a1[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [14]),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \a1[14] (
// Equation(s):
// a1[14] = DFFEAS((a1[13]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [14], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[13]),
	.datab(vcc),
	.datac(\A~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[14] .lut_mask = "aaaa";
defparam \a1[14] .operation_mode = "normal";
defparam \a1[14] .output_mode = "reg_only";
defparam \a1[14] .register_cascade_mode = "off";
defparam \a1[14] .sum_lutc_input = "datac";
defparam \a1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \a1[15] (
// Equation(s):
// a1[15] = DFFEAS((((a1[14]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [15], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [15]),
	.datad(a1[14]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[15] .lut_mask = "ff00";
defparam \a1[15] .operation_mode = "normal";
defparam \a1[15] .output_mode = "reg_only";
defparam \a1[15] .register_cascade_mode = "off";
defparam \a1[15] .sum_lutc_input = "datac";
defparam \a1[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \a1[16] (
// Equation(s):
// a1[16] = DFFEAS((((a1[15]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [16], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [16]),
	.datad(a1[15]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[16] .lut_mask = "ff00";
defparam \a1[16] .operation_mode = "normal";
defparam \a1[16] .output_mode = "reg_only";
defparam \a1[16] .register_cascade_mode = "off";
defparam \a1[16] .sum_lutc_input = "datac";
defparam \a1[16] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [17]),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \a1[17] (
// Equation(s):
// a1[17] = DFFEAS((a1[16]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [17], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[16]),
	.datab(vcc),
	.datac(\A~combout [17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[17] .lut_mask = "aaaa";
defparam \a1[17] .operation_mode = "normal";
defparam \a1[17] .output_mode = "reg_only";
defparam \a1[17] .register_cascade_mode = "off";
defparam \a1[17] .sum_lutc_input = "datac";
defparam \a1[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxv_lcell \a1[18] (
// Equation(s):
// a1[18] = DFFEAS((((a1[17]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [18], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [18]),
	.datad(a1[17]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[18] .lut_mask = "ff00";
defparam \a1[18] .operation_mode = "normal";
defparam \a1[18] .output_mode = "reg_only";
defparam \a1[18] .register_cascade_mode = "off";
defparam \a1[18] .sum_lutc_input = "datac";
defparam \a1[18] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [19]),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \a1[19] (
// Equation(s):
// a1[19] = DFFEAS(((a1[18])), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [19], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(a1[18]),
	.datac(\A~combout [19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[19] .lut_mask = "cccc";
defparam \a1[19] .operation_mode = "normal";
defparam \a1[19] .output_mode = "reg_only";
defparam \a1[19] .register_cascade_mode = "off";
defparam \a1[19] .sum_lutc_input = "datac";
defparam \a1[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \a1[20] (
// Equation(s):
// a1[20] = DFFEAS((((a1[19]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [20], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [20]),
	.datad(a1[19]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[20] .lut_mask = "ff00";
defparam \a1[20] .operation_mode = "normal";
defparam \a1[20] .output_mode = "reg_only";
defparam \a1[20] .register_cascade_mode = "off";
defparam \a1[20] .sum_lutc_input = "datac";
defparam \a1[20] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [21]),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \a1[21] (
// Equation(s):
// a1[21] = DFFEAS((a1[20]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [21], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[20]),
	.datab(vcc),
	.datac(\A~combout [21]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[21] .lut_mask = "aaaa";
defparam \a1[21] .operation_mode = "normal";
defparam \a1[21] .output_mode = "reg_only";
defparam \a1[21] .register_cascade_mode = "off";
defparam \a1[21] .sum_lutc_input = "datac";
defparam \a1[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \a1[22] (
// Equation(s):
// a1[22] = DFFEAS((((a1[21]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [22], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [22]),
	.datad(a1[21]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[22] .lut_mask = "ff00";
defparam \a1[22] .operation_mode = "normal";
defparam \a1[22] .output_mode = "reg_only";
defparam \a1[22] .register_cascade_mode = "off";
defparam \a1[22] .sum_lutc_input = "datac";
defparam \a1[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \a1[23] (
// Equation(s):
// a1[23] = DFFEAS((((a1[22]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [23], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [23]),
	.datad(a1[22]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[23] .lut_mask = "ff00";
defparam \a1[23] .operation_mode = "normal";
defparam \a1[23] .output_mode = "reg_only";
defparam \a1[23] .register_cascade_mode = "off";
defparam \a1[23] .sum_lutc_input = "datac";
defparam \a1[23] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [24]),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \a1[24] (
// Equation(s):
// a1[24] = DFFEAS((a1[23]), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [24], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(a1[23]),
	.datab(vcc),
	.datac(\A~combout [24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[24] .lut_mask = "aaaa";
defparam \a1[24] .operation_mode = "normal";
defparam \a1[24] .output_mode = "reg_only";
defparam \a1[24] .register_cascade_mode = "off";
defparam \a1[24] .sum_lutc_input = "datac";
defparam \a1[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \a1[25] (
// Equation(s):
// a1[25] = DFFEAS((((a1[24]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [25], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [25]),
	.datad(a1[24]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[25] .lut_mask = "ff00";
defparam \a1[25] .operation_mode = "normal";
defparam \a1[25] .output_mode = "reg_only";
defparam \a1[25] .register_cascade_mode = "off";
defparam \a1[25] .sum_lutc_input = "datac";
defparam \a1[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \a1[26] (
// Equation(s):
// a1[26] = DFFEAS((((a1[25]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [26], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [26]),
	.datad(a1[25]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[26] .lut_mask = "ff00";
defparam \a1[26] .operation_mode = "normal";
defparam \a1[26] .output_mode = "reg_only";
defparam \a1[26] .register_cascade_mode = "off";
defparam \a1[26] .sum_lutc_input = "datac";
defparam \a1[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \a1[27] (
// Equation(s):
// a1[27] = DFFEAS((((a1[26]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [27], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [27]),
	.datad(a1[26]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[27] .lut_mask = "ff00";
defparam \a1[27] .operation_mode = "normal";
defparam \a1[27] .output_mode = "reg_only";
defparam \a1[27] .register_cascade_mode = "off";
defparam \a1[27] .sum_lutc_input = "datac";
defparam \a1[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \a1[28] (
// Equation(s):
// a1[28] = DFFEAS((((a1[27]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [28], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [28]),
	.datad(a1[27]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[28] .lut_mask = "ff00";
defparam \a1[28] .operation_mode = "normal";
defparam \a1[28] .output_mode = "reg_only";
defparam \a1[28] .register_cascade_mode = "off";
defparam \a1[28] .sum_lutc_input = "datac";
defparam \a1[28] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [29]),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \a1[29] (
// Equation(s):
// a1[29] = DFFEAS(((a1[28])), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [29], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(a1[28]),
	.datac(\A~combout [29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[29] .lut_mask = "cccc";
defparam \a1[29] .operation_mode = "normal";
defparam \a1[29] .output_mode = "reg_only";
defparam \a1[29] .register_cascade_mode = "off";
defparam \a1[29] .sum_lutc_input = "datac";
defparam \a1[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \a1[30] (
// Equation(s):
// a1[30] = DFFEAS((((a1[29]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [30], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [30]),
	.datad(a1[29]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[30] .lut_mask = "ff00";
defparam \a1[30] .operation_mode = "normal";
defparam \a1[30] .output_mode = "reg_only";
defparam \a1[30] .register_cascade_mode = "off";
defparam \a1[30] .sum_lutc_input = "datac";
defparam \a1[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \a1[31] (
// Equation(s):
// a1[31] = DFFEAS((((a1[30]))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [31], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [31]),
	.datad(a1[30]),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[31] .lut_mask = "ff00";
defparam \a1[31] .operation_mode = "normal";
defparam \a1[31] .output_mode = "reg_only";
defparam \a1[31] .register_cascade_mode = "off";
defparam \a1[31] .sum_lutc_input = "datac";
defparam \a1[31] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [0]),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \b1[0] (
// Equation(s):
// b1[0] = ((GLOBAL(\reset~combout ) & ((\B~combout [0]))) # (!GLOBAL(\reset~combout ) & (b1[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(b1[0]),
	.datac(\B~combout [0]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[0] .lut_mask = "f0cc";
defparam \b1[0] .operation_mode = "normal";
defparam \b1[0] .output_mode = "comb_only";
defparam \b1[0] .register_cascade_mode = "off";
defparam \b1[0] .sum_lutc_input = "datac";
defparam \b1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = a1[31] $ ((b1[0]))
// \Add0~7  = CARRY((a1[31]) # ((!b1[0])))

	.clk(gnd),
	.dataa(a1[31]),
	.datab(b1[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(\Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~5 .lut_mask = "66bb";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "datac";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \p1[0] (
// Equation(s):
// p1[0] = DFFEAS(((\Add0~0_combout  & ((a1[31]))) # (!\Add0~0_combout  & (\Add0~5_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~5_combout ),
	.datab(vcc),
	.datac(a1[31]),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[0] .lut_mask = "f0aa";
defparam \p1[0] .operation_mode = "normal";
defparam \p1[0] .output_mode = "reg_only";
defparam \p1[0] .register_cascade_mode = "off";
defparam \p1[0] .sum_lutc_input = "datac";
defparam \p1[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [1]),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \b1[1] (
// Equation(s):
// b1[1] = ((GLOBAL(\reset~combout ) & (\B~combout [1])) # (!GLOBAL(\reset~combout ) & ((b1[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [1]),
	.datac(b1[1]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[1] .lut_mask = "ccf0";
defparam \b1[1] .operation_mode = "normal";
defparam \b1[1] .output_mode = "comb_only";
defparam \b1[1] .register_cascade_mode = "off";
defparam \b1[1] .sum_lutc_input = "datac";
defparam \b1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = p1[0] $ (b1[1] $ ((!\Add0~7 )))
// \Add0~12  = CARRY((p1[0] & (b1[1] & !\Add0~7 )) # (!p1[0] & ((b1[1]) # (!\Add0~7 ))))
// \Add0~12COUT1_186  = CARRY((p1[0] & (b1[1] & !\Add0~7 )) # (!p1[0] & ((b1[1]) # (!\Add0~7 ))))

	.clk(gnd),
	.dataa(p1[0]),
	.datab(b1[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_186 ));
// synopsys translate_off
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "694d";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \p1[1] (
// Equation(s):
// p1[1] = DFFEAS(((\Add0~0_combout  & (p1[0])) # (!\Add0~0_combout  & ((\Add0~10_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(p1[0]),
	.datac(\Add0~10_combout ),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[1] .lut_mask = "ccf0";
defparam \p1[1] .operation_mode = "normal";
defparam \p1[1] .output_mode = "reg_only";
defparam \p1[1] .register_cascade_mode = "off";
defparam \p1[1] .sum_lutc_input = "datac";
defparam \p1[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [2]),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \b1[2] (
// Equation(s):
// b1[2] = ((GLOBAL(\reset~combout ) & (\B~combout [2])) # (!GLOBAL(\reset~combout ) & ((b1[2]))))

	.clk(gnd),
	.dataa(\B~combout [2]),
	.datab(vcc),
	.datac(b1[2]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[2] .lut_mask = "aaf0";
defparam \b1[2] .operation_mode = "normal";
defparam \b1[2] .output_mode = "comb_only";
defparam \b1[2] .register_cascade_mode = "off";
defparam \b1[2] .sum_lutc_input = "datac";
defparam \b1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = b1[2] $ (p1[1] $ (((!\Add0~7  & \Add0~12 ) # (\Add0~7  & \Add0~12COUT1_186 ))))
// \Add0~17  = CARRY((b1[2] & (p1[1] & !\Add0~12 )) # (!b1[2] & ((p1[1]) # (!\Add0~12 ))))
// \Add0~17COUT1_188  = CARRY((b1[2] & (p1[1] & !\Add0~12COUT1_186 )) # (!b1[2] & ((p1[1]) # (!\Add0~12COUT1_186 ))))

	.clk(gnd),
	.dataa(b1[2]),
	.datab(p1[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_188 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "964d";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \p1[2] (
// Equation(s):
// p1[2] = DFFEAS(((\Add0~0_combout  & (p1[1])) # (!\Add0~0_combout  & ((\Add0~15_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(p1[1]),
	.datab(vcc),
	.datac(\Add0~15_combout ),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[2] .lut_mask = "aaf0";
defparam \p1[2] .operation_mode = "normal";
defparam \p1[2] .output_mode = "reg_only";
defparam \p1[2] .register_cascade_mode = "off";
defparam \p1[2] .sum_lutc_input = "datac";
defparam \p1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = b1[3] $ (p1[2] $ ((!(!\Add0~7  & \Add0~17 ) # (\Add0~7  & \Add0~17COUT1_188 ))))
// \Add0~22  = CARRY((b1[3] & ((!\Add0~17 ) # (!p1[2]))) # (!b1[3] & (!p1[2] & !\Add0~17 )))
// \Add0~22COUT1_190  = CARRY((b1[3] & ((!\Add0~17COUT1_188 ) # (!p1[2]))) # (!b1[3] & (!p1[2] & !\Add0~17COUT1_188 )))

	.clk(gnd),
	.dataa(b1[3]),
	.datab(p1[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_190 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "692b";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \p1[3] (
// Equation(s):
// p1[3] = DFFEAS(((\Add0~0_combout  & ((p1[2]))) # (!\Add0~0_combout  & (\Add0~20_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~20_combout ),
	.datab(vcc),
	.datac(p1[2]),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[3] .lut_mask = "f0aa";
defparam \p1[3] .operation_mode = "normal";
defparam \p1[3] .output_mode = "reg_only";
defparam \p1[3] .register_cascade_mode = "off";
defparam \p1[3] .sum_lutc_input = "datac";
defparam \p1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = b1[4] $ (p1[3] $ (((!\Add0~7  & \Add0~22 ) # (\Add0~7  & \Add0~22COUT1_190 ))))
// \Add0~27  = CARRY((b1[4] & (p1[3] & !\Add0~22 )) # (!b1[4] & ((p1[3]) # (!\Add0~22 ))))
// \Add0~27COUT1_192  = CARRY((b1[4] & (p1[3] & !\Add0~22COUT1_190 )) # (!b1[4] & ((p1[3]) # (!\Add0~22COUT1_190 ))))

	.clk(gnd),
	.dataa(b1[4]),
	.datab(p1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_192 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "964d";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \p1[4] (
// Equation(s):
// p1[4] = DFFEAS(((\Add0~0_combout  & ((p1[3]))) # (!\Add0~0_combout  & (\Add0~25_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add0~25_combout ),
	.datac(p1[3]),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[4] .lut_mask = "f0cc";
defparam \p1[4] .operation_mode = "normal";
defparam \p1[4] .output_mode = "reg_only";
defparam \p1[4] .register_cascade_mode = "off";
defparam \p1[4] .sum_lutc_input = "datac";
defparam \p1[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [5]),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \b1[5] (
// Equation(s):
// b1[5] = ((GLOBAL(\reset~combout ) & (\B~combout [5])) # (!GLOBAL(\reset~combout ) & ((b1[5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [5]),
	.datac(b1[5]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[5] .lut_mask = "ccf0";
defparam \b1[5] .operation_mode = "normal";
defparam \b1[5] .output_mode = "comb_only";
defparam \b1[5] .register_cascade_mode = "off";
defparam \b1[5] .sum_lutc_input = "datac";
defparam \b1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = p1[4] $ (b1[5] $ ((!(!\Add0~7  & \Add0~27 ) # (\Add0~7  & \Add0~27COUT1_192 ))))
// \Add0~32  = CARRY((p1[4] & (b1[5] & !\Add0~27COUT1_192 )) # (!p1[4] & ((b1[5]) # (!\Add0~27COUT1_192 ))))

	.clk(gnd),
	.dataa(p1[4]),
	.datab(b1[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~7 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(\Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "694d";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \p1[5] (
// Equation(s):
// p1[5] = DFFEAS(((\Add0~0_combout  & (p1[4])) # (!\Add0~0_combout  & ((\Add0~30_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(p1[4]),
	.datac(\Add0~30_combout ),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[5] .lut_mask = "ccf0";
defparam \p1[5] .operation_mode = "normal";
defparam \p1[5] .output_mode = "reg_only";
defparam \p1[5] .register_cascade_mode = "off";
defparam \p1[5] .sum_lutc_input = "datac";
defparam \p1[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [6]),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \b1[6] (
// Equation(s):
// b1[6] = ((GLOBAL(\reset~combout ) & (\B~combout [6])) # (!GLOBAL(\reset~combout ) & ((b1[6]))))

	.clk(gnd),
	.dataa(\B~combout [6]),
	.datab(vcc),
	.datac(b1[6]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[6] .lut_mask = "aaf0";
defparam \b1[6] .operation_mode = "normal";
defparam \b1[6] .output_mode = "comb_only";
defparam \b1[6] .register_cascade_mode = "off";
defparam \b1[6] .sum_lutc_input = "datac";
defparam \b1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = b1[6] $ (p1[5] $ ((\Add0~32 )))
// \Add0~37  = CARRY((b1[6] & (p1[5] & !\Add0~32 )) # (!b1[6] & ((p1[5]) # (!\Add0~32 ))))
// \Add0~37COUT1_194  = CARRY((b1[6] & (p1[5] & !\Add0~32 )) # (!b1[6] & ((p1[5]) # (!\Add0~32 ))))

	.clk(gnd),
	.dataa(b1[6]),
	.datab(p1[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_194 ));
// synopsys translate_off
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "964d";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \p1[6] (
// Equation(s):
// p1[6] = DFFEAS(((\Add0~0_combout  & (p1[5])) # (!\Add0~0_combout  & ((\Add0~35_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(p1[5]),
	.datac(\Add0~35_combout ),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[6] .lut_mask = "ccf0";
defparam \p1[6] .operation_mode = "normal";
defparam \p1[6] .output_mode = "reg_only";
defparam \p1[6] .register_cascade_mode = "off";
defparam \p1[6] .sum_lutc_input = "datac";
defparam \p1[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [7]),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \b1[7] (
// Equation(s):
// b1[7] = ((GLOBAL(\reset~combout ) & ((\B~combout [7]))) # (!GLOBAL(\reset~combout ) & (b1[7])))

	.clk(gnd),
	.dataa(b1[7]),
	.datab(\B~combout [7]),
	.datac(vcc),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[7] .lut_mask = "ccaa";
defparam \b1[7] .operation_mode = "normal";
defparam \b1[7] .output_mode = "comb_only";
defparam \b1[7] .register_cascade_mode = "off";
defparam \b1[7] .sum_lutc_input = "datac";
defparam \b1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = p1[6] $ (b1[7] $ ((!(!\Add0~32  & \Add0~37 ) # (\Add0~32  & \Add0~37COUT1_194 ))))
// \Add0~42  = CARRY((p1[6] & (b1[7] & !\Add0~37 )) # (!p1[6] & ((b1[7]) # (!\Add0~37 ))))
// \Add0~42COUT1_196  = CARRY((p1[6] & (b1[7] & !\Add0~37COUT1_194 )) # (!p1[6] & ((b1[7]) # (!\Add0~37COUT1_194 ))))

	.clk(gnd),
	.dataa(p1[6]),
	.datab(b1[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_196 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "694d";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \p1[7] (
// Equation(s):
// p1[7] = DFFEAS(((\Add0~0_combout  & (p1[6])) # (!\Add0~0_combout  & ((\Add0~40_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(p1[6]),
	.datac(\Add0~40_combout ),
	.datad(\Add0~0_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[7] .lut_mask = "ccf0";
defparam \p1[7] .operation_mode = "normal";
defparam \p1[7] .output_mode = "reg_only";
defparam \p1[7] .register_cascade_mode = "off";
defparam \p1[7] .sum_lutc_input = "datac";
defparam \p1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = p1[7] $ (b1[8] $ (((!\Add0~32  & \Add0~42 ) # (\Add0~32  & \Add0~42COUT1_196 ))))
// \Add0~47  = CARRY((p1[7] & ((!\Add0~42 ) # (!b1[8]))) # (!p1[7] & (!b1[8] & !\Add0~42 )))
// \Add0~47COUT1_198  = CARRY((p1[7] & ((!\Add0~42COUT1_196 ) # (!b1[8]))) # (!p1[7] & (!b1[8] & !\Add0~42COUT1_196 )))

	.clk(gnd),
	.dataa(p1[7]),
	.datab(b1[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_198 ));
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "962b";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \p1[8]~93 (
// Equation(s):
// \p1[8]~93_cout  = CARRY((b1[0] & (\Add0~5_combout )))

	.clk(gnd),
	.dataa(b1[0]),
	.datab(\Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~93_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[8]~93 .lut_mask = "0088";
defparam \p1[8]~93 .operation_mode = "arithmetic";
defparam \p1[8]~93 .output_mode = "none";
defparam \p1[8]~93 .register_cascade_mode = "off";
defparam \p1[8]~93 .sum_lutc_input = "datac";
defparam \p1[8]~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \p1[8]~88 (
// Equation(s):
// \p1[8]~88COUT0_134  = CARRY((\Add0~10_combout  & (!b1[1] & !\p1[8]~93_cout )) # (!\Add0~10_combout  & ((!\p1[8]~93_cout ) # (!b1[1]))))
// \p1[8]~88COUT1_135  = CARRY((\Add0~10_combout  & (!b1[1] & !\p1[8]~93_cout )) # (!\Add0~10_combout  & ((!\p1[8]~93_cout ) # (!b1[1]))))

	.clk(gnd),
	.dataa(\Add0~10_combout ),
	.datab(b1[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~93_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~88_cout ),
	.cout0(\p1[8]~88COUT0_134 ),
	.cout1(\p1[8]~88COUT1_135 ));
// synopsys translate_off
defparam \p1[8]~88 .cin_used = "true";
defparam \p1[8]~88 .lut_mask = "0017";
defparam \p1[8]~88 .operation_mode = "arithmetic";
defparam \p1[8]~88 .output_mode = "none";
defparam \p1[8]~88 .register_cascade_mode = "off";
defparam \p1[8]~88 .sum_lutc_input = "cin";
defparam \p1[8]~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \p1[8]~83 (
// Equation(s):
// \p1[8]~83COUT0_137  = CARRY((b1[2] & ((\Add0~15_combout ) # (!\p1[8]~88COUT0_134 ))) # (!b1[2] & (\Add0~15_combout  & !\p1[8]~88COUT0_134 )))
// \p1[8]~83COUT1_138  = CARRY((b1[2] & ((\Add0~15_combout ) # (!\p1[8]~88COUT1_135 ))) # (!b1[2] & (\Add0~15_combout  & !\p1[8]~88COUT1_135 )))

	.clk(gnd),
	.dataa(b1[2]),
	.datab(\Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~93_cout ),
	.cin0(\p1[8]~88COUT0_134 ),
	.cin1(\p1[8]~88COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~83_cout ),
	.cout0(\p1[8]~83COUT0_137 ),
	.cout1(\p1[8]~83COUT1_138 ));
// synopsys translate_off
defparam \p1[8]~83 .cin0_used = "true";
defparam \p1[8]~83 .cin1_used = "true";
defparam \p1[8]~83 .cin_used = "true";
defparam \p1[8]~83 .lut_mask = "008e";
defparam \p1[8]~83 .operation_mode = "arithmetic";
defparam \p1[8]~83 .output_mode = "none";
defparam \p1[8]~83 .register_cascade_mode = "off";
defparam \p1[8]~83 .sum_lutc_input = "cin";
defparam \p1[8]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \p1[8]~78 (
// Equation(s):
// \p1[8]~78COUT0_140  = CARRY((b1[3] & (!\Add0~20_combout  & !\p1[8]~83COUT0_137 )) # (!b1[3] & ((!\p1[8]~83COUT0_137 ) # (!\Add0~20_combout ))))
// \p1[8]~78COUT1_141  = CARRY((b1[3] & (!\Add0~20_combout  & !\p1[8]~83COUT1_138 )) # (!b1[3] & ((!\p1[8]~83COUT1_138 ) # (!\Add0~20_combout ))))

	.clk(gnd),
	.dataa(b1[3]),
	.datab(\Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~93_cout ),
	.cin0(\p1[8]~83COUT0_137 ),
	.cin1(\p1[8]~83COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~78_cout ),
	.cout0(\p1[8]~78COUT0_140 ),
	.cout1(\p1[8]~78COUT1_141 ));
// synopsys translate_off
defparam \p1[8]~78 .cin0_used = "true";
defparam \p1[8]~78 .cin1_used = "true";
defparam \p1[8]~78 .cin_used = "true";
defparam \p1[8]~78 .lut_mask = "0017";
defparam \p1[8]~78 .operation_mode = "arithmetic";
defparam \p1[8]~78 .output_mode = "none";
defparam \p1[8]~78 .register_cascade_mode = "off";
defparam \p1[8]~78 .sum_lutc_input = "cin";
defparam \p1[8]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \p1[8]~73 (
// Equation(s):
// \p1[8]~73COUT0_143  = CARRY((b1[4] & ((\Add0~25_combout ) # (!\p1[8]~78COUT0_140 ))) # (!b1[4] & (\Add0~25_combout  & !\p1[8]~78COUT0_140 )))
// \p1[8]~73COUT1_144  = CARRY((b1[4] & ((\Add0~25_combout ) # (!\p1[8]~78COUT1_141 ))) # (!b1[4] & (\Add0~25_combout  & !\p1[8]~78COUT1_141 )))

	.clk(gnd),
	.dataa(b1[4]),
	.datab(\Add0~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~93_cout ),
	.cin0(\p1[8]~78COUT0_140 ),
	.cin1(\p1[8]~78COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~73_cout ),
	.cout0(\p1[8]~73COUT0_143 ),
	.cout1(\p1[8]~73COUT1_144 ));
// synopsys translate_off
defparam \p1[8]~73 .cin0_used = "true";
defparam \p1[8]~73 .cin1_used = "true";
defparam \p1[8]~73 .cin_used = "true";
defparam \p1[8]~73 .lut_mask = "008e";
defparam \p1[8]~73 .operation_mode = "arithmetic";
defparam \p1[8]~73 .output_mode = "none";
defparam \p1[8]~73 .register_cascade_mode = "off";
defparam \p1[8]~73 .sum_lutc_input = "cin";
defparam \p1[8]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \p1[8]~68 (
// Equation(s):
// \p1[8]~68_cout  = CARRY((b1[5] & (!\Add0~30_combout  & !\p1[8]~73COUT1_144 )) # (!b1[5] & ((!\p1[8]~73COUT1_144 ) # (!\Add0~30_combout ))))

	.clk(gnd),
	.dataa(b1[5]),
	.datab(\Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~93_cout ),
	.cin0(\p1[8]~73COUT0_143 ),
	.cin1(\p1[8]~73COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~68_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[8]~68 .cin0_used = "true";
defparam \p1[8]~68 .cin1_used = "true";
defparam \p1[8]~68 .cin_used = "true";
defparam \p1[8]~68 .lut_mask = "0017";
defparam \p1[8]~68 .operation_mode = "arithmetic";
defparam \p1[8]~68 .output_mode = "none";
defparam \p1[8]~68 .register_cascade_mode = "off";
defparam \p1[8]~68 .sum_lutc_input = "cin";
defparam \p1[8]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \p1[8]~63 (
// Equation(s):
// \p1[8]~63COUT0_146  = CARRY((b1[6] & ((\Add0~35_combout ) # (!\p1[8]~68_cout ))) # (!b1[6] & (\Add0~35_combout  & !\p1[8]~68_cout )))
// \p1[8]~63COUT1_147  = CARRY((b1[6] & ((\Add0~35_combout ) # (!\p1[8]~68_cout ))) # (!b1[6] & (\Add0~35_combout  & !\p1[8]~68_cout )))

	.clk(gnd),
	.dataa(b1[6]),
	.datab(\Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~68_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~63_cout ),
	.cout0(\p1[8]~63COUT0_146 ),
	.cout1(\p1[8]~63COUT1_147 ));
// synopsys translate_off
defparam \p1[8]~63 .cin_used = "true";
defparam \p1[8]~63 .lut_mask = "008e";
defparam \p1[8]~63 .operation_mode = "arithmetic";
defparam \p1[8]~63 .output_mode = "none";
defparam \p1[8]~63 .register_cascade_mode = "off";
defparam \p1[8]~63 .sum_lutc_input = "cin";
defparam \p1[8]~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \p1[8]~58 (
// Equation(s):
// \p1[8]~58COUT0_149  = CARRY((b1[7] & (!\Add0~40_combout  & !\p1[8]~63COUT0_146 )) # (!b1[7] & ((!\p1[8]~63COUT0_146 ) # (!\Add0~40_combout ))))
// \p1[8]~58COUT1_150  = CARRY((b1[7] & (!\Add0~40_combout  & !\p1[8]~63COUT1_147 )) # (!b1[7] & ((!\p1[8]~63COUT1_147 ) # (!\Add0~40_combout ))))

	.clk(gnd),
	.dataa(b1[7]),
	.datab(\Add0~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\p1[8]~68_cout ),
	.cin0(\p1[8]~63COUT0_146 ),
	.cin1(\p1[8]~63COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\p1[8]~58_cout ),
	.cout0(\p1[8]~58COUT0_149 ),
	.cout1(\p1[8]~58COUT1_150 ));
// synopsys translate_off
defparam \p1[8]~58 .cin0_used = "true";
defparam \p1[8]~58 .cin1_used = "true";
defparam \p1[8]~58 .cin_used = "true";
defparam \p1[8]~58 .lut_mask = "0017";
defparam \p1[8]~58 .operation_mode = "arithmetic";
defparam \p1[8]~58 .output_mode = "none";
defparam \p1[8]~58 .register_cascade_mode = "off";
defparam \p1[8]~58 .sum_lutc_input = "cin";
defparam \p1[8]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \p1[8] (
// Equation(s):
// p1[8] = DFFEAS(b1[8] $ (\Add0~45_combout  $ ((!(!\p1[8]~68_cout  & \p1[8]~58COUT0_149 ) # (\p1[8]~68_cout  & \p1[8]~58COUT1_150 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~45_combout , , , !\Add0~0_combout )
// \p1[8]~1  = CARRY((b1[8] & ((\Add0~45_combout ) # (!\p1[8]~58COUT0_149 ))) # (!b1[8] & (\Add0~45_combout  & !\p1[8]~58COUT0_149 )))
// \p1[8]~1COUT1_152  = CARRY((b1[8] & ((\Add0~45_combout ) # (!\p1[8]~58COUT1_150 ))) # (!b1[8] & (\Add0~45_combout  & !\p1[8]~58COUT1_150 )))

	.clk(\clk~combout ),
	.dataa(b1[8]),
	.datab(\Add0~45_combout ),
	.datac(\Add0~45_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[8]~68_cout ),
	.cin0(\p1[8]~58COUT0_149 ),
	.cin1(\p1[8]~58COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[8]),
	.cout(),
	.cout0(\p1[8]~1 ),
	.cout1(\p1[8]~1COUT1_152 ));
// synopsys translate_off
defparam \p1[8] .cin0_used = "true";
defparam \p1[8] .cin1_used = "true";
defparam \p1[8] .cin_used = "true";
defparam \p1[8] .lut_mask = "698e";
defparam \p1[8] .operation_mode = "arithmetic";
defparam \p1[8] .output_mode = "reg_only";
defparam \p1[8] .register_cascade_mode = "off";
defparam \p1[8] .sum_lutc_input = "cin";
defparam \p1[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = p1[8] $ (b1[9] $ ((!(!\Add0~32  & \Add0~47 ) # (\Add0~32  & \Add0~47COUT1_198 ))))
// \Add0~52  = CARRY((p1[8] & (b1[9] & !\Add0~47 )) # (!p1[8] & ((b1[9]) # (!\Add0~47 ))))
// \Add0~52COUT1_200  = CARRY((p1[8] & (b1[9] & !\Add0~47COUT1_198 )) # (!p1[8] & ((b1[9]) # (!\Add0~47COUT1_198 ))))

	.clk(gnd),
	.dataa(p1[8]),
	.datab(b1[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_200 ));
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "694d";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \p1[9] (
// Equation(s):
// p1[9] = DFFEAS(b1[9] $ (\Add0~50_combout  $ (((!\p1[8]~68_cout  & \p1[8]~1 ) # (\p1[8]~68_cout  & \p1[8]~1COUT1_152 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~50_combout , , , !\Add0~0_combout )
// \p1[9]~3  = CARRY((b1[9] & (!\Add0~50_combout  & !\p1[8]~1 )) # (!b1[9] & ((!\p1[8]~1 ) # (!\Add0~50_combout ))))
// \p1[9]~3COUT1_154  = CARRY((b1[9] & (!\Add0~50_combout  & !\p1[8]~1COUT1_152 )) # (!b1[9] & ((!\p1[8]~1COUT1_152 ) # (!\Add0~50_combout ))))

	.clk(\clk~combout ),
	.dataa(b1[9]),
	.datab(\Add0~50_combout ),
	.datac(\Add0~50_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[8]~68_cout ),
	.cin0(\p1[8]~1 ),
	.cin1(\p1[8]~1COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[9]),
	.cout(),
	.cout0(\p1[9]~3 ),
	.cout1(\p1[9]~3COUT1_154 ));
// synopsys translate_off
defparam \p1[9] .cin0_used = "true";
defparam \p1[9] .cin1_used = "true";
defparam \p1[9] .cin_used = "true";
defparam \p1[9] .lut_mask = "9617";
defparam \p1[9] .operation_mode = "arithmetic";
defparam \p1[9] .output_mode = "reg_only";
defparam \p1[9] .register_cascade_mode = "off";
defparam \p1[9] .sum_lutc_input = "cin";
defparam \p1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = b1[10] $ (p1[9] $ (((!\Add0~32  & \Add0~52 ) # (\Add0~32  & \Add0~52COUT1_200 ))))
// \Add0~57  = CARRY((b1[10] & (p1[9] & !\Add0~52COUT1_200 )) # (!b1[10] & ((p1[9]) # (!\Add0~52COUT1_200 ))))

	.clk(gnd),
	.dataa(b1[10]),
	.datab(p1[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(\Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "964d";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \p1[10] (
// Equation(s):
// p1[10] = DFFEAS(\Add0~55_combout  $ (b1[10] $ ((!(!\p1[8]~68_cout  & \p1[9]~3 ) # (\p1[8]~68_cout  & \p1[9]~3COUT1_154 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~55_combout , , , !\Add0~0_combout )
// \p1[10]~5  = CARRY((\Add0~55_combout  & ((b1[10]) # (!\p1[9]~3COUT1_154 ))) # (!\Add0~55_combout  & (b1[10] & !\p1[9]~3COUT1_154 )))

	.clk(\clk~combout ),
	.dataa(\Add0~55_combout ),
	.datab(b1[10]),
	.datac(\Add0~55_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[8]~68_cout ),
	.cin0(\p1[9]~3 ),
	.cin1(\p1[9]~3COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[10]),
	.cout(\p1[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[10] .cin0_used = "true";
defparam \p1[10] .cin1_used = "true";
defparam \p1[10] .cin_used = "true";
defparam \p1[10] .lut_mask = "698e";
defparam \p1[10] .operation_mode = "arithmetic";
defparam \p1[10] .output_mode = "reg_only";
defparam \p1[10] .register_cascade_mode = "off";
defparam \p1[10] .sum_lutc_input = "cin";
defparam \p1[10] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [11]),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \b1[11] (
// Equation(s):
// b1[11] = ((GLOBAL(\reset~combout ) & (\B~combout [11])) # (!GLOBAL(\reset~combout ) & ((b1[11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [11]),
	.datac(b1[11]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[11] .lut_mask = "ccf0";
defparam \b1[11] .operation_mode = "normal";
defparam \b1[11] .output_mode = "comb_only";
defparam \b1[11] .register_cascade_mode = "off";
defparam \b1[11] .sum_lutc_input = "datac";
defparam \b1[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = p1[10] $ (b1[11] $ ((!\Add0~57 )))
// \Add0~62  = CARRY((p1[10] & (b1[11] & !\Add0~57 )) # (!p1[10] & ((b1[11]) # (!\Add0~57 ))))
// \Add0~62COUT1_202  = CARRY((p1[10] & (b1[11] & !\Add0~57 )) # (!p1[10] & ((b1[11]) # (!\Add0~57 ))))

	.clk(gnd),
	.dataa(p1[10]),
	.datab(b1[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_202 ));
// synopsys translate_off
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "694d";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \p1[11] (
// Equation(s):
// p1[11] = DFFEAS(\Add0~60_combout  $ (b1[11] $ ((\p1[10]~5 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~60_combout , , , !\Add0~0_combout )
// \p1[11]~7  = CARRY((\Add0~60_combout  & (!b1[11] & !\p1[10]~5 )) # (!\Add0~60_combout  & ((!\p1[10]~5 ) # (!b1[11]))))
// \p1[11]~7COUT1_156  = CARRY((\Add0~60_combout  & (!b1[11] & !\p1[10]~5 )) # (!\Add0~60_combout  & ((!\p1[10]~5 ) # (!b1[11]))))

	.clk(\clk~combout ),
	.dataa(\Add0~60_combout ),
	.datab(b1[11]),
	.datac(\Add0~60_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[11]),
	.cout(),
	.cout0(\p1[11]~7 ),
	.cout1(\p1[11]~7COUT1_156 ));
// synopsys translate_off
defparam \p1[11] .cin_used = "true";
defparam \p1[11] .lut_mask = "9617";
defparam \p1[11] .operation_mode = "arithmetic";
defparam \p1[11] .output_mode = "reg_only";
defparam \p1[11] .register_cascade_mode = "off";
defparam \p1[11] .sum_lutc_input = "cin";
defparam \p1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = b1[12] $ (p1[11] $ (((!\Add0~57  & \Add0~62 ) # (\Add0~57  & \Add0~62COUT1_202 ))))
// \Add0~67  = CARRY((b1[12] & (p1[11] & !\Add0~62 )) # (!b1[12] & ((p1[11]) # (!\Add0~62 ))))
// \Add0~67COUT1_204  = CARRY((b1[12] & (p1[11] & !\Add0~62COUT1_202 )) # (!b1[12] & ((p1[11]) # (!\Add0~62COUT1_202 ))))

	.clk(gnd),
	.dataa(b1[12]),
	.datab(p1[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~57 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_204 ));
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "964d";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \p1[12] (
// Equation(s):
// p1[12] = DFFEAS(b1[12] $ (\Add0~65_combout  $ ((!(!\p1[10]~5  & \p1[11]~7 ) # (\p1[10]~5  & \p1[11]~7COUT1_156 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~65_combout , , , !\Add0~0_combout )
// \p1[12]~9  = CARRY((b1[12] & ((\Add0~65_combout ) # (!\p1[11]~7 ))) # (!b1[12] & (\Add0~65_combout  & !\p1[11]~7 )))
// \p1[12]~9COUT1_158  = CARRY((b1[12] & ((\Add0~65_combout ) # (!\p1[11]~7COUT1_156 ))) # (!b1[12] & (\Add0~65_combout  & !\p1[11]~7COUT1_156 )))

	.clk(\clk~combout ),
	.dataa(b1[12]),
	.datab(\Add0~65_combout ),
	.datac(\Add0~65_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[10]~5 ),
	.cin0(\p1[11]~7 ),
	.cin1(\p1[11]~7COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[12]),
	.cout(),
	.cout0(\p1[12]~9 ),
	.cout1(\p1[12]~9COUT1_158 ));
// synopsys translate_off
defparam \p1[12] .cin0_used = "true";
defparam \p1[12] .cin1_used = "true";
defparam \p1[12] .cin_used = "true";
defparam \p1[12] .lut_mask = "698e";
defparam \p1[12] .operation_mode = "arithmetic";
defparam \p1[12] .output_mode = "reg_only";
defparam \p1[12] .register_cascade_mode = "off";
defparam \p1[12] .sum_lutc_input = "cin";
defparam \p1[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = b1[13] $ (p1[12] $ ((!(!\Add0~57  & \Add0~67 ) # (\Add0~57  & \Add0~67COUT1_204 ))))
// \Add0~72  = CARRY((b1[13] & ((!\Add0~67 ) # (!p1[12]))) # (!b1[13] & (!p1[12] & !\Add0~67 )))
// \Add0~72COUT1_206  = CARRY((b1[13] & ((!\Add0~67COUT1_204 ) # (!p1[12]))) # (!b1[13] & (!p1[12] & !\Add0~67COUT1_204 )))

	.clk(gnd),
	.dataa(b1[13]),
	.datab(p1[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~57 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_206 ));
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "692b";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \p1[13] (
// Equation(s):
// p1[13] = DFFEAS(b1[13] $ (\Add0~70_combout  $ (((!\p1[10]~5  & \p1[12]~9 ) # (\p1[10]~5  & \p1[12]~9COUT1_158 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~70_combout , , , !\Add0~0_combout )
// \p1[13]~11  = CARRY((b1[13] & (!\Add0~70_combout  & !\p1[12]~9 )) # (!b1[13] & ((!\p1[12]~9 ) # (!\Add0~70_combout ))))
// \p1[13]~11COUT1_160  = CARRY((b1[13] & (!\Add0~70_combout  & !\p1[12]~9COUT1_158 )) # (!b1[13] & ((!\p1[12]~9COUT1_158 ) # (!\Add0~70_combout ))))

	.clk(\clk~combout ),
	.dataa(b1[13]),
	.datab(\Add0~70_combout ),
	.datac(\Add0~70_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[10]~5 ),
	.cin0(\p1[12]~9 ),
	.cin1(\p1[12]~9COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[13]),
	.cout(),
	.cout0(\p1[13]~11 ),
	.cout1(\p1[13]~11COUT1_160 ));
// synopsys translate_off
defparam \p1[13] .cin0_used = "true";
defparam \p1[13] .cin1_used = "true";
defparam \p1[13] .cin_used = "true";
defparam \p1[13] .lut_mask = "9617";
defparam \p1[13] .operation_mode = "arithmetic";
defparam \p1[13] .output_mode = "reg_only";
defparam \p1[13] .register_cascade_mode = "off";
defparam \p1[13] .sum_lutc_input = "cin";
defparam \p1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = p1[13] $ (b1[14] $ (((!\Add0~57  & \Add0~72 ) # (\Add0~57  & \Add0~72COUT1_206 ))))
// \Add0~77  = CARRY((p1[13] & ((!\Add0~72 ) # (!b1[14]))) # (!p1[13] & (!b1[14] & !\Add0~72 )))
// \Add0~77COUT1_208  = CARRY((p1[13] & ((!\Add0~72COUT1_206 ) # (!b1[14]))) # (!p1[13] & (!b1[14] & !\Add0~72COUT1_206 )))

	.clk(gnd),
	.dataa(p1[13]),
	.datab(b1[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~57 ),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_208 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "962b";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \p1[14] (
// Equation(s):
// p1[14] = DFFEAS(b1[14] $ (\Add0~75_combout  $ ((!(!\p1[10]~5  & \p1[13]~11 ) # (\p1[10]~5  & \p1[13]~11COUT1_160 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~75_combout , , , !\Add0~0_combout )
// \p1[14]~13  = CARRY((b1[14] & ((\Add0~75_combout ) # (!\p1[13]~11 ))) # (!b1[14] & (\Add0~75_combout  & !\p1[13]~11 )))
// \p1[14]~13COUT1_162  = CARRY((b1[14] & ((\Add0~75_combout ) # (!\p1[13]~11COUT1_160 ))) # (!b1[14] & (\Add0~75_combout  & !\p1[13]~11COUT1_160 )))

	.clk(\clk~combout ),
	.dataa(b1[14]),
	.datab(\Add0~75_combout ),
	.datac(\Add0~75_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[10]~5 ),
	.cin0(\p1[13]~11 ),
	.cin1(\p1[13]~11COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[14]),
	.cout(),
	.cout0(\p1[14]~13 ),
	.cout1(\p1[14]~13COUT1_162 ));
// synopsys translate_off
defparam \p1[14] .cin0_used = "true";
defparam \p1[14] .cin1_used = "true";
defparam \p1[14] .cin_used = "true";
defparam \p1[14] .lut_mask = "698e";
defparam \p1[14] .operation_mode = "arithmetic";
defparam \p1[14] .output_mode = "reg_only";
defparam \p1[14] .register_cascade_mode = "off";
defparam \p1[14] .sum_lutc_input = "cin";
defparam \p1[14] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [15]),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \b1[15] (
// Equation(s):
// b1[15] = ((GLOBAL(\reset~combout ) & (\B~combout [15])) # (!GLOBAL(\reset~combout ) & ((b1[15]))))

	.clk(gnd),
	.dataa(\B~combout [15]),
	.datab(vcc),
	.datac(b1[15]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[15]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[15] .lut_mask = "aaf0";
defparam \b1[15] .operation_mode = "normal";
defparam \b1[15] .output_mode = "comb_only";
defparam \b1[15] .register_cascade_mode = "off";
defparam \b1[15] .sum_lutc_input = "datac";
defparam \b1[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = p1[14] $ (b1[15] $ ((!(!\Add0~57  & \Add0~77 ) # (\Add0~57  & \Add0~77COUT1_208 ))))
// \Add0~82  = CARRY((p1[14] & (b1[15] & !\Add0~77COUT1_208 )) # (!p1[14] & ((b1[15]) # (!\Add0~77COUT1_208 ))))

	.clk(gnd),
	.dataa(p1[14]),
	.datab(b1[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~57 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(\Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "694d";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \p1[15] (
// Equation(s):
// p1[15] = DFFEAS(\Add0~80_combout  $ (b1[15] $ (((!\p1[10]~5  & \p1[14]~13 ) # (\p1[10]~5  & \p1[14]~13COUT1_162 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~80_combout , , , !\Add0~0_combout )
// \p1[15]~15  = CARRY((\Add0~80_combout  & (!b1[15] & !\p1[14]~13COUT1_162 )) # (!\Add0~80_combout  & ((!\p1[14]~13COUT1_162 ) # (!b1[15]))))

	.clk(\clk~combout ),
	.dataa(\Add0~80_combout ),
	.datab(b1[15]),
	.datac(\Add0~80_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[10]~5 ),
	.cin0(\p1[14]~13 ),
	.cin1(\p1[14]~13COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[15]),
	.cout(\p1[15]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[15] .cin0_used = "true";
defparam \p1[15] .cin1_used = "true";
defparam \p1[15] .cin_used = "true";
defparam \p1[15] .lut_mask = "9617";
defparam \p1[15] .operation_mode = "arithmetic";
defparam \p1[15] .output_mode = "reg_only";
defparam \p1[15] .register_cascade_mode = "off";
defparam \p1[15] .sum_lutc_input = "cin";
defparam \p1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = b1[16] $ (p1[15] $ ((\Add0~82 )))
// \Add0~87  = CARRY((b1[16] & (p1[15] & !\Add0~82 )) # (!b1[16] & ((p1[15]) # (!\Add0~82 ))))
// \Add0~87COUT1_210  = CARRY((b1[16] & (p1[15] & !\Add0~82 )) # (!b1[16] & ((p1[15]) # (!\Add0~82 ))))

	.clk(gnd),
	.dataa(b1[16]),
	.datab(p1[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~87 ),
	.cout1(\Add0~87COUT1_210 ));
// synopsys translate_off
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "964d";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \p1[16] (
// Equation(s):
// p1[16] = DFFEAS(b1[16] $ (\Add0~85_combout  $ ((!\p1[15]~15 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~85_combout , , , !\Add0~0_combout )
// \p1[16]~17  = CARRY((b1[16] & ((\Add0~85_combout ) # (!\p1[15]~15 ))) # (!b1[16] & (\Add0~85_combout  & !\p1[15]~15 )))
// \p1[16]~17COUT1_164  = CARRY((b1[16] & ((\Add0~85_combout ) # (!\p1[15]~15 ))) # (!b1[16] & (\Add0~85_combout  & !\p1[15]~15 )))

	.clk(\clk~combout ),
	.dataa(b1[16]),
	.datab(\Add0~85_combout ),
	.datac(\Add0~85_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[15]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[16]),
	.cout(),
	.cout0(\p1[16]~17 ),
	.cout1(\p1[16]~17COUT1_164 ));
// synopsys translate_off
defparam \p1[16] .cin_used = "true";
defparam \p1[16] .lut_mask = "698e";
defparam \p1[16] .operation_mode = "arithmetic";
defparam \p1[16] .output_mode = "reg_only";
defparam \p1[16] .register_cascade_mode = "off";
defparam \p1[16] .sum_lutc_input = "cin";
defparam \p1[16] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [17]),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \b1[17] (
// Equation(s):
// b1[17] = ((GLOBAL(\reset~combout ) & (\B~combout [17])) # (!GLOBAL(\reset~combout ) & ((b1[17]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [17]),
	.datac(b1[17]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[17]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[17] .lut_mask = "ccf0";
defparam \b1[17] .operation_mode = "normal";
defparam \b1[17] .output_mode = "comb_only";
defparam \b1[17] .register_cascade_mode = "off";
defparam \b1[17] .sum_lutc_input = "datac";
defparam \b1[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = p1[16] $ (b1[17] $ ((!(!\Add0~82  & \Add0~87 ) # (\Add0~82  & \Add0~87COUT1_210 ))))
// \Add0~92  = CARRY((p1[16] & (b1[17] & !\Add0~87 )) # (!p1[16] & ((b1[17]) # (!\Add0~87 ))))
// \Add0~92COUT1_212  = CARRY((p1[16] & (b1[17] & !\Add0~87COUT1_210 )) # (!p1[16] & ((b1[17]) # (!\Add0~87COUT1_210 ))))

	.clk(gnd),
	.dataa(p1[16]),
	.datab(b1[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~82 ),
	.cin0(\Add0~87 ),
	.cin1(\Add0~87COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_212 ));
// synopsys translate_off
defparam \Add0~90 .cin0_used = "true";
defparam \Add0~90 .cin1_used = "true";
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "694d";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \p1[17] (
// Equation(s):
// p1[17] = DFFEAS(\Add0~90_combout  $ (b1[17] $ (((!\p1[15]~15  & \p1[16]~17 ) # (\p1[15]~15  & \p1[16]~17COUT1_164 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~90_combout , , , !\Add0~0_combout )
// \p1[17]~19  = CARRY((\Add0~90_combout  & (!b1[17] & !\p1[16]~17 )) # (!\Add0~90_combout  & ((!\p1[16]~17 ) # (!b1[17]))))
// \p1[17]~19COUT1_166  = CARRY((\Add0~90_combout  & (!b1[17] & !\p1[16]~17COUT1_164 )) # (!\Add0~90_combout  & ((!\p1[16]~17COUT1_164 ) # (!b1[17]))))

	.clk(\clk~combout ),
	.dataa(\Add0~90_combout ),
	.datab(b1[17]),
	.datac(\Add0~90_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[15]~15 ),
	.cin0(\p1[16]~17 ),
	.cin1(\p1[16]~17COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[17]),
	.cout(),
	.cout0(\p1[17]~19 ),
	.cout1(\p1[17]~19COUT1_166 ));
// synopsys translate_off
defparam \p1[17] .cin0_used = "true";
defparam \p1[17] .cin1_used = "true";
defparam \p1[17] .cin_used = "true";
defparam \p1[17] .lut_mask = "9617";
defparam \p1[17] .operation_mode = "arithmetic";
defparam \p1[17] .output_mode = "reg_only";
defparam \p1[17] .register_cascade_mode = "off";
defparam \p1[17] .sum_lutc_input = "cin";
defparam \p1[17] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [18]),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \b1[18] (
// Equation(s):
// b1[18] = ((GLOBAL(\reset~combout ) & (\B~combout [18])) # (!GLOBAL(\reset~combout ) & ((b1[18]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [18]),
	.datac(b1[18]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[18] .lut_mask = "ccf0";
defparam \b1[18] .operation_mode = "normal";
defparam \b1[18] .output_mode = "comb_only";
defparam \b1[18] .register_cascade_mode = "off";
defparam \b1[18] .sum_lutc_input = "datac";
defparam \b1[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = p1[17] $ (b1[18] $ (((!\Add0~82  & \Add0~92 ) # (\Add0~82  & \Add0~92COUT1_212 ))))
// \Add0~97  = CARRY((p1[17] & ((!\Add0~92 ) # (!b1[18]))) # (!p1[17] & (!b1[18] & !\Add0~92 )))
// \Add0~97COUT1_214  = CARRY((p1[17] & ((!\Add0~92COUT1_212 ) # (!b1[18]))) # (!p1[17] & (!b1[18] & !\Add0~92COUT1_212 )))

	.clk(gnd),
	.dataa(p1[17]),
	.datab(b1[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~82 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~97 ),
	.cout1(\Add0~97COUT1_214 ));
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "962b";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \p1[18] (
// Equation(s):
// p1[18] = DFFEAS(\Add0~95_combout  $ (b1[18] $ ((!(!\p1[15]~15  & \p1[17]~19 ) # (\p1[15]~15  & \p1[17]~19COUT1_166 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~95_combout , , , !\Add0~0_combout )
// \p1[18]~21  = CARRY((\Add0~95_combout  & ((b1[18]) # (!\p1[17]~19 ))) # (!\Add0~95_combout  & (b1[18] & !\p1[17]~19 )))
// \p1[18]~21COUT1_168  = CARRY((\Add0~95_combout  & ((b1[18]) # (!\p1[17]~19COUT1_166 ))) # (!\Add0~95_combout  & (b1[18] & !\p1[17]~19COUT1_166 )))

	.clk(\clk~combout ),
	.dataa(\Add0~95_combout ),
	.datab(b1[18]),
	.datac(\Add0~95_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[15]~15 ),
	.cin0(\p1[17]~19 ),
	.cin1(\p1[17]~19COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[18]),
	.cout(),
	.cout0(\p1[18]~21 ),
	.cout1(\p1[18]~21COUT1_168 ));
// synopsys translate_off
defparam \p1[18] .cin0_used = "true";
defparam \p1[18] .cin1_used = "true";
defparam \p1[18] .cin_used = "true";
defparam \p1[18] .lut_mask = "698e";
defparam \p1[18] .operation_mode = "arithmetic";
defparam \p1[18] .output_mode = "reg_only";
defparam \p1[18] .register_cascade_mode = "off";
defparam \p1[18] .sum_lutc_input = "cin";
defparam \p1[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = p1[18] $ (b1[19] $ ((!(!\Add0~82  & \Add0~97 ) # (\Add0~82  & \Add0~97COUT1_214 ))))
// \Add0~102  = CARRY((p1[18] & (b1[19] & !\Add0~97 )) # (!p1[18] & ((b1[19]) # (!\Add0~97 ))))
// \Add0~102COUT1_216  = CARRY((p1[18] & (b1[19] & !\Add0~97COUT1_214 )) # (!p1[18] & ((b1[19]) # (!\Add0~97COUT1_214 ))))

	.clk(gnd),
	.dataa(p1[18]),
	.datab(b1[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~82 ),
	.cin0(\Add0~97 ),
	.cin1(\Add0~97COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_216 ));
// synopsys translate_off
defparam \Add0~100 .cin0_used = "true";
defparam \Add0~100 .cin1_used = "true";
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "694d";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \p1[19] (
// Equation(s):
// p1[19] = DFFEAS(b1[19] $ (\Add0~100_combout  $ (((!\p1[15]~15  & \p1[18]~21 ) # (\p1[15]~15  & \p1[18]~21COUT1_168 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~100_combout , , , !\Add0~0_combout )
// \p1[19]~23  = CARRY((b1[19] & (!\Add0~100_combout  & !\p1[18]~21 )) # (!b1[19] & ((!\p1[18]~21 ) # (!\Add0~100_combout ))))
// \p1[19]~23COUT1_170  = CARRY((b1[19] & (!\Add0~100_combout  & !\p1[18]~21COUT1_168 )) # (!b1[19] & ((!\p1[18]~21COUT1_168 ) # (!\Add0~100_combout ))))

	.clk(\clk~combout ),
	.dataa(b1[19]),
	.datab(\Add0~100_combout ),
	.datac(\Add0~100_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[15]~15 ),
	.cin0(\p1[18]~21 ),
	.cin1(\p1[18]~21COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[19]),
	.cout(),
	.cout0(\p1[19]~23 ),
	.cout1(\p1[19]~23COUT1_170 ));
// synopsys translate_off
defparam \p1[19] .cin0_used = "true";
defparam \p1[19] .cin1_used = "true";
defparam \p1[19] .cin_used = "true";
defparam \p1[19] .lut_mask = "9617";
defparam \p1[19] .operation_mode = "arithmetic";
defparam \p1[19] .output_mode = "reg_only";
defparam \p1[19] .register_cascade_mode = "off";
defparam \p1[19] .sum_lutc_input = "cin";
defparam \p1[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = b1[20] $ (p1[19] $ (((!\Add0~82  & \Add0~102 ) # (\Add0~82  & \Add0~102COUT1_216 ))))
// \Add0~107  = CARRY((b1[20] & (p1[19] & !\Add0~102COUT1_216 )) # (!b1[20] & ((p1[19]) # (!\Add0~102COUT1_216 ))))

	.clk(gnd),
	.dataa(b1[20]),
	.datab(p1[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~82 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(\Add0~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "964d";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \p1[20] (
// Equation(s):
// p1[20] = DFFEAS(\Add0~105_combout  $ (b1[20] $ ((!(!\p1[15]~15  & \p1[19]~23 ) # (\p1[15]~15  & \p1[19]~23COUT1_170 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~105_combout , , , !\Add0~0_combout )
// \p1[20]~25  = CARRY((\Add0~105_combout  & ((b1[20]) # (!\p1[19]~23COUT1_170 ))) # (!\Add0~105_combout  & (b1[20] & !\p1[19]~23COUT1_170 )))

	.clk(\clk~combout ),
	.dataa(\Add0~105_combout ),
	.datab(b1[20]),
	.datac(\Add0~105_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[15]~15 ),
	.cin0(\p1[19]~23 ),
	.cin1(\p1[19]~23COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[20]),
	.cout(\p1[20]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[20] .cin0_used = "true";
defparam \p1[20] .cin1_used = "true";
defparam \p1[20] .cin_used = "true";
defparam \p1[20] .lut_mask = "698e";
defparam \p1[20] .operation_mode = "arithmetic";
defparam \p1[20] .output_mode = "reg_only";
defparam \p1[20] .register_cascade_mode = "off";
defparam \p1[20] .sum_lutc_input = "cin";
defparam \p1[20] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [21]),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \b1[21] (
// Equation(s):
// b1[21] = ((GLOBAL(\reset~combout ) & (\B~combout [21])) # (!GLOBAL(\reset~combout ) & ((b1[21]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [21]),
	.datac(b1[21]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[21]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[21] .lut_mask = "ccf0";
defparam \b1[21] .operation_mode = "normal";
defparam \b1[21] .output_mode = "comb_only";
defparam \b1[21] .register_cascade_mode = "off";
defparam \b1[21] .sum_lutc_input = "datac";
defparam \b1[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = p1[20] $ (b1[21] $ ((!\Add0~107 )))
// \Add0~112  = CARRY((p1[20] & (b1[21] & !\Add0~107 )) # (!p1[20] & ((b1[21]) # (!\Add0~107 ))))
// \Add0~112COUT1_218  = CARRY((p1[20] & (b1[21] & !\Add0~107 )) # (!p1[20] & ((b1[21]) # (!\Add0~107 ))))

	.clk(gnd),
	.dataa(p1[20]),
	.datab(b1[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~112 ),
	.cout1(\Add0~112COUT1_218 ));
// synopsys translate_off
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "694d";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \p1[21] (
// Equation(s):
// p1[21] = DFFEAS(\Add0~110_combout  $ (b1[21] $ ((\p1[20]~25 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~110_combout , , , !\Add0~0_combout )
// \p1[21]~27  = CARRY((\Add0~110_combout  & (!b1[21] & !\p1[20]~25 )) # (!\Add0~110_combout  & ((!\p1[20]~25 ) # (!b1[21]))))
// \p1[21]~27COUT1_172  = CARRY((\Add0~110_combout  & (!b1[21] & !\p1[20]~25 )) # (!\Add0~110_combout  & ((!\p1[20]~25 ) # (!b1[21]))))

	.clk(\clk~combout ),
	.dataa(\Add0~110_combout ),
	.datab(b1[21]),
	.datac(\Add0~110_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[20]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[21]),
	.cout(),
	.cout0(\p1[21]~27 ),
	.cout1(\p1[21]~27COUT1_172 ));
// synopsys translate_off
defparam \p1[21] .cin_used = "true";
defparam \p1[21] .lut_mask = "9617";
defparam \p1[21] .operation_mode = "arithmetic";
defparam \p1[21] .output_mode = "reg_only";
defparam \p1[21] .register_cascade_mode = "off";
defparam \p1[21] .sum_lutc_input = "cin";
defparam \p1[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = p1[21] $ (b1[22] $ (((!\Add0~107  & \Add0~112 ) # (\Add0~107  & \Add0~112COUT1_218 ))))
// \Add0~117  = CARRY((p1[21] & ((!\Add0~112 ) # (!b1[22]))) # (!p1[21] & (!b1[22] & !\Add0~112 )))
// \Add0~117COUT1_220  = CARRY((p1[21] & ((!\Add0~112COUT1_218 ) # (!b1[22]))) # (!p1[21] & (!b1[22] & !\Add0~112COUT1_218 )))

	.clk(gnd),
	.dataa(p1[21]),
	.datab(b1[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~107 ),
	.cin0(\Add0~112 ),
	.cin1(\Add0~112COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~117 ),
	.cout1(\Add0~117COUT1_220 ));
// synopsys translate_off
defparam \Add0~115 .cin0_used = "true";
defparam \Add0~115 .cin1_used = "true";
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "962b";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \p1[22] (
// Equation(s):
// p1[22] = DFFEAS(b1[22] $ (\Add0~115_combout  $ ((!(!\p1[20]~25  & \p1[21]~27 ) # (\p1[20]~25  & \p1[21]~27COUT1_172 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~115_combout , , , !\Add0~0_combout )
// \p1[22]~29  = CARRY((b1[22] & ((\Add0~115_combout ) # (!\p1[21]~27 ))) # (!b1[22] & (\Add0~115_combout  & !\p1[21]~27 )))
// \p1[22]~29COUT1_174  = CARRY((b1[22] & ((\Add0~115_combout ) # (!\p1[21]~27COUT1_172 ))) # (!b1[22] & (\Add0~115_combout  & !\p1[21]~27COUT1_172 )))

	.clk(\clk~combout ),
	.dataa(b1[22]),
	.datab(\Add0~115_combout ),
	.datac(\Add0~115_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[20]~25 ),
	.cin0(\p1[21]~27 ),
	.cin1(\p1[21]~27COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[22]),
	.cout(),
	.cout0(\p1[22]~29 ),
	.cout1(\p1[22]~29COUT1_174 ));
// synopsys translate_off
defparam \p1[22] .cin0_used = "true";
defparam \p1[22] .cin1_used = "true";
defparam \p1[22] .cin_used = "true";
defparam \p1[22] .lut_mask = "698e";
defparam \p1[22] .operation_mode = "arithmetic";
defparam \p1[22] .output_mode = "reg_only";
defparam \p1[22] .register_cascade_mode = "off";
defparam \p1[22] .sum_lutc_input = "cin";
defparam \p1[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = b1[23] $ (p1[22] $ ((!(!\Add0~107  & \Add0~117 ) # (\Add0~107  & \Add0~117COUT1_220 ))))
// \Add0~122  = CARRY((b1[23] & ((!\Add0~117 ) # (!p1[22]))) # (!b1[23] & (!p1[22] & !\Add0~117 )))
// \Add0~122COUT1_222  = CARRY((b1[23] & ((!\Add0~117COUT1_220 ) # (!p1[22]))) # (!b1[23] & (!p1[22] & !\Add0~117COUT1_220 )))

	.clk(gnd),
	.dataa(b1[23]),
	.datab(p1[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~107 ),
	.cin0(\Add0~117 ),
	.cin1(\Add0~117COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~122 ),
	.cout1(\Add0~122COUT1_222 ));
// synopsys translate_off
defparam \Add0~120 .cin0_used = "true";
defparam \Add0~120 .cin1_used = "true";
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "692b";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \p1[23] (
// Equation(s):
// p1[23] = DFFEAS(b1[23] $ (\Add0~120_combout  $ (((!\p1[20]~25  & \p1[22]~29 ) # (\p1[20]~25  & \p1[22]~29COUT1_174 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~120_combout , , , !\Add0~0_combout )
// \p1[23]~31  = CARRY((b1[23] & (!\Add0~120_combout  & !\p1[22]~29 )) # (!b1[23] & ((!\p1[22]~29 ) # (!\Add0~120_combout ))))
// \p1[23]~31COUT1_176  = CARRY((b1[23] & (!\Add0~120_combout  & !\p1[22]~29COUT1_174 )) # (!b1[23] & ((!\p1[22]~29COUT1_174 ) # (!\Add0~120_combout ))))

	.clk(\clk~combout ),
	.dataa(b1[23]),
	.datab(\Add0~120_combout ),
	.datac(\Add0~120_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[20]~25 ),
	.cin0(\p1[22]~29 ),
	.cin1(\p1[22]~29COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[23]),
	.cout(),
	.cout0(\p1[23]~31 ),
	.cout1(\p1[23]~31COUT1_176 ));
// synopsys translate_off
defparam \p1[23] .cin0_used = "true";
defparam \p1[23] .cin1_used = "true";
defparam \p1[23] .cin_used = "true";
defparam \p1[23] .lut_mask = "9617";
defparam \p1[23] .operation_mode = "arithmetic";
defparam \p1[23] .output_mode = "reg_only";
defparam \p1[23] .register_cascade_mode = "off";
defparam \p1[23] .sum_lutc_input = "cin";
defparam \p1[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = p1[23] $ (b1[24] $ (((!\Add0~107  & \Add0~122 ) # (\Add0~107  & \Add0~122COUT1_222 ))))
// \Add0~127  = CARRY((p1[23] & ((!\Add0~122 ) # (!b1[24]))) # (!p1[23] & (!b1[24] & !\Add0~122 )))
// \Add0~127COUT1_224  = CARRY((p1[23] & ((!\Add0~122COUT1_222 ) # (!b1[24]))) # (!p1[23] & (!b1[24] & !\Add0~122COUT1_222 )))

	.clk(gnd),
	.dataa(p1[23]),
	.datab(b1[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~107 ),
	.cin0(\Add0~122 ),
	.cin1(\Add0~122COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~127 ),
	.cout1(\Add0~127COUT1_224 ));
// synopsys translate_off
defparam \Add0~125 .cin0_used = "true";
defparam \Add0~125 .cin1_used = "true";
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "962b";
defparam \Add0~125 .operation_mode = "arithmetic";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \p1[24] (
// Equation(s):
// p1[24] = DFFEAS(b1[24] $ (\Add0~125_combout  $ ((!(!\p1[20]~25  & \p1[23]~31 ) # (\p1[20]~25  & \p1[23]~31COUT1_176 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~125_combout , , , !\Add0~0_combout )
// \p1[24]~33  = CARRY((b1[24] & ((\Add0~125_combout ) # (!\p1[23]~31 ))) # (!b1[24] & (\Add0~125_combout  & !\p1[23]~31 )))
// \p1[24]~33COUT1_178  = CARRY((b1[24] & ((\Add0~125_combout ) # (!\p1[23]~31COUT1_176 ))) # (!b1[24] & (\Add0~125_combout  & !\p1[23]~31COUT1_176 )))

	.clk(\clk~combout ),
	.dataa(b1[24]),
	.datab(\Add0~125_combout ),
	.datac(\Add0~125_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[20]~25 ),
	.cin0(\p1[23]~31 ),
	.cin1(\p1[23]~31COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[24]),
	.cout(),
	.cout0(\p1[24]~33 ),
	.cout1(\p1[24]~33COUT1_178 ));
// synopsys translate_off
defparam \p1[24] .cin0_used = "true";
defparam \p1[24] .cin1_used = "true";
defparam \p1[24] .cin_used = "true";
defparam \p1[24] .lut_mask = "698e";
defparam \p1[24] .operation_mode = "arithmetic";
defparam \p1[24] .output_mode = "reg_only";
defparam \p1[24] .register_cascade_mode = "off";
defparam \p1[24] .sum_lutc_input = "cin";
defparam \p1[24] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [25]),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \b1[25] (
// Equation(s):
// b1[25] = ((GLOBAL(\reset~combout ) & (\B~combout [25])) # (!GLOBAL(\reset~combout ) & ((b1[25]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [25]),
	.datac(b1[25]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[25]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[25] .lut_mask = "ccf0";
defparam \b1[25] .operation_mode = "normal";
defparam \b1[25] .output_mode = "comb_only";
defparam \b1[25] .register_cascade_mode = "off";
defparam \b1[25] .sum_lutc_input = "datac";
defparam \b1[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \Add0~130 (
// Equation(s):
// \Add0~130_combout  = p1[24] $ (b1[25] $ ((!(!\Add0~107  & \Add0~127 ) # (\Add0~107  & \Add0~127COUT1_224 ))))
// \Add0~132  = CARRY((p1[24] & (b1[25] & !\Add0~127COUT1_224 )) # (!p1[24] & ((b1[25]) # (!\Add0~127COUT1_224 ))))

	.clk(gnd),
	.dataa(p1[24]),
	.datab(b1[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~107 ),
	.cin0(\Add0~127 ),
	.cin1(\Add0~127COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~130_combout ),
	.regout(),
	.cout(\Add0~132 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~130 .cin0_used = "true";
defparam \Add0~130 .cin1_used = "true";
defparam \Add0~130 .cin_used = "true";
defparam \Add0~130 .lut_mask = "694d";
defparam \Add0~130 .operation_mode = "arithmetic";
defparam \Add0~130 .output_mode = "comb_only";
defparam \Add0~130 .register_cascade_mode = "off";
defparam \Add0~130 .sum_lutc_input = "cin";
defparam \Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \p1[25] (
// Equation(s):
// p1[25] = DFFEAS(\Add0~130_combout  $ (b1[25] $ (((!\p1[20]~25  & \p1[24]~33 ) # (\p1[20]~25  & \p1[24]~33COUT1_178 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~130_combout , , , !\Add0~0_combout )
// \p1[25]~35  = CARRY((\Add0~130_combout  & (!b1[25] & !\p1[24]~33COUT1_178 )) # (!\Add0~130_combout  & ((!\p1[24]~33COUT1_178 ) # (!b1[25]))))

	.clk(\clk~combout ),
	.dataa(\Add0~130_combout ),
	.datab(b1[25]),
	.datac(\Add0~130_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[20]~25 ),
	.cin0(\p1[24]~33 ),
	.cin1(\p1[24]~33COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[25]),
	.cout(\p1[25]~35 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[25] .cin0_used = "true";
defparam \p1[25] .cin1_used = "true";
defparam \p1[25] .cin_used = "true";
defparam \p1[25] .lut_mask = "9617";
defparam \p1[25] .operation_mode = "arithmetic";
defparam \p1[25] .output_mode = "reg_only";
defparam \p1[25] .register_cascade_mode = "off";
defparam \p1[25] .sum_lutc_input = "cin";
defparam \p1[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \Add0~135 (
// Equation(s):
// \Add0~135_combout  = p1[25] $ (b1[26] $ ((\Add0~132 )))
// \Add0~137  = CARRY((p1[25] & ((!\Add0~132 ) # (!b1[26]))) # (!p1[25] & (!b1[26] & !\Add0~132 )))
// \Add0~137COUT1_226  = CARRY((p1[25] & ((!\Add0~132 ) # (!b1[26]))) # (!p1[25] & (!b1[26] & !\Add0~132 )))

	.clk(gnd),
	.dataa(p1[25]),
	.datab(b1[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~132 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~137 ),
	.cout1(\Add0~137COUT1_226 ));
// synopsys translate_off
defparam \Add0~135 .cin_used = "true";
defparam \Add0~135 .lut_mask = "962b";
defparam \Add0~135 .operation_mode = "arithmetic";
defparam \Add0~135 .output_mode = "comb_only";
defparam \Add0~135 .register_cascade_mode = "off";
defparam \Add0~135 .sum_lutc_input = "cin";
defparam \Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \p1[26] (
// Equation(s):
// p1[26] = DFFEAS(b1[26] $ (\Add0~135_combout  $ ((!\p1[25]~35 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~135_combout , , , !\Add0~0_combout )
// \p1[26]~37  = CARRY((b1[26] & ((\Add0~135_combout ) # (!\p1[25]~35 ))) # (!b1[26] & (\Add0~135_combout  & !\p1[25]~35 )))
// \p1[26]~37COUT1_180  = CARRY((b1[26] & ((\Add0~135_combout ) # (!\p1[25]~35 ))) # (!b1[26] & (\Add0~135_combout  & !\p1[25]~35 )))

	.clk(\clk~combout ),
	.dataa(b1[26]),
	.datab(\Add0~135_combout ),
	.datac(\Add0~135_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[25]~35 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[26]),
	.cout(),
	.cout0(\p1[26]~37 ),
	.cout1(\p1[26]~37COUT1_180 ));
// synopsys translate_off
defparam \p1[26] .cin_used = "true";
defparam \p1[26] .lut_mask = "698e";
defparam \p1[26] .operation_mode = "arithmetic";
defparam \p1[26] .output_mode = "reg_only";
defparam \p1[26] .register_cascade_mode = "off";
defparam \p1[26] .sum_lutc_input = "cin";
defparam \p1[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \Add0~140 (
// Equation(s):
// \Add0~140_combout  = b1[27] $ (p1[26] $ ((!(!\Add0~132  & \Add0~137 ) # (\Add0~132  & \Add0~137COUT1_226 ))))
// \Add0~142  = CARRY((b1[27] & ((!\Add0~137 ) # (!p1[26]))) # (!b1[27] & (!p1[26] & !\Add0~137 )))
// \Add0~142COUT1_228  = CARRY((b1[27] & ((!\Add0~137COUT1_226 ) # (!p1[26]))) # (!b1[27] & (!p1[26] & !\Add0~137COUT1_226 )))

	.clk(gnd),
	.dataa(b1[27]),
	.datab(p1[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~132 ),
	.cin0(\Add0~137 ),
	.cin1(\Add0~137COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~142 ),
	.cout1(\Add0~142COUT1_228 ));
// synopsys translate_off
defparam \Add0~140 .cin0_used = "true";
defparam \Add0~140 .cin1_used = "true";
defparam \Add0~140 .cin_used = "true";
defparam \Add0~140 .lut_mask = "692b";
defparam \Add0~140 .operation_mode = "arithmetic";
defparam \Add0~140 .output_mode = "comb_only";
defparam \Add0~140 .register_cascade_mode = "off";
defparam \Add0~140 .sum_lutc_input = "cin";
defparam \Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \p1[27] (
// Equation(s):
// p1[27] = DFFEAS(\Add0~140_combout  $ (b1[27] $ (((!\p1[25]~35  & \p1[26]~37 ) # (\p1[25]~35  & \p1[26]~37COUT1_180 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~140_combout , , , !\Add0~0_combout )
// \p1[27]~39  = CARRY((\Add0~140_combout  & (!b1[27] & !\p1[26]~37 )) # (!\Add0~140_combout  & ((!\p1[26]~37 ) # (!b1[27]))))
// \p1[27]~39COUT1_182  = CARRY((\Add0~140_combout  & (!b1[27] & !\p1[26]~37COUT1_180 )) # (!\Add0~140_combout  & ((!\p1[26]~37COUT1_180 ) # (!b1[27]))))

	.clk(\clk~combout ),
	.dataa(\Add0~140_combout ),
	.datab(b1[27]),
	.datac(\Add0~140_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[25]~35 ),
	.cin0(\p1[26]~37 ),
	.cin1(\p1[26]~37COUT1_180 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[27]),
	.cout(),
	.cout0(\p1[27]~39 ),
	.cout1(\p1[27]~39COUT1_182 ));
// synopsys translate_off
defparam \p1[27] .cin0_used = "true";
defparam \p1[27] .cin1_used = "true";
defparam \p1[27] .cin_used = "true";
defparam \p1[27] .lut_mask = "9617";
defparam \p1[27] .operation_mode = "arithmetic";
defparam \p1[27] .output_mode = "reg_only";
defparam \p1[27] .register_cascade_mode = "off";
defparam \p1[27] .sum_lutc_input = "cin";
defparam \p1[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \Add0~145 (
// Equation(s):
// \Add0~145_combout  = p1[27] $ (b1[28] $ (((!\Add0~132  & \Add0~142 ) # (\Add0~132  & \Add0~142COUT1_228 ))))
// \Add0~147  = CARRY((p1[27] & ((!\Add0~142 ) # (!b1[28]))) # (!p1[27] & (!b1[28] & !\Add0~142 )))
// \Add0~147COUT1_230  = CARRY((p1[27] & ((!\Add0~142COUT1_228 ) # (!b1[28]))) # (!p1[27] & (!b1[28] & !\Add0~142COUT1_228 )))

	.clk(gnd),
	.dataa(p1[27]),
	.datab(b1[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~132 ),
	.cin0(\Add0~142 ),
	.cin1(\Add0~142COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~147 ),
	.cout1(\Add0~147COUT1_230 ));
// synopsys translate_off
defparam \Add0~145 .cin0_used = "true";
defparam \Add0~145 .cin1_used = "true";
defparam \Add0~145 .cin_used = "true";
defparam \Add0~145 .lut_mask = "962b";
defparam \Add0~145 .operation_mode = "arithmetic";
defparam \Add0~145 .output_mode = "comb_only";
defparam \Add0~145 .register_cascade_mode = "off";
defparam \Add0~145 .sum_lutc_input = "cin";
defparam \Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \p1[28] (
// Equation(s):
// p1[28] = DFFEAS(b1[28] $ (\Add0~145_combout  $ ((!(!\p1[25]~35  & \p1[27]~39 ) # (\p1[25]~35  & \p1[27]~39COUT1_182 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~145_combout , , , !\Add0~0_combout )
// \p1[28]~41  = CARRY((b1[28] & ((\Add0~145_combout ) # (!\p1[27]~39 ))) # (!b1[28] & (\Add0~145_combout  & !\p1[27]~39 )))
// \p1[28]~41COUT1_184  = CARRY((b1[28] & ((\Add0~145_combout ) # (!\p1[27]~39COUT1_182 ))) # (!b1[28] & (\Add0~145_combout  & !\p1[27]~39COUT1_182 )))

	.clk(\clk~combout ),
	.dataa(b1[28]),
	.datab(\Add0~145_combout ),
	.datac(\Add0~145_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[25]~35 ),
	.cin0(\p1[27]~39 ),
	.cin1(\p1[27]~39COUT1_182 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[28]),
	.cout(),
	.cout0(\p1[28]~41 ),
	.cout1(\p1[28]~41COUT1_184 ));
// synopsys translate_off
defparam \p1[28] .cin0_used = "true";
defparam \p1[28] .cin1_used = "true";
defparam \p1[28] .cin_used = "true";
defparam \p1[28] .lut_mask = "698e";
defparam \p1[28] .operation_mode = "arithmetic";
defparam \p1[28] .output_mode = "reg_only";
defparam \p1[28] .register_cascade_mode = "off";
defparam \p1[28] .sum_lutc_input = "cin";
defparam \p1[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \Add0~150 (
// Equation(s):
// \Add0~150_combout  = b1[29] $ (p1[28] $ ((!(!\Add0~132  & \Add0~147 ) # (\Add0~132  & \Add0~147COUT1_230 ))))
// \Add0~152  = CARRY((b1[29] & ((!\Add0~147 ) # (!p1[28]))) # (!b1[29] & (!p1[28] & !\Add0~147 )))
// \Add0~152COUT1_232  = CARRY((b1[29] & ((!\Add0~147COUT1_230 ) # (!p1[28]))) # (!b1[29] & (!p1[28] & !\Add0~147COUT1_230 )))

	.clk(gnd),
	.dataa(b1[29]),
	.datab(p1[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~132 ),
	.cin0(\Add0~147 ),
	.cin1(\Add0~147COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~152 ),
	.cout1(\Add0~152COUT1_232 ));
// synopsys translate_off
defparam \Add0~150 .cin0_used = "true";
defparam \Add0~150 .cin1_used = "true";
defparam \Add0~150 .cin_used = "true";
defparam \Add0~150 .lut_mask = "692b";
defparam \Add0~150 .operation_mode = "arithmetic";
defparam \Add0~150 .output_mode = "comb_only";
defparam \Add0~150 .register_cascade_mode = "off";
defparam \Add0~150 .sum_lutc_input = "cin";
defparam \Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \p1[29] (
// Equation(s):
// p1[29] = DFFEAS(b1[29] $ (\Add0~150_combout  $ (((!\p1[25]~35  & \p1[28]~41 ) # (\p1[25]~35  & \p1[28]~41COUT1_184 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~150_combout , , , !\Add0~0_combout )
// \p1[29]~43  = CARRY((b1[29] & (!\Add0~150_combout  & !\p1[28]~41 )) # (!b1[29] & ((!\p1[28]~41 ) # (!\Add0~150_combout ))))
// \p1[29]~43COUT1_186  = CARRY((b1[29] & (!\Add0~150_combout  & !\p1[28]~41COUT1_184 )) # (!b1[29] & ((!\p1[28]~41COUT1_184 ) # (!\Add0~150_combout ))))

	.clk(\clk~combout ),
	.dataa(b1[29]),
	.datab(\Add0~150_combout ),
	.datac(\Add0~150_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[25]~35 ),
	.cin0(\p1[28]~41 ),
	.cin1(\p1[28]~41COUT1_184 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[29]),
	.cout(),
	.cout0(\p1[29]~43 ),
	.cout1(\p1[29]~43COUT1_186 ));
// synopsys translate_off
defparam \p1[29] .cin0_used = "true";
defparam \p1[29] .cin1_used = "true";
defparam \p1[29] .cin_used = "true";
defparam \p1[29] .lut_mask = "9617";
defparam \p1[29] .operation_mode = "arithmetic";
defparam \p1[29] .output_mode = "reg_only";
defparam \p1[29] .register_cascade_mode = "off";
defparam \p1[29] .sum_lutc_input = "cin";
defparam \p1[29] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [30]),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \b1[30] (
// Equation(s):
// b1[30] = ((GLOBAL(\reset~combout ) & (\B~combout [30])) # (!GLOBAL(\reset~combout ) & ((b1[30]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [30]),
	.datac(b1[30]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[30]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[30] .lut_mask = "ccf0";
defparam \b1[30] .operation_mode = "normal";
defparam \b1[30] .output_mode = "comb_only";
defparam \b1[30] .register_cascade_mode = "off";
defparam \b1[30] .sum_lutc_input = "datac";
defparam \b1[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \Add0~155 (
// Equation(s):
// \Add0~155_combout  = p1[29] $ (b1[30] $ (((!\Add0~132  & \Add0~152 ) # (\Add0~132  & \Add0~152COUT1_232 ))))
// \Add0~157  = CARRY((p1[29] & ((!\Add0~152COUT1_232 ) # (!b1[30]))) # (!p1[29] & (!b1[30] & !\Add0~152COUT1_232 )))

	.clk(gnd),
	.dataa(p1[29]),
	.datab(b1[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~132 ),
	.cin0(\Add0~152 ),
	.cin1(\Add0~152COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~155_combout ),
	.regout(),
	.cout(\Add0~157 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~155 .cin0_used = "true";
defparam \Add0~155 .cin1_used = "true";
defparam \Add0~155 .cin_used = "true";
defparam \Add0~155 .lut_mask = "962b";
defparam \Add0~155 .operation_mode = "arithmetic";
defparam \Add0~155 .output_mode = "comb_only";
defparam \Add0~155 .register_cascade_mode = "off";
defparam \Add0~155 .sum_lutc_input = "cin";
defparam \Add0~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \p1[30] (
// Equation(s):
// p1[30] = DFFEAS(\Add0~155_combout  $ (b1[30] $ ((!(!\p1[25]~35  & \p1[29]~43 ) # (\p1[25]~35  & \p1[29]~43COUT1_186 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \Add0~155_combout , , , !\Add0~0_combout )
// \p1[30]~45  = CARRY((\Add0~155_combout  & ((b1[30]) # (!\p1[29]~43COUT1_186 ))) # (!\Add0~155_combout  & (b1[30] & !\p1[29]~43COUT1_186 )))

	.clk(\clk~combout ),
	.dataa(\Add0~155_combout ),
	.datab(b1[30]),
	.datac(\Add0~155_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[25]~35 ),
	.cin0(\p1[29]~43 ),
	.cin1(\p1[29]~43COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[30]),
	.cout(\p1[30]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[30] .cin0_used = "true";
defparam \p1[30] .cin1_used = "true";
defparam \p1[30] .cin_used = "true";
defparam \p1[30] .lut_mask = "698e";
defparam \p1[30] .operation_mode = "arithmetic";
defparam \p1[30] .output_mode = "reg_only";
defparam \p1[30] .register_cascade_mode = "off";
defparam \p1[30] .sum_lutc_input = "cin";
defparam \p1[30] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [31]),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \b1[31] (
// Equation(s):
// b1[31] = ((GLOBAL(\reset~combout ) & (\B~combout [31])) # (!GLOBAL(\reset~combout ) & ((b1[31]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [31]),
	.datac(b1[31]),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(b1[31]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b1[31] .lut_mask = "ccf0";
defparam \b1[31] .operation_mode = "normal";
defparam \b1[31] .output_mode = "comb_only";
defparam \b1[31] .register_cascade_mode = "off";
defparam \b1[31] .sum_lutc_input = "datac";
defparam \b1[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = p1[30] $ (((\Add0~157  $ (!b1[31]))))

	.clk(gnd),
	.dataa(p1[30]),
	.datab(vcc),
	.datac(vcc),
	.datad(b1[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~0 .cin_used = "true";
defparam \Add0~0 .lut_mask = "5aa5";
defparam \Add0~0 .operation_mode = "normal";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \a1[0] (
// Equation(s):
// a1[0] = DFFEAS((((!\Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \LessThan0~8_combout , \A~combout [0], GLOBAL(\reset~combout ), , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [0]),
	.datad(\Add0~0_combout ),
	.aclr(gnd),
	.aload(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(a1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a1[0] .lut_mask = "00ff";
defparam \a1[0] .operation_mode = "normal";
defparam \a1[0] .output_mode = "reg_only";
defparam \a1[0] .register_cascade_mode = "off";
defparam \a1[0] .sum_lutc_input = "datac";
defparam \a1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxv_lcell \LO[0]~0 (
// Equation(s):
// \LO[0]~0_combout  = (!\reset~combout  & (((!\LessThan0~8_combout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LO[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[0]~0 .lut_mask = "0055";
defparam \LO[0]~0 .operation_mode = "normal";
defparam \LO[0]~0 .output_mode = "comb_only";
defparam \LO[0]~0 .register_cascade_mode = "off";
defparam \LO[0]~0 .sum_lutc_input = "datac";
defparam \LO[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxv_lcell \LO[0]~reg0 (
// Equation(s):
// \LO[0]~reg0_regout  = DFFEAS((((a1[0]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[0]~reg0 .lut_mask = "ff00";
defparam \LO[0]~reg0 .operation_mode = "normal";
defparam \LO[0]~reg0 .output_mode = "reg_only";
defparam \LO[0]~reg0 .register_cascade_mode = "off";
defparam \LO[0]~reg0 .sum_lutc_input = "datac";
defparam \LO[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxv_lcell \LO[1]~reg0 (
// Equation(s):
// \LO[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[1]~reg0 .lut_mask = "0000";
defparam \LO[1]~reg0 .operation_mode = "normal";
defparam \LO[1]~reg0 .output_mode = "reg_only";
defparam \LO[1]~reg0 .register_cascade_mode = "off";
defparam \LO[1]~reg0 .sum_lutc_input = "datac";
defparam \LO[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxv_lcell \LO[2]~reg0 (
// Equation(s):
// \LO[2]~reg0_regout  = DFFEAS((((a1[2]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[2]~reg0 .lut_mask = "ff00";
defparam \LO[2]~reg0 .operation_mode = "normal";
defparam \LO[2]~reg0 .output_mode = "reg_only";
defparam \LO[2]~reg0 .register_cascade_mode = "off";
defparam \LO[2]~reg0 .sum_lutc_input = "datac";
defparam \LO[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxv_lcell \LO[3]~reg0 (
// Equation(s):
// \LO[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[3]~reg0 .lut_mask = "0000";
defparam \LO[3]~reg0 .operation_mode = "normal";
defparam \LO[3]~reg0 .output_mode = "reg_only";
defparam \LO[3]~reg0 .register_cascade_mode = "off";
defparam \LO[3]~reg0 .sum_lutc_input = "datac";
defparam \LO[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxv_lcell \LO[4]~reg0 (
// Equation(s):
// \LO[4]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[4]~reg0 .lut_mask = "0000";
defparam \LO[4]~reg0 .operation_mode = "normal";
defparam \LO[4]~reg0 .output_mode = "reg_only";
defparam \LO[4]~reg0 .register_cascade_mode = "off";
defparam \LO[4]~reg0 .sum_lutc_input = "datac";
defparam \LO[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxv_lcell \LO[5]~reg0 (
// Equation(s):
// \LO[5]~reg0_regout  = DFFEAS((((a1[5]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[5]~reg0 .lut_mask = "ff00";
defparam \LO[5]~reg0 .operation_mode = "normal";
defparam \LO[5]~reg0 .output_mode = "reg_only";
defparam \LO[5]~reg0 .register_cascade_mode = "off";
defparam \LO[5]~reg0 .sum_lutc_input = "datac";
defparam \LO[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxv_lcell \LO[6]~reg0 (
// Equation(s):
// \LO[6]~reg0_regout  = DFFEAS((((a1[6]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[6]~reg0 .lut_mask = "ff00";
defparam \LO[6]~reg0 .operation_mode = "normal";
defparam \LO[6]~reg0 .output_mode = "reg_only";
defparam \LO[6]~reg0 .register_cascade_mode = "off";
defparam \LO[6]~reg0 .sum_lutc_input = "datac";
defparam \LO[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \LO[7]~reg0 (
// Equation(s):
// \LO[7]~reg0_regout  = DFFEAS((((a1[7]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[7]~reg0 .lut_mask = "ff00";
defparam \LO[7]~reg0 .operation_mode = "normal";
defparam \LO[7]~reg0 .output_mode = "reg_only";
defparam \LO[7]~reg0 .register_cascade_mode = "off";
defparam \LO[7]~reg0 .sum_lutc_input = "datac";
defparam \LO[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxv_lcell \LO[8]~reg0 (
// Equation(s):
// \LO[8]~reg0_regout  = DFFEAS((((a1[8]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[8]~reg0 .lut_mask = "ff00";
defparam \LO[8]~reg0 .operation_mode = "normal";
defparam \LO[8]~reg0 .output_mode = "reg_only";
defparam \LO[8]~reg0 .register_cascade_mode = "off";
defparam \LO[8]~reg0 .sum_lutc_input = "datac";
defparam \LO[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \LO[9]~reg0 (
// Equation(s):
// \LO[9]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[9]~reg0 .lut_mask = "0000";
defparam \LO[9]~reg0 .operation_mode = "normal";
defparam \LO[9]~reg0 .output_mode = "reg_only";
defparam \LO[9]~reg0 .register_cascade_mode = "off";
defparam \LO[9]~reg0 .sum_lutc_input = "datac";
defparam \LO[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \LO[10]~reg0 (
// Equation(s):
// \LO[10]~reg0_regout  = DFFEAS((((a1[10]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[10]~reg0 .lut_mask = "ff00";
defparam \LO[10]~reg0 .operation_mode = "normal";
defparam \LO[10]~reg0 .output_mode = "reg_only";
defparam \LO[10]~reg0 .register_cascade_mode = "off";
defparam \LO[10]~reg0 .sum_lutc_input = "datac";
defparam \LO[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxv_lcell \LO[11]~reg0 (
// Equation(s):
// \LO[11]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[11]~reg0 .lut_mask = "0000";
defparam \LO[11]~reg0 .operation_mode = "normal";
defparam \LO[11]~reg0 .output_mode = "reg_only";
defparam \LO[11]~reg0 .register_cascade_mode = "off";
defparam \LO[11]~reg0 .sum_lutc_input = "datac";
defparam \LO[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxv_lcell \LO[12]~reg0 (
// Equation(s):
// \LO[12]~reg0_regout  = DFFEAS((((a1[12]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[12]~reg0 .lut_mask = "ff00";
defparam \LO[12]~reg0 .operation_mode = "normal";
defparam \LO[12]~reg0 .output_mode = "reg_only";
defparam \LO[12]~reg0 .register_cascade_mode = "off";
defparam \LO[12]~reg0 .sum_lutc_input = "datac";
defparam \LO[12]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxv_lcell \LO[13]~reg0 (
// Equation(s):
// \LO[13]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[13]~reg0 .lut_mask = "0000";
defparam \LO[13]~reg0 .operation_mode = "normal";
defparam \LO[13]~reg0 .output_mode = "reg_only";
defparam \LO[13]~reg0 .register_cascade_mode = "off";
defparam \LO[13]~reg0 .sum_lutc_input = "datac";
defparam \LO[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \LO[14]~reg0 (
// Equation(s):
// \LO[14]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[14]~reg0 .lut_mask = "0000";
defparam \LO[14]~reg0 .operation_mode = "normal";
defparam \LO[14]~reg0 .output_mode = "reg_only";
defparam \LO[14]~reg0 .register_cascade_mode = "off";
defparam \LO[14]~reg0 .sum_lutc_input = "datac";
defparam \LO[14]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxv_lcell \LO[15]~reg0 (
// Equation(s):
// \LO[15]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[15]~reg0 .lut_mask = "0000";
defparam \LO[15]~reg0 .operation_mode = "normal";
defparam \LO[15]~reg0 .output_mode = "reg_only";
defparam \LO[15]~reg0 .register_cascade_mode = "off";
defparam \LO[15]~reg0 .sum_lutc_input = "datac";
defparam \LO[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \LO[16]~reg0 (
// Equation(s):
// \LO[16]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[16]~reg0 .lut_mask = "0000";
defparam \LO[16]~reg0 .operation_mode = "normal";
defparam \LO[16]~reg0 .output_mode = "reg_only";
defparam \LO[16]~reg0 .register_cascade_mode = "off";
defparam \LO[16]~reg0 .sum_lutc_input = "datac";
defparam \LO[16]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxv_lcell \LO[17]~reg0 (
// Equation(s):
// \LO[17]~reg0_regout  = DFFEAS((((a1[17]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[17]~reg0 .lut_mask = "ff00";
defparam \LO[17]~reg0 .operation_mode = "normal";
defparam \LO[17]~reg0 .output_mode = "reg_only";
defparam \LO[17]~reg0 .register_cascade_mode = "off";
defparam \LO[17]~reg0 .sum_lutc_input = "datac";
defparam \LO[17]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \LO[18]~reg0 (
// Equation(s):
// \LO[18]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[18]~reg0 .lut_mask = "0000";
defparam \LO[18]~reg0 .operation_mode = "normal";
defparam \LO[18]~reg0 .output_mode = "reg_only";
defparam \LO[18]~reg0 .register_cascade_mode = "off";
defparam \LO[18]~reg0 .sum_lutc_input = "datac";
defparam \LO[18]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \LO[19]~reg0 (
// Equation(s):
// \LO[19]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[19]~reg0 .lut_mask = "0000";
defparam \LO[19]~reg0 .operation_mode = "normal";
defparam \LO[19]~reg0 .output_mode = "reg_only";
defparam \LO[19]~reg0 .register_cascade_mode = "off";
defparam \LO[19]~reg0 .sum_lutc_input = "datac";
defparam \LO[19]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell \LO[20]~reg0 (
// Equation(s):
// \LO[20]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[20]~reg0 .lut_mask = "0000";
defparam \LO[20]~reg0 .operation_mode = "normal";
defparam \LO[20]~reg0 .output_mode = "reg_only";
defparam \LO[20]~reg0 .register_cascade_mode = "off";
defparam \LO[20]~reg0 .sum_lutc_input = "datac";
defparam \LO[20]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \LO[21]~reg0 (
// Equation(s):
// \LO[21]~reg0_regout  = DFFEAS((((a1[21]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[21]~reg0 .lut_mask = "ff00";
defparam \LO[21]~reg0 .operation_mode = "normal";
defparam \LO[21]~reg0 .output_mode = "reg_only";
defparam \LO[21]~reg0 .register_cascade_mode = "off";
defparam \LO[21]~reg0 .sum_lutc_input = "datac";
defparam \LO[21]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxv_lcell \LO[22]~reg0 (
// Equation(s):
// \LO[22]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[22], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[22]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[22]~reg0 .lut_mask = "0000";
defparam \LO[22]~reg0 .operation_mode = "normal";
defparam \LO[22]~reg0 .output_mode = "reg_only";
defparam \LO[22]~reg0 .register_cascade_mode = "off";
defparam \LO[22]~reg0 .sum_lutc_input = "datac";
defparam \LO[22]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \LO[23]~reg0 (
// Equation(s):
// \LO[23]~reg0_regout  = DFFEAS((((a1[23]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[23]~reg0 .lut_mask = "ff00";
defparam \LO[23]~reg0 .operation_mode = "normal";
defparam \LO[23]~reg0 .output_mode = "reg_only";
defparam \LO[23]~reg0 .register_cascade_mode = "off";
defparam \LO[23]~reg0 .sum_lutc_input = "datac";
defparam \LO[23]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \LO[24]~reg0 (
// Equation(s):
// \LO[24]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[24], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[24]~reg0 .lut_mask = "0000";
defparam \LO[24]~reg0 .operation_mode = "normal";
defparam \LO[24]~reg0 .output_mode = "reg_only";
defparam \LO[24]~reg0 .register_cascade_mode = "off";
defparam \LO[24]~reg0 .sum_lutc_input = "datac";
defparam \LO[24]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \LO[25]~reg0 (
// Equation(s):
// \LO[25]~reg0_regout  = DFFEAS((((a1[25]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[25]~reg0 .lut_mask = "ff00";
defparam \LO[25]~reg0 .operation_mode = "normal";
defparam \LO[25]~reg0 .output_mode = "reg_only";
defparam \LO[25]~reg0 .register_cascade_mode = "off";
defparam \LO[25]~reg0 .sum_lutc_input = "datac";
defparam \LO[25]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \LO[26]~reg0 (
// Equation(s):
// \LO[26]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[26], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[26]~reg0 .lut_mask = "0000";
defparam \LO[26]~reg0 .operation_mode = "normal";
defparam \LO[26]~reg0 .output_mode = "reg_only";
defparam \LO[26]~reg0 .register_cascade_mode = "off";
defparam \LO[26]~reg0 .sum_lutc_input = "datac";
defparam \LO[26]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \LO[27]~reg0 (
// Equation(s):
// \LO[27]~reg0_regout  = DFFEAS((((a1[27]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[27]~reg0 .lut_mask = "ff00";
defparam \LO[27]~reg0 .operation_mode = "normal";
defparam \LO[27]~reg0 .output_mode = "reg_only";
defparam \LO[27]~reg0 .register_cascade_mode = "off";
defparam \LO[27]~reg0 .sum_lutc_input = "datac";
defparam \LO[27]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxv_lcell \LO[28]~reg0 (
// Equation(s):
// \LO[28]~reg0_regout  = DFFEAS((((a1[28]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[28]~reg0 .lut_mask = "ff00";
defparam \LO[28]~reg0 .operation_mode = "normal";
defparam \LO[28]~reg0 .output_mode = "reg_only";
defparam \LO[28]~reg0 .register_cascade_mode = "off";
defparam \LO[28]~reg0 .sum_lutc_input = "datac";
defparam \LO[28]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \LO[29]~reg0 (
// Equation(s):
// \LO[29]~reg0_regout  = DFFEAS((((a1[29]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(a1[29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[29]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[29]~reg0 .lut_mask = "ff00";
defparam \LO[29]~reg0 .operation_mode = "normal";
defparam \LO[29]~reg0 .output_mode = "reg_only";
defparam \LO[29]~reg0 .register_cascade_mode = "off";
defparam \LO[29]~reg0 .sum_lutc_input = "datac";
defparam \LO[29]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \LO[30]~reg0 (
// Equation(s):
// \LO[30]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[30], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[30]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[30]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[30]~reg0 .lut_mask = "0000";
defparam \LO[30]~reg0 .operation_mode = "normal";
defparam \LO[30]~reg0 .output_mode = "reg_only";
defparam \LO[30]~reg0 .register_cascade_mode = "off";
defparam \LO[30]~reg0 .sum_lutc_input = "datac";
defparam \LO[30]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \LO[31]~reg0 (
// Equation(s):
// \LO[31]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , a1[31], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(a1[31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[31]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[31]~reg0 .lut_mask = "0000";
defparam \LO[31]~reg0 .operation_mode = "normal";
defparam \LO[31]~reg0 .output_mode = "reg_only";
defparam \LO[31]~reg0 .register_cascade_mode = "off";
defparam \LO[31]~reg0 .sum_lutc_input = "datac";
defparam \LO[31]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \HI[0]~reg0 (
// Equation(s):
// \HI[0]~reg0_regout  = DFFEAS((((p1[0]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[0]~reg0 .lut_mask = "ff00";
defparam \HI[0]~reg0 .operation_mode = "normal";
defparam \HI[0]~reg0 .output_mode = "reg_only";
defparam \HI[0]~reg0 .register_cascade_mode = "off";
defparam \HI[0]~reg0 .sum_lutc_input = "datac";
defparam \HI[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \HI[1]~reg0 (
// Equation(s):
// \HI[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[1]~reg0 .lut_mask = "0000";
defparam \HI[1]~reg0 .operation_mode = "normal";
defparam \HI[1]~reg0 .output_mode = "reg_only";
defparam \HI[1]~reg0 .register_cascade_mode = "off";
defparam \HI[1]~reg0 .sum_lutc_input = "datac";
defparam \HI[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \HI[2]~reg0 (
// Equation(s):
// \HI[2]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[2]~reg0 .lut_mask = "0000";
defparam \HI[2]~reg0 .operation_mode = "normal";
defparam \HI[2]~reg0 .output_mode = "reg_only";
defparam \HI[2]~reg0 .register_cascade_mode = "off";
defparam \HI[2]~reg0 .sum_lutc_input = "datac";
defparam \HI[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxv_lcell \HI[3]~reg0 (
// Equation(s):
// \HI[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[3]~reg0 .lut_mask = "0000";
defparam \HI[3]~reg0 .operation_mode = "normal";
defparam \HI[3]~reg0 .output_mode = "reg_only";
defparam \HI[3]~reg0 .register_cascade_mode = "off";
defparam \HI[3]~reg0 .sum_lutc_input = "datac";
defparam \HI[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \HI[4]~reg0 (
// Equation(s):
// \HI[4]~reg0_regout  = DFFEAS((((p1[4]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[4]~reg0 .lut_mask = "ff00";
defparam \HI[4]~reg0 .operation_mode = "normal";
defparam \HI[4]~reg0 .output_mode = "reg_only";
defparam \HI[4]~reg0 .register_cascade_mode = "off";
defparam \HI[4]~reg0 .sum_lutc_input = "datac";
defparam \HI[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \HI[5]~reg0 (
// Equation(s):
// \HI[5]~reg0_regout  = DFFEAS((((p1[5]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[5]~reg0 .lut_mask = "ff00";
defparam \HI[5]~reg0 .operation_mode = "normal";
defparam \HI[5]~reg0 .output_mode = "reg_only";
defparam \HI[5]~reg0 .register_cascade_mode = "off";
defparam \HI[5]~reg0 .sum_lutc_input = "datac";
defparam \HI[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxv_lcell \HI[6]~reg0 (
// Equation(s):
// \HI[6]~reg0_regout  = DFFEAS((((p1[6]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[6]~reg0 .lut_mask = "ff00";
defparam \HI[6]~reg0 .operation_mode = "normal";
defparam \HI[6]~reg0 .output_mode = "reg_only";
defparam \HI[6]~reg0 .register_cascade_mode = "off";
defparam \HI[6]~reg0 .sum_lutc_input = "datac";
defparam \HI[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \HI[7]~reg0 (
// Equation(s):
// \HI[7]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[7]~reg0 .lut_mask = "0000";
defparam \HI[7]~reg0 .operation_mode = "normal";
defparam \HI[7]~reg0 .output_mode = "reg_only";
defparam \HI[7]~reg0 .register_cascade_mode = "off";
defparam \HI[7]~reg0 .sum_lutc_input = "datac";
defparam \HI[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxv_lcell \HI[8]~reg0 (
// Equation(s):
// \HI[8]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[8]~reg0 .lut_mask = "0000";
defparam \HI[8]~reg0 .operation_mode = "normal";
defparam \HI[8]~reg0 .output_mode = "reg_only";
defparam \HI[8]~reg0 .register_cascade_mode = "off";
defparam \HI[8]~reg0 .sum_lutc_input = "datac";
defparam \HI[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \HI[9]~reg0 (
// Equation(s):
// \HI[9]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[9]~reg0 .lut_mask = "0000";
defparam \HI[9]~reg0 .operation_mode = "normal";
defparam \HI[9]~reg0 .output_mode = "reg_only";
defparam \HI[9]~reg0 .register_cascade_mode = "off";
defparam \HI[9]~reg0 .sum_lutc_input = "datac";
defparam \HI[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \HI[10]~reg0 (
// Equation(s):
// \HI[10]~reg0_regout  = DFFEAS((((p1[10]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[10]~reg0 .lut_mask = "ff00";
defparam \HI[10]~reg0 .operation_mode = "normal";
defparam \HI[10]~reg0 .output_mode = "reg_only";
defparam \HI[10]~reg0 .register_cascade_mode = "off";
defparam \HI[10]~reg0 .sum_lutc_input = "datac";
defparam \HI[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \HI[11]~reg0 (
// Equation(s):
// \HI[11]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[11]~reg0 .lut_mask = "0000";
defparam \HI[11]~reg0 .operation_mode = "normal";
defparam \HI[11]~reg0 .output_mode = "reg_only";
defparam \HI[11]~reg0 .register_cascade_mode = "off";
defparam \HI[11]~reg0 .sum_lutc_input = "datac";
defparam \HI[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \HI[12]~reg0 (
// Equation(s):
// \HI[12]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[12]~reg0 .lut_mask = "0000";
defparam \HI[12]~reg0 .operation_mode = "normal";
defparam \HI[12]~reg0 .output_mode = "reg_only";
defparam \HI[12]~reg0 .register_cascade_mode = "off";
defparam \HI[12]~reg0 .sum_lutc_input = "datac";
defparam \HI[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxv_lcell \HI[13]~reg0 (
// Equation(s):
// \HI[13]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[13]~reg0 .lut_mask = "0000";
defparam \HI[13]~reg0 .operation_mode = "normal";
defparam \HI[13]~reg0 .output_mode = "reg_only";
defparam \HI[13]~reg0 .register_cascade_mode = "off";
defparam \HI[13]~reg0 .sum_lutc_input = "datac";
defparam \HI[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \HI[14]~reg0 (
// Equation(s):
// \HI[14]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[14]~reg0 .lut_mask = "0000";
defparam \HI[14]~reg0 .operation_mode = "normal";
defparam \HI[14]~reg0 .output_mode = "reg_only";
defparam \HI[14]~reg0 .register_cascade_mode = "off";
defparam \HI[14]~reg0 .sum_lutc_input = "datac";
defparam \HI[14]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxv_lcell \HI[15]~reg0 (
// Equation(s):
// \HI[15]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[15]~reg0 .lut_mask = "0000";
defparam \HI[15]~reg0 .operation_mode = "normal";
defparam \HI[15]~reg0 .output_mode = "reg_only";
defparam \HI[15]~reg0 .register_cascade_mode = "off";
defparam \HI[15]~reg0 .sum_lutc_input = "datac";
defparam \HI[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \HI[16]~reg0 (
// Equation(s):
// \HI[16]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[16]~reg0 .lut_mask = "0000";
defparam \HI[16]~reg0 .operation_mode = "normal";
defparam \HI[16]~reg0 .output_mode = "reg_only";
defparam \HI[16]~reg0 .register_cascade_mode = "off";
defparam \HI[16]~reg0 .sum_lutc_input = "datac";
defparam \HI[16]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxv_lcell \HI[17]~reg0 (
// Equation(s):
// \HI[17]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[17]~reg0 .lut_mask = "0000";
defparam \HI[17]~reg0 .operation_mode = "normal";
defparam \HI[17]~reg0 .output_mode = "reg_only";
defparam \HI[17]~reg0 .register_cascade_mode = "off";
defparam \HI[17]~reg0 .sum_lutc_input = "datac";
defparam \HI[17]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \HI[18]~reg0 (
// Equation(s):
// \HI[18]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[18]~reg0 .lut_mask = "0000";
defparam \HI[18]~reg0 .operation_mode = "normal";
defparam \HI[18]~reg0 .output_mode = "reg_only";
defparam \HI[18]~reg0 .register_cascade_mode = "off";
defparam \HI[18]~reg0 .sum_lutc_input = "datac";
defparam \HI[18]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \HI[19]~reg0 (
// Equation(s):
// \HI[19]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[19]~reg0 .lut_mask = "0000";
defparam \HI[19]~reg0 .operation_mode = "normal";
defparam \HI[19]~reg0 .output_mode = "reg_only";
defparam \HI[19]~reg0 .register_cascade_mode = "off";
defparam \HI[19]~reg0 .sum_lutc_input = "datac";
defparam \HI[19]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxv_lcell \HI[20]~reg0 (
// Equation(s):
// \HI[20]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[20]~reg0 .lut_mask = "0000";
defparam \HI[20]~reg0 .operation_mode = "normal";
defparam \HI[20]~reg0 .output_mode = "reg_only";
defparam \HI[20]~reg0 .register_cascade_mode = "off";
defparam \HI[20]~reg0 .sum_lutc_input = "datac";
defparam \HI[20]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \HI[21]~reg0 (
// Equation(s):
// \HI[21]~reg0_regout  = DFFEAS((((p1[21]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[21]~reg0 .lut_mask = "ff00";
defparam \HI[21]~reg0 .operation_mode = "normal";
defparam \HI[21]~reg0 .output_mode = "reg_only";
defparam \HI[21]~reg0 .register_cascade_mode = "off";
defparam \HI[21]~reg0 .sum_lutc_input = "datac";
defparam \HI[21]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \HI[22]~reg0 (
// Equation(s):
// \HI[22]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[22], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[22]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[22]~reg0 .lut_mask = "0000";
defparam \HI[22]~reg0 .operation_mode = "normal";
defparam \HI[22]~reg0 .output_mode = "reg_only";
defparam \HI[22]~reg0 .register_cascade_mode = "off";
defparam \HI[22]~reg0 .sum_lutc_input = "datac";
defparam \HI[22]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \HI[23]~reg0 (
// Equation(s):
// \HI[23]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[23]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[23]~reg0 .lut_mask = "0000";
defparam \HI[23]~reg0 .operation_mode = "normal";
defparam \HI[23]~reg0 .output_mode = "reg_only";
defparam \HI[23]~reg0 .register_cascade_mode = "off";
defparam \HI[23]~reg0 .sum_lutc_input = "datac";
defparam \HI[23]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxv_lcell \HI[24]~reg0 (
// Equation(s):
// \HI[24]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[24], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[24]~reg0 .lut_mask = "0000";
defparam \HI[24]~reg0 .operation_mode = "normal";
defparam \HI[24]~reg0 .output_mode = "reg_only";
defparam \HI[24]~reg0 .register_cascade_mode = "off";
defparam \HI[24]~reg0 .sum_lutc_input = "datac";
defparam \HI[24]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxv_lcell \HI[25]~reg0 (
// Equation(s):
// \HI[25]~reg0_regout  = DFFEAS((((p1[25]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[25]~reg0 .lut_mask = "ff00";
defparam \HI[25]~reg0 .operation_mode = "normal";
defparam \HI[25]~reg0 .output_mode = "reg_only";
defparam \HI[25]~reg0 .register_cascade_mode = "off";
defparam \HI[25]~reg0 .sum_lutc_input = "datac";
defparam \HI[25]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \HI[26]~reg0 (
// Equation(s):
// \HI[26]~reg0_regout  = DFFEAS((((p1[26]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[26]~reg0 .lut_mask = "ff00";
defparam \HI[26]~reg0 .operation_mode = "normal";
defparam \HI[26]~reg0 .output_mode = "reg_only";
defparam \HI[26]~reg0 .register_cascade_mode = "off";
defparam \HI[26]~reg0 .sum_lutc_input = "datac";
defparam \HI[26]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxv_lcell \HI[27]~reg0 (
// Equation(s):
// \HI[27]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[27], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[27]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[27]~reg0 .lut_mask = "0000";
defparam \HI[27]~reg0 .operation_mode = "normal";
defparam \HI[27]~reg0 .output_mode = "reg_only";
defparam \HI[27]~reg0 .register_cascade_mode = "off";
defparam \HI[27]~reg0 .sum_lutc_input = "datac";
defparam \HI[27]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \HI[28]~reg0 (
// Equation(s):
// \HI[28]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[28], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[28]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[28]~reg0 .lut_mask = "0000";
defparam \HI[28]~reg0 .operation_mode = "normal";
defparam \HI[28]~reg0 .output_mode = "reg_only";
defparam \HI[28]~reg0 .register_cascade_mode = "off";
defparam \HI[28]~reg0 .sum_lutc_input = "datac";
defparam \HI[28]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \HI[29]~reg0 (
// Equation(s):
// \HI[29]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[29], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[29]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[29]~reg0 .lut_mask = "0000";
defparam \HI[29]~reg0 .operation_mode = "normal";
defparam \HI[29]~reg0 .output_mode = "reg_only";
defparam \HI[29]~reg0 .register_cascade_mode = "off";
defparam \HI[29]~reg0 .sum_lutc_input = "datac";
defparam \HI[29]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \HI[30]~reg0 (
// Equation(s):
// \HI[30]~reg0_regout  = DFFEAS((((p1[30]))), GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(p1[30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[30]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[30]~reg0 .lut_mask = "ff00";
defparam \HI[30]~reg0 .operation_mode = "normal";
defparam \HI[30]~reg0 .output_mode = "reg_only";
defparam \HI[30]~reg0 .register_cascade_mode = "off";
defparam \HI[30]~reg0 .sum_lutc_input = "datac";
defparam \HI[30]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \p1[31] (
// Equation(s):
// p1[31] = DFFEAS(\Add0~0_combout  $ (b1[31] $ ((\p1[30]~45 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \LessThan0~8_combout , \~GND~combout , , , !\Add0~0_combout )

	.clk(\clk~combout ),
	.dataa(\Add0~0_combout ),
	.datab(b1[31]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Add0~0_combout ),
	.ena(\LessThan0~8_combout ),
	.cin(\p1[30]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(p1[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \p1[31] .cin_used = "true";
defparam \p1[31] .lut_mask = "9696";
defparam \p1[31] .operation_mode = "normal";
defparam \p1[31] .output_mode = "reg_only";
defparam \p1[31] .register_cascade_mode = "off";
defparam \p1[31] .sum_lutc_input = "cin";
defparam \p1[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxv_lcell \HI[31]~reg0 (
// Equation(s):
// \HI[31]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \LO[0]~0_combout , p1[31], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(p1[31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LO[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[31]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[31]~reg0 .lut_mask = "0000";
defparam \HI[31]~reg0 .operation_mode = "normal";
defparam \HI[31]~reg0 .output_mode = "reg_only";
defparam \HI[31]~reg0 .register_cascade_mode = "off";
defparam \HI[31]~reg0 .sum_lutc_input = "datac";
defparam \HI[31]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[0]~I (
	.datain(\LO[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[0]));
// synopsys translate_off
defparam \LO[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[1]~I (
	.datain(\LO[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[1]));
// synopsys translate_off
defparam \LO[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[2]~I (
	.datain(\LO[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[2]));
// synopsys translate_off
defparam \LO[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[3]~I (
	.datain(\LO[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[3]));
// synopsys translate_off
defparam \LO[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[4]~I (
	.datain(\LO[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[4]));
// synopsys translate_off
defparam \LO[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[5]~I (
	.datain(\LO[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[5]));
// synopsys translate_off
defparam \LO[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[6]~I (
	.datain(\LO[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[6]));
// synopsys translate_off
defparam \LO[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[7]~I (
	.datain(\LO[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[7]));
// synopsys translate_off
defparam \LO[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[8]~I (
	.datain(\LO[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[8]));
// synopsys translate_off
defparam \LO[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[9]~I (
	.datain(\LO[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[9]));
// synopsys translate_off
defparam \LO[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[10]~I (
	.datain(\LO[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[10]));
// synopsys translate_off
defparam \LO[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[11]~I (
	.datain(\LO[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[11]));
// synopsys translate_off
defparam \LO[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[12]~I (
	.datain(\LO[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[12]));
// synopsys translate_off
defparam \LO[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[13]~I (
	.datain(\LO[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[13]));
// synopsys translate_off
defparam \LO[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[14]~I (
	.datain(\LO[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[14]));
// synopsys translate_off
defparam \LO[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[15]~I (
	.datain(\LO[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[15]));
// synopsys translate_off
defparam \LO[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[16]~I (
	.datain(\LO[16]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[16]));
// synopsys translate_off
defparam \LO[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[17]~I (
	.datain(\LO[17]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[17]));
// synopsys translate_off
defparam \LO[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[18]~I (
	.datain(\LO[18]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[18]));
// synopsys translate_off
defparam \LO[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[19]~I (
	.datain(\LO[19]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[19]));
// synopsys translate_off
defparam \LO[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[20]~I (
	.datain(\LO[20]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[20]));
// synopsys translate_off
defparam \LO[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[21]~I (
	.datain(\LO[21]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[21]));
// synopsys translate_off
defparam \LO[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[22]~I (
	.datain(\LO[22]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[22]));
// synopsys translate_off
defparam \LO[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[23]~I (
	.datain(\LO[23]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[23]));
// synopsys translate_off
defparam \LO[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[24]~I (
	.datain(\LO[24]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[24]));
// synopsys translate_off
defparam \LO[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[25]~I (
	.datain(\LO[25]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[25]));
// synopsys translate_off
defparam \LO[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[26]~I (
	.datain(\LO[26]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[26]));
// synopsys translate_off
defparam \LO[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[27]~I (
	.datain(\LO[27]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[27]));
// synopsys translate_off
defparam \LO[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[28]~I (
	.datain(\LO[28]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[28]));
// synopsys translate_off
defparam \LO[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[29]~I (
	.datain(\LO[29]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[29]));
// synopsys translate_off
defparam \LO[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[30]~I (
	.datain(\LO[30]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[30]));
// synopsys translate_off
defparam \LO[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[31]~I (
	.datain(\LO[31]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[31]));
// synopsys translate_off
defparam \LO[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[0]~I (
	.datain(\HI[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[0]));
// synopsys translate_off
defparam \HI[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[1]~I (
	.datain(\HI[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[1]));
// synopsys translate_off
defparam \HI[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[2]~I (
	.datain(\HI[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[2]));
// synopsys translate_off
defparam \HI[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[3]~I (
	.datain(\HI[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[3]));
// synopsys translate_off
defparam \HI[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[4]~I (
	.datain(\HI[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[4]));
// synopsys translate_off
defparam \HI[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[5]~I (
	.datain(\HI[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[5]));
// synopsys translate_off
defparam \HI[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[6]~I (
	.datain(\HI[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[6]));
// synopsys translate_off
defparam \HI[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[7]~I (
	.datain(\HI[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[7]));
// synopsys translate_off
defparam \HI[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[8]~I (
	.datain(\HI[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[8]));
// synopsys translate_off
defparam \HI[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[9]~I (
	.datain(\HI[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[9]));
// synopsys translate_off
defparam \HI[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[10]~I (
	.datain(\HI[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[10]));
// synopsys translate_off
defparam \HI[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[11]~I (
	.datain(\HI[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[11]));
// synopsys translate_off
defparam \HI[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[12]~I (
	.datain(\HI[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[12]));
// synopsys translate_off
defparam \HI[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[13]~I (
	.datain(\HI[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[13]));
// synopsys translate_off
defparam \HI[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[14]~I (
	.datain(\HI[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[14]));
// synopsys translate_off
defparam \HI[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[15]~I (
	.datain(\HI[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[15]));
// synopsys translate_off
defparam \HI[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[16]~I (
	.datain(\HI[16]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[16]));
// synopsys translate_off
defparam \HI[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[17]~I (
	.datain(\HI[17]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[17]));
// synopsys translate_off
defparam \HI[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[18]~I (
	.datain(\HI[18]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[18]));
// synopsys translate_off
defparam \HI[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[19]~I (
	.datain(\HI[19]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[19]));
// synopsys translate_off
defparam \HI[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[20]~I (
	.datain(\HI[20]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[20]));
// synopsys translate_off
defparam \HI[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[21]~I (
	.datain(\HI[21]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[21]));
// synopsys translate_off
defparam \HI[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[22]~I (
	.datain(\HI[22]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[22]));
// synopsys translate_off
defparam \HI[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[23]~I (
	.datain(\HI[23]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[23]));
// synopsys translate_off
defparam \HI[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[24]~I (
	.datain(\HI[24]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[24]));
// synopsys translate_off
defparam \HI[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[25]~I (
	.datain(\HI[25]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[25]));
// synopsys translate_off
defparam \HI[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[26]~I (
	.datain(\HI[26]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[26]));
// synopsys translate_off
defparam \HI[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[27]~I (
	.datain(\HI[27]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[27]));
// synopsys translate_off
defparam \HI[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[28]~I (
	.datain(\HI[28]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[28]));
// synopsys translate_off
defparam \HI[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[29]~I (
	.datain(\HI[29]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[29]));
// synopsys translate_off
defparam \HI[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[30]~I (
	.datain(\HI[30]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[30]));
// synopsys translate_off
defparam \HI[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[31]~I (
	.datain(\HI[31]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[31]));
// synopsys translate_off
defparam \HI[31]~I .operation_mode = "output";
// synopsys translate_on

endmodule
