Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec 02 07:50:22 2015
| Host         : ThunderV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.374        0.000                      0                43186        0.131        0.000                      0                43186        3.000        0.000                       0                  4475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.487        0.000                      0                  175        0.190        0.000                      0                  175        4.500        0.000                       0                    89  
  clkout3          48.089        0.000                      0                43010        0.280        0.000                      0                43010       38.750        0.000                       0                  4382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             5.374        0.000                      0                   41        0.131        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdiv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockdiv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.766ns (19.782%)  route 3.106ns (80.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.606     2.407    keyb/count0
    SLICE_X63Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.531 r  keyb/char[31]_i_1/O
                         net (fo=5, routed)           0.504     3.035    keyb/char[31]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.486     8.465    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[12]/C
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X65Y131        FDRE (Setup_fdre_C_R)       -0.429     8.522    keyb/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.766ns (19.782%)  route 3.106ns (80.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.606     2.407    keyb/count0
    SLICE_X63Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.531 r  keyb/char[31]_i_1/O
                         net (fo=5, routed)           0.504     3.035    keyb/char[31]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.486     8.465    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X65Y131        FDRE (Setup_fdre_C_R)       -0.429     8.522    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.766ns (19.782%)  route 3.106ns (80.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.606     2.407    keyb/count0
    SLICE_X63Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.531 r  keyb/char[31]_i_1/O
                         net (fo=5, routed)           0.504     3.035    keyb/char[31]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.486     8.465    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X65Y131        FDRE (Setup_fdre_C_R)       -0.429     8.522    keyb/keyb_char_reg[21]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.766ns (19.782%)  route 3.106ns (80.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.606     2.407    keyb/count0
    SLICE_X63Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.531 r  keyb/char[31]_i_1/O
                         net (fo=5, routed)           0.504     3.035    keyb/char[31]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.486     8.465    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X65Y131        FDRE (Setup_fdre_C_R)       -0.429     8.522    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.766ns (19.782%)  route 3.106ns (80.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.606     2.407    keyb/count0
    SLICE_X63Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.531 r  keyb/char[31]_i_1/O
                         net (fo=5, routed)           0.504     3.035    keyb/char[31]_i_1_n_0
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.486     8.465    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/C
                         clock pessimism              0.560     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X65Y131        FDRE (Setup_fdre_C_R)       -0.429     8.522    keyb/keyb_char_reg[31]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.766ns (20.100%)  route 3.045ns (79.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.238     2.039    keyb/count0
    SLICE_X63Y132        LUT3 (Prop_lut3_I0_O)        0.124     2.163 r  keyb/char[13]_i_1/O
                         net (fo=14, routed)          0.811     2.974    keyb/char[13]_i_1_n_0
    SLICE_X57Y129        FDRE                                         r  keyb/keyb_char_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.478     8.457    keyb/clk100
    SLICE_X57Y129        FDRE                                         r  keyb/keyb_char_reg[6]/C
                         clock pessimism              0.560     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X57Y129        FDRE (Setup_fdre_C_CE)      -0.205     8.738    keyb/keyb_char_reg[6]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.766ns (20.079%)  route 3.049ns (79.921%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.238     2.039    keyb/count0
    SLICE_X63Y132        LUT3 (Prop_lut3_I0_O)        0.124     2.163 r  keyb/char[13]_i_1/O
                         net (fo=14, routed)          0.814     2.978    keyb/char[13]_i_1_n_0
    SLICE_X57Y133        FDRE                                         r  keyb/keyb_char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.482     8.461    keyb/clk100
    SLICE_X57Y133        FDRE                                         r  keyb/keyb_char_reg[3]/C
                         clock pessimism              0.560     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X57Y133        FDRE (Setup_fdre_C_CE)      -0.205     8.742    keyb/keyb_char_reg[3]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.766ns (20.286%)  route 3.010ns (79.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.238     2.039    keyb/count0
    SLICE_X63Y132        LUT3 (Prop_lut3_I0_O)        0.124     2.163 r  keyb/char[13]_i_1/O
                         net (fo=14, routed)          0.776     2.939    keyb/char[13]_i_1_n_0
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.481     8.460    keyb/clk100
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/C
                         clock pessimism              0.560     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X57Y132        FDRE (Setup_fdre_C_CE)      -0.205     8.741    keyb/keyb_char_reg[1]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.766ns (20.883%)  route 2.902ns (79.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.238     2.039    keyb/count0
    SLICE_X63Y132        LUT3 (Prop_lut3_I0_O)        0.124     2.163 r  keyb/char[13]_i_1/O
                         net (fo=14, routed)          0.668     2.831    keyb/char[13]_i_1_n_0
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.479     8.458    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[4]/C
                         clock pessimism              0.560     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.205     8.739    keyb/keyb_char_reg[4]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 keyb/timeout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.766ns (20.883%)  route 2.902ns (79.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.703    -0.837    keyb/clk100
    SLICE_X80Y135        FDRE                                         r  keyb/timeout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  keyb/timeout_reg[19]/Q
                         net (fo=2, routed)           0.997     0.678    keyb/p_0_in_0
    SLICE_X81Y133        LUT5 (Prop_lut5_I0_O)        0.124     0.802 r  keyb/temp_char[23]_i_1/O
                         net (fo=19, routed)          1.238     2.039    keyb/count0
    SLICE_X63Y132        LUT3 (Prop_lut3_I0_O)        0.124     2.163 r  keyb/char[13]_i_1/O
                         net (fo=14, routed)          0.668     2.831    keyb/char[13]_i_1_n_0
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.479     8.458    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[5]/C
                         clock pessimism              0.560     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.205     8.739    keyb/keyb_char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  5.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyb/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/temp_char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.556    -0.608    keyb/clk100
    SLICE_X63Y132        FDRE                                         r  keyb/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  keyb/bits_reg[6]/Q
                         net (fo=4, routed)           0.133    -0.334    keyb/bits_reg_n_0_[6]
    SLICE_X63Y131        FDRE                                         r  keyb/temp_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.823    -0.849    keyb/clk100
    SLICE_X63Y131        FDRE                                         r  keyb/temp_char_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.071    -0.524    keyb/temp_char_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keyb/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.554    -0.610    keyb/clk100
    SLICE_X59Y132        FDRE                                         r  keyb/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyb/bits_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.333    keyb/bits_reg_n_0_[3]
    SLICE_X59Y131        FDRE                                         r  keyb/bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.822    -0.851    keyb/clk100
    SLICE_X59Y131        FDRE                                         r  keyb/bits_reg[2]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X59Y131        FDRE (Hold_fdre_C_D)         0.066    -0.531    keyb/bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.555    -0.609    keyb/clk100
    SLICE_X64Y131        FDRE                                         r  keyb/temp_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  keyb/temp_char_reg[23]/Q
                         net (fo=1, routed)           0.117    -0.365    keyb/temp_char_reg_n_0_[23]
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.825    -0.848    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X65Y131        FDRE (Hold_fdre_C_D)         0.021    -0.575    keyb/keyb_char_reg[31]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.559    -0.605    display/myvgatimer/xy/clk100
    SLICE_X29Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  display/myvgatimer/xy/y_reg[3]/Q
                         net (fo=11, routed)          0.132    -0.332    display/myvgatimer/xy/y[3]
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  display/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.287    display/myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X28Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.826    -0.846    display/myvgatimer/xy/clk100
    SLICE_X28Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X28Y131        FDRE (Hold_fdre_C_D)         0.092    -0.500    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.559    -0.605    display/myvgatimer/xy/clk100
    SLICE_X29Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  display/myvgatimer/xy/y_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.333    display/myvgatimer/xy/y[3]
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.288 r  display/myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    display/myvgatimer/xy/y[2]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.826    -0.846    display/myvgatimer/xy/clk100
    SLICE_X28Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X28Y131        FDRE (Hold_fdre_C_D)         0.091    -0.501    display/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.580%)  route 0.175ns (55.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.555    -0.609    keyb/clk100
    SLICE_X63Y131        FDRE                                         r  keyb/temp_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  keyb/temp_char_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.293    keyb/temp_char_reg_n_0_[12]
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.825    -0.848    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X65Y131        FDRE (Hold_fdre_C_D)         0.066    -0.507    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keyb/bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.134%)  route 0.178ns (55.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.554    -0.610    keyb/clk100
    SLICE_X59Y132        FDRE                                         r  keyb/bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyb/bits_reg[4]/Q
                         net (fo=3, routed)           0.178    -0.291    keyb/bits_reg_n_0_[4]
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.820    -0.853    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[4]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X57Y131        FDRE (Hold_fdre_C_D)         0.070    -0.508    keyb/keyb_char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.637%)  route 0.154ns (45.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.559    -0.605    display/myvgatimer/xy/clk100
    SLICE_X28Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  display/myvgatimer/xy/y_reg[2]/Q
                         net (fo=10, routed)          0.154    -0.310    display/myvgatimer/xy/y[2]
    SLICE_X29Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  display/myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    display/myvgatimer/xy/y[3]_i_1_n_0
    SLICE_X29Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.826    -0.846    display/myvgatimer/xy/clk100
    SLICE_X29Y131        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X29Y131        FDRE (Hold_fdre_C_D)         0.091    -0.501    display/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyb/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.553    -0.611    keyb/clk100
    SLICE_X59Y131        FDRE                                         r  keyb/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  keyb/bits_reg[1]/Q
                         net (fo=4, routed)           0.200    -0.270    keyb/bits_reg_n_0_[1]
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.821    -0.852    keyb/clk100
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X57Y132        FDRE (Hold_fdre_C_D)         0.070    -0.507    keyb/keyb_char_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.555    -0.609    keyb/clk100
    SLICE_X64Y131        FDRE                                         r  keyb/temp_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  keyb/temp_char_reg[13]/Q
                         net (fo=2, routed)           0.183    -0.285    keyb/temp_char_reg_n_0_[13]
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.825    -0.848    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X65Y131        FDRE (Hold_fdre_C_D)         0.070    -0.526    keyb/keyb_char_reg[21]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdiv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockdiv/buf100/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y101    clockdiv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y101    clockdiv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y101    clockdiv/start_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y130    display/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y130    display/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y132    display/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y132    display/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y132    display/myvgatimer/xy/x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y131    keyb/bits_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y131    keyb/bits_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y132    keyb/bits_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y132    keyb/bits_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y131    keyb/bits_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y133    keyb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y133    keyb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y101    clockdiv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y130    display/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y130    display/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y130    display/myvgatimer/xy/x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y130    display/myvgatimer/xy/x_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       48.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.089ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.539ns  (logic 2.952ns (9.360%)  route 28.587ns (90.640%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 78.471 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          4.971    18.042    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.166 r  mips/dp/rf/reg_0_255_9_9_i_5/O
                         net (fo=128, routed)         5.939    24.106    memIO/dmem/rf_reg_4352_4607_9_9/A2
    SLICE_X58Y84         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    24.230 r  memIO/dmem/rf_reg_4352_4607_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    24.230    memIO/dmem/rf_reg_4352_4607_9_9/OA
    SLICE_X58Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    24.444 r  memIO/dmem/rf_reg_4352_4607_9_9/F7.A/O
                         net (fo=1, routed)           0.000    24.444    memIO/dmem/rf_reg_4352_4607_9_9/O1
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I1_O)      0.088    24.532 r  memIO/dmem/rf_reg_4352_4607_9_9/F8/O
                         net (fo=1, routed)           1.098    25.630    memIO/dmem/rf_reg_4352_4607_9_9_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.319    25.949 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_78/O
                         net (fo=1, routed)           0.000    25.949    memIO/dmem/rf_reg_r1_0_31_6_11_i_78_n_0
    SLICE_X59Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    26.161 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_27/O
                         net (fo=1, routed)           1.085    27.246    memIO/dmem/rf_reg_r1_0_31_6_11_i_27_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.299    27.545 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           2.301    29.847    mips/dp/rf/pc_reg[2]_47
    SLICE_X52Y137        LUT6 (Prop_lut6_I4_O)        0.124    29.971 r  mips/dp/rf/reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.641    30.612    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.492    78.471    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.560    79.031    
                         clock uncertainty           -0.102    78.929    
    SLICE_X50Y138        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.701    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.701    
                         arrival time                         -30.612    
  -------------------------------------------------------------------
                         slack                                 48.089    

Slack (MET) :             48.227ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        31.400ns  (logic 2.952ns (9.401%)  route 28.448ns (90.599%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 78.470 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          4.971    18.042    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X55Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.166 r  mips/dp/rf/reg_0_255_9_9_i_5/O
                         net (fo=128, routed)         5.939    24.106    memIO/dmem/rf_reg_4352_4607_9_9/A2
    SLICE_X58Y84         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    24.230 r  memIO/dmem/rf_reg_4352_4607_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    24.230    memIO/dmem/rf_reg_4352_4607_9_9/OA
    SLICE_X58Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    24.444 r  memIO/dmem/rf_reg_4352_4607_9_9/F7.A/O
                         net (fo=1, routed)           0.000    24.444    memIO/dmem/rf_reg_4352_4607_9_9/O1
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I1_O)      0.088    24.532 r  memIO/dmem/rf_reg_4352_4607_9_9/F8/O
                         net (fo=1, routed)           1.098    25.630    memIO/dmem/rf_reg_4352_4607_9_9_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.319    25.949 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_78/O
                         net (fo=1, routed)           0.000    25.949    memIO/dmem/rf_reg_r1_0_31_6_11_i_78_n_0
    SLICE_X59Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    26.161 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_27/O
                         net (fo=1, routed)           1.085    27.246    memIO/dmem/rf_reg_r1_0_31_6_11_i_27_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.299    27.545 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           2.301    29.847    mips/dp/rf/pc_reg[2]_47
    SLICE_X52Y137        LUT6 (Prop_lut6_I4_O)        0.124    29.971 r  mips/dp/rf/reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.502    30.473    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.491    78.470    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.560    79.030    
                         clock uncertainty           -0.102    78.928    
    SLICE_X50Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.700    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.700    
                         arrival time                         -30.473    
  -------------------------------------------------------------------
                         slack                                 48.227    

Slack (MET) :             48.867ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.816ns  (logic 3.063ns (9.940%)  route 27.753ns (90.060%))
  Logic Levels:           17  (LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 78.473 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          5.160    18.231    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.355 r  mips/dp/rf/reg_0_255_4_4_i_7/O
                         net (fo=128, routed)         4.992    23.347    memIO/dmem/rf_reg_6912_7167_4_4/A2
    SLICE_X62Y85         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.471 r  memIO/dmem/rf_reg_6912_7167_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.471    memIO/dmem/rf_reg_6912_7167_4_4/OA
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    23.685 r  memIO/dmem/rf_reg_6912_7167_4_4/F7.A/O
                         net (fo=1, routed)           0.000    23.685    memIO/dmem/rf_reg_6912_7167_4_4/O1
    SLICE_X62Y85         MUXF8 (Prop_muxf8_I1_O)      0.088    23.773 r  memIO/dmem/rf_reg_6912_7167_4_4/F8/O
                         net (fo=1, routed)           1.283    25.056    memIO/dmem/rf_reg_6912_7167_4_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.319    25.375 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_236/O
                         net (fo=1, routed)           0.000    25.375    memIO/dmem/rf_reg_r1_0_31_0_5_i_236_n_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    25.587 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_200/O
                         net (fo=1, routed)           0.000    25.587    memIO/dmem/rf_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X61Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    25.681 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           2.344    28.025    mips/dp/rf/pc_reg[2]_42
    SLICE_X57Y129        LUT5 (Prop_lut5_I2_O)        0.316    28.341 f  mips/dp/rf/reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.769    29.111    mips/dp/rf/reg_r1_0_31_0_5_i_41_n_0
    SLICE_X50Y135        LUT6 (Prop_lut6_I5_O)        0.124    29.235 r  mips/dp/rf/reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.654    29.889    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.494    78.473    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.560    79.033    
                         clock uncertainty           -0.102    78.931    
    SLICE_X42Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.756    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.756    
                         arrival time                         -29.889    
  -------------------------------------------------------------------
                         slack                                 48.867    

Slack (MET) :             48.908ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.791ns  (logic 3.063ns (9.948%)  route 27.728ns (90.052%))
  Logic Levels:           17  (LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          5.160    18.231    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.355 r  mips/dp/rf/reg_0_255_4_4_i_7/O
                         net (fo=128, routed)         4.992    23.347    memIO/dmem/rf_reg_6912_7167_4_4/A2
    SLICE_X62Y85         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.471 r  memIO/dmem/rf_reg_6912_7167_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    23.471    memIO/dmem/rf_reg_6912_7167_4_4/OA
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    23.685 r  memIO/dmem/rf_reg_6912_7167_4_4/F7.A/O
                         net (fo=1, routed)           0.000    23.685    memIO/dmem/rf_reg_6912_7167_4_4/O1
    SLICE_X62Y85         MUXF8 (Prop_muxf8_I1_O)      0.088    23.773 r  memIO/dmem/rf_reg_6912_7167_4_4/F8/O
                         net (fo=1, routed)           1.283    25.056    memIO/dmem/rf_reg_6912_7167_4_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.319    25.375 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_236/O
                         net (fo=1, routed)           0.000    25.375    memIO/dmem/rf_reg_r1_0_31_0_5_i_236_n_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    25.587 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_200/O
                         net (fo=1, routed)           0.000    25.587    memIO/dmem/rf_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X61Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    25.681 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           2.344    28.025    mips/dp/rf/pc_reg[2]_42
    SLICE_X57Y129        LUT5 (Prop_lut5_I2_O)        0.316    28.341 f  mips/dp/rf/reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.769    29.111    mips/dp/rf/reg_r1_0_31_0_5_i_41_n_0
    SLICE_X50Y135        LUT6 (Prop_lut6_I5_O)        0.124    29.235 r  mips/dp/rf/reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.629    29.864    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.577    79.049    
                         clock uncertainty           -0.102    78.947    
    SLICE_X46Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.772    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.772    
                         arrival time                         -29.864    
  -------------------------------------------------------------------
                         slack                                 48.908    

Slack (MET) :             49.185ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.486ns  (logic 2.989ns (9.804%)  route 27.497ns (90.195%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 78.471 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          5.497    18.568    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.692 r  mips/dp/rf/reg_0_255_8_8_i_7/O
                         net (fo=128, routed)         5.059    23.751    memIO/dmem/rf_reg_6656_6911_8_8/A2
    SLICE_X56Y80         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.875 r  memIO/dmem/rf_reg_6656_6911_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.875    memIO/dmem/rf_reg_6656_6911_8_8/OD
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    24.116 r  memIO/dmem/rf_reg_6656_6911_8_8/F7.B/O
                         net (fo=1, routed)           0.000    24.116    memIO/dmem/rf_reg_6656_6911_8_8/O0
    SLICE_X56Y80         MUXF8 (Prop_muxf8_I0_O)      0.098    24.214 r  memIO/dmem/rf_reg_6656_6911_8_8/F8/O
                         net (fo=1, routed)           0.958    25.172    memIO/dmem/rf_reg_6656_6911_8_8_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I1_O)        0.319    25.491 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_91/O
                         net (fo=1, routed)           0.000    25.491    memIO/dmem/rf_reg_r1_0_31_6_11_i_91_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    25.703 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           1.210    26.913    memIO/dmem/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.299    27.212 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           1.600    28.812    mips/dp/rf/pc_reg[2]_46
    SLICE_X51Y134        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  mips/dp/rf/reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.623    29.559    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.492    78.471    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.560    79.031    
                         clock uncertainty           -0.102    78.929    
    SLICE_X50Y138        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.744    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.744    
                         arrival time                         -29.559    
  -------------------------------------------------------------------
                         slack                                 49.185    

Slack (MET) :             49.325ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        30.345ns  (logic 2.989ns (9.850%)  route 27.356ns (90.150%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 78.470 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.949     6.356    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.480 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.786     8.266    mips/dp/rf/ReadData10[1]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  mips/dp/rf/reg_0_127_0_0_i_68/O
                         net (fo=122, routed)         2.594    10.985    mips/dp/rf/reg_0_127_0_0_i_68_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I2_O)        0.124    11.109 r  mips/dp/rf/reg_0_127_0_0_i_99/O
                         net (fo=2, routed)           0.717    11.825    mips/dp/rf/reg_0_127_0_0_i_99_n_0
    SLICE_X29Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.949 r  mips/dp/rf/reg_0_127_0_0_i_103/O
                         net (fo=1, routed)           0.998    12.947    mips/dp/rf/reg_0_127_0_0_i_103_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  mips/dp/rf/reg_0_127_0_0_i_35/O
                         net (fo=33, routed)          5.497    18.568    mips/dp/rf/reg_0_127_0_0_i_35_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I0_O)        0.124    18.692 r  mips/dp/rf/reg_0_255_8_8_i_7/O
                         net (fo=128, routed)         5.059    23.751    memIO/dmem/rf_reg_6656_6911_8_8/A2
    SLICE_X56Y80         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    23.875 r  memIO/dmem/rf_reg_6656_6911_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    23.875    memIO/dmem/rf_reg_6656_6911_8_8/OD
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.241    24.116 r  memIO/dmem/rf_reg_6656_6911_8_8/F7.B/O
                         net (fo=1, routed)           0.000    24.116    memIO/dmem/rf_reg_6656_6911_8_8/O0
    SLICE_X56Y80         MUXF8 (Prop_muxf8_I0_O)      0.098    24.214 r  memIO/dmem/rf_reg_6656_6911_8_8/F8/O
                         net (fo=1, routed)           0.958    25.172    memIO/dmem/rf_reg_6656_6911_8_8_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I1_O)        0.319    25.491 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_91/O
                         net (fo=1, routed)           0.000    25.491    memIO/dmem/rf_reg_r1_0_31_6_11_i_91_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    25.703 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           1.210    26.913    memIO/dmem/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.299    27.212 r  memIO/dmem/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           1.600    28.812    mips/dp/rf/pc_reg[2]_46
    SLICE_X51Y134        LUT6 (Prop_lut6_I4_O)        0.124    28.936 r  mips/dp/rf/reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.482    29.418    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.491    78.470    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.560    79.030    
                         clock uncertainty           -0.102    78.928    
    SLICE_X50Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.743    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         78.743    
                         arrival time                         -29.418    
  -------------------------------------------------------------------
                         slack                                 49.325    

Slack (MET) :             49.635ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        29.974ns  (logic 3.094ns (10.322%)  route 26.880ns (89.678%))
  Logic Levels:           17  (LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 78.473 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.941     6.348    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.472 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           1.342     7.814    mips/dp/rf/ReadData10[3]
    SLICE_X32Y136        LUT6 (Prop_lut6_I2_O)        0.124     7.938 r  mips/dp/rf/reg_0_127_0_0_i_95/O
                         net (fo=128, routed)         3.074    11.012    mips/dp/rf/reg_0_127_0_0_i_95_n_0
    SLICE_X28Y146        LUT5 (Prop_lut5_I1_O)        0.124    11.136 r  mips/dp/rf/reg_0_127_0_0_i_144/O
                         net (fo=1, routed)           0.943    12.080    mips/dp/rf/reg_0_127_0_0_i_144_n_0
    SLICE_X28Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  mips/dp/rf/reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.017    13.221    mips/dp/rf/reg_0_127_0_0_i_78_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.345 r  mips/dp/rf/reg_0_127_0_0_i_27/O
                         net (fo=32, routed)          5.918    19.262    mips/dp/rf/reg_0_127_0_0_i_27_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.386 r  mips/dp/rf/reg_0_255_2_2_i_4/O
                         net (fo=156, routed)         4.118    23.505    memIO/dmem/rf_reg_512_767_5_5/A4
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.124    23.629 r  memIO/dmem/rf_reg_512_767_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000    23.629    memIO/dmem/rf_reg_512_767_5_5/OB
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    23.838 r  memIO/dmem/rf_reg_512_767_5_5/F7.A/O
                         net (fo=1, routed)           0.000    23.838    memIO/dmem/rf_reg_512_767_5_5/O1
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    23.926 r  memIO/dmem/rf_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           1.155    25.081    memIO/dmem/rf_reg_512_767_5_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.319    25.400 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_230/O
                         net (fo=1, routed)           0.000    25.400    memIO/dmem/rf_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X55Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    25.638 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_197/O
                         net (fo=1, routed)           0.000    25.638    memIO/dmem/rf_reg_r1_0_31_0_5_i_197_n_0
    SLICE_X55Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    25.742 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.607    27.349    mips/dp/rf/pc_reg[2]_41
    SLICE_X52Y129        LUT5 (Prop_lut5_I4_O)        0.316    27.665 f  mips/dp/rf/reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.756    28.421    mips/dp/rf/reg_r1_0_31_0_5_i_40_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I5_O)        0.124    28.545 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.502    29.047    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.494    78.473    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.560    79.033    
                         clock uncertainty           -0.102    78.931    
    SLICE_X42Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.682    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.682    
                         arrival time                         -29.047    
  -------------------------------------------------------------------
                         slack                                 49.635    

Slack (MET) :             49.668ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        29.957ns  (logic 3.094ns (10.328%)  route 26.863ns (89.672%))
  Logic Levels:           17  (LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.941     6.348    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB1
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.472 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           1.342     7.814    mips/dp/rf/ReadData10[3]
    SLICE_X32Y136        LUT6 (Prop_lut6_I2_O)        0.124     7.938 r  mips/dp/rf/reg_0_127_0_0_i_95/O
                         net (fo=128, routed)         3.074    11.012    mips/dp/rf/reg_0_127_0_0_i_95_n_0
    SLICE_X28Y146        LUT5 (Prop_lut5_I1_O)        0.124    11.136 r  mips/dp/rf/reg_0_127_0_0_i_144/O
                         net (fo=1, routed)           0.943    12.080    mips/dp/rf/reg_0_127_0_0_i_144_n_0
    SLICE_X28Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.204 r  mips/dp/rf/reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.017    13.221    mips/dp/rf/reg_0_127_0_0_i_78_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.345 r  mips/dp/rf/reg_0_127_0_0_i_27/O
                         net (fo=32, routed)          5.918    19.262    mips/dp/rf/reg_0_127_0_0_i_27_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.386 r  mips/dp/rf/reg_0_255_2_2_i_4/O
                         net (fo=156, routed)         4.118    23.505    memIO/dmem/rf_reg_512_767_5_5/A4
    SLICE_X56Y97         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.124    23.629 r  memIO/dmem/rf_reg_512_767_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000    23.629    memIO/dmem/rf_reg_512_767_5_5/OB
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    23.838 r  memIO/dmem/rf_reg_512_767_5_5/F7.A/O
                         net (fo=1, routed)           0.000    23.838    memIO/dmem/rf_reg_512_767_5_5/O1
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    23.926 r  memIO/dmem/rf_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           1.155    25.081    memIO/dmem/rf_reg_512_767_5_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.319    25.400 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_230/O
                         net (fo=1, routed)           0.000    25.400    memIO/dmem/rf_reg_r1_0_31_0_5_i_230_n_0
    SLICE_X55Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    25.638 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_197/O
                         net (fo=1, routed)           0.000    25.638    memIO/dmem/rf_reg_r1_0_31_0_5_i_197_n_0
    SLICE_X55Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    25.742 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.607    27.349    mips/dp/rf/pc_reg[2]_41
    SLICE_X52Y129        LUT5 (Prop_lut5_I4_O)        0.316    27.665 f  mips/dp/rf/reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.756    28.421    mips/dp/rf/reg_r1_0_31_0_5_i_40_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I5_O)        0.124    28.545 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.485    29.030    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.577    79.049    
                         clock uncertainty           -0.102    78.947    
    SLICE_X46Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.698    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.698    
                         arrival time                         -29.030    
  -------------------------------------------------------------------
                         slack                                 49.668    

Slack (MET) :             50.467ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        29.205ns  (logic 3.601ns (12.330%)  route 25.604ns (87.670%))
  Logic Levels:           21  (LUT3=1 LUT5=7 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.617     6.025    mips/dp/rf/rf_reg_r1_0_31_6_11/ADDRB1
    SLICE_X50Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.149 r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=6, routed)           2.221     8.370    mips/dp/rf/ReadData10[9]
    SLICE_X37Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.494 r  mips/dp/rf/reg_r1_0_31_0_5_i_261/O
                         net (fo=1, routed)           0.584     9.078    mips/dp/rf/JT[9]
    SLICE_X40Y139        LUT6 (Prop_lut6_I2_O)        0.124     9.202 r  mips/dp/rf/reg_r1_0_31_0_5_i_256/O
                         net (fo=2, routed)           0.596     9.797    mips/dp/rf/reg_r1_0_31_0_5_i_256_n_0
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.921 r  mips/dp/rf/reg_r1_0_31_0_5_i_251/O
                         net (fo=2, routed)           0.682    10.603    mips/dp/rf/reg_r1_0_31_0_5_i_251_n_0
    SLICE_X40Y141        LUT5 (Prop_lut5_I0_O)        0.124    10.727 r  mips/dp/rf/reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.564    11.291    mips/dp/rf/reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.124    11.415 r  mips/dp/rf/reg_r1_0_31_0_5_i_187/O
                         net (fo=13, routed)          0.789    12.203    mips/dp/rf/reg_r1_0_31_0_5_i_187_n_0
    SLICE_X31Y141        LUT5 (Prop_lut5_I2_O)        0.124    12.327 r  mips/dp/rf/reg_r1_0_31_24_29_i_47/O
                         net (fo=9, routed)           0.886    13.213    mips/dp/rf/reg_r1_0_31_24_29_i_47_n_0
    SLICE_X40Y144        LUT3 (Prop_lut3_I1_O)        0.124    13.337 f  mips/dp/rf/reg_0_127_0_0_i_122/O
                         net (fo=1, routed)           0.670    14.007    mips/dp/rf/reg_0_127_0_0_i_122_n_0
    SLICE_X40Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.131 r  mips/dp/rf/reg_0_127_0_0_i_46/O
                         net (fo=32, routed)          4.462    18.593    mips/dp/rf/reg_0_127_0_0_i_46_n_0
    SLICE_X68Y111        LUT5 (Prop_lut5_I2_O)        0.124    18.717 r  mips/dp/rf/reg_0_255_14_14_i_9/O
                         net (fo=128, routed)         3.794    22.511    memIO/dmem/rf_reg_7680_7935_14_14/A0
    SLICE_X62Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.635 r  memIO/dmem/rf_reg_7680_7935_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.635    memIO/dmem/rf_reg_7680_7935_14_14/OD
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    22.876 r  memIO/dmem/rf_reg_7680_7935_14_14/F7.B/O
                         net (fo=1, routed)           0.000    22.876    memIO/dmem/rf_reg_7680_7935_14_14/O0
    SLICE_X62Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    22.974 r  memIO/dmem/rf_reg_7680_7935_14_14/F8/O
                         net (fo=1, routed)           1.006    23.980    memIO/dmem/rf_reg_7680_7935_14_14_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I1_O)        0.319    24.299 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_163/O
                         net (fo=1, routed)           0.000    24.299    memIO/dmem/rf_reg_r1_0_31_12_17_i_163_n_0
    SLICE_X67Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    24.516 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_94/O
                         net (fo=1, routed)           0.000    24.516    memIO/dmem/rf_reg_r1_0_31_12_17_i_94_n_0
    SLICE_X67Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    24.610 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_37/O
                         net (fo=1, routed)           1.616    26.226    mips/dp/rf/pc_reg[2]_30
    SLICE_X64Y126        LUT5 (Prop_lut5_I2_O)        0.316    26.542 f  mips/dp/rf/reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           1.120    27.662    mips/dp/rf/reg_r1_0_31_12_17_i_13_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.786 r  mips/dp/rf/reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.491    28.277    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.560    79.032    
                         clock uncertainty           -0.102    78.930    
    SLICE_X50Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.745    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         78.745    
                         arrival time                         -28.277    
  -------------------------------------------------------------------
                         slack                                 50.467    

Slack (MET) :             50.603ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        29.069ns  (logic 3.601ns (12.388%)  route 25.468ns (87.612%))
  Logic Levels:           21  (LUT3=1 LUT5=7 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.613    -0.927    mips/dp/clk12
    SLICE_X49Y135        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  mips/dp/pc_reg[4]/Q
                         net (fo=123, routed)         2.394     1.923    mips/dp/rf/pc[4]
    SLICE_X35Y134        LUT6 (Prop_lut6_I0_O)        0.124     2.047 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.670     2.717    mips/dp/rf/reg_r1_0_31_0_5_i_109_n_0
    SLICE_X35Y134        LUT5 (Prop_lut5_I0_O)        0.124     2.841 r  mips/dp/rf/reg_r1_0_31_0_5_i_50/O
                         net (fo=5, routed)           0.442     3.284    mips/dp/rf/reg_r1_0_31_0_5_i_50_n_0
    SLICE_X33Y135        LUT5 (Prop_lut5_I4_O)        0.124     3.408 r  mips/dp/rf/reg_r1_0_31_0_5_i_11/O
                         net (fo=41, routed)          2.617     6.025    mips/dp/rf/rf_reg_r1_0_31_6_11/ADDRB1
    SLICE_X50Y137        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     6.149 r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=6, routed)           2.221     8.370    mips/dp/rf/ReadData10[9]
    SLICE_X37Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.494 r  mips/dp/rf/reg_r1_0_31_0_5_i_261/O
                         net (fo=1, routed)           0.584     9.078    mips/dp/rf/JT[9]
    SLICE_X40Y139        LUT6 (Prop_lut6_I2_O)        0.124     9.202 r  mips/dp/rf/reg_r1_0_31_0_5_i_256/O
                         net (fo=2, routed)           0.596     9.797    mips/dp/rf/reg_r1_0_31_0_5_i_256_n_0
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.921 r  mips/dp/rf/reg_r1_0_31_0_5_i_251/O
                         net (fo=2, routed)           0.682    10.603    mips/dp/rf/reg_r1_0_31_0_5_i_251_n_0
    SLICE_X40Y141        LUT5 (Prop_lut5_I0_O)        0.124    10.727 r  mips/dp/rf/reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.564    11.291    mips/dp/rf/reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I4_O)        0.124    11.415 r  mips/dp/rf/reg_r1_0_31_0_5_i_187/O
                         net (fo=13, routed)          0.789    12.203    mips/dp/rf/reg_r1_0_31_0_5_i_187_n_0
    SLICE_X31Y141        LUT5 (Prop_lut5_I2_O)        0.124    12.327 r  mips/dp/rf/reg_r1_0_31_24_29_i_47/O
                         net (fo=9, routed)           0.886    13.213    mips/dp/rf/reg_r1_0_31_24_29_i_47_n_0
    SLICE_X40Y144        LUT3 (Prop_lut3_I1_O)        0.124    13.337 f  mips/dp/rf/reg_0_127_0_0_i_122/O
                         net (fo=1, routed)           0.670    14.007    mips/dp/rf/reg_0_127_0_0_i_122_n_0
    SLICE_X40Y144        LUT6 (Prop_lut6_I4_O)        0.124    14.131 r  mips/dp/rf/reg_0_127_0_0_i_46/O
                         net (fo=32, routed)          4.462    18.593    mips/dp/rf/reg_0_127_0_0_i_46_n_0
    SLICE_X68Y111        LUT5 (Prop_lut5_I2_O)        0.124    18.717 r  mips/dp/rf/reg_0_255_14_14_i_9/O
                         net (fo=128, routed)         3.794    22.511    memIO/dmem/rf_reg_7680_7935_14_14/A0
    SLICE_X62Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    22.635 r  memIO/dmem/rf_reg_7680_7935_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.635    memIO/dmem/rf_reg_7680_7935_14_14/OD
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    22.876 r  memIO/dmem/rf_reg_7680_7935_14_14/F7.B/O
                         net (fo=1, routed)           0.000    22.876    memIO/dmem/rf_reg_7680_7935_14_14/O0
    SLICE_X62Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    22.974 r  memIO/dmem/rf_reg_7680_7935_14_14/F8/O
                         net (fo=1, routed)           1.006    23.980    memIO/dmem/rf_reg_7680_7935_14_14_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I1_O)        0.319    24.299 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_163/O
                         net (fo=1, routed)           0.000    24.299    memIO/dmem/rf_reg_r1_0_31_12_17_i_163_n_0
    SLICE_X67Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    24.516 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_94/O
                         net (fo=1, routed)           0.000    24.516    memIO/dmem/rf_reg_r1_0_31_12_17_i_94_n_0
    SLICE_X67Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    24.610 r  memIO/dmem/rf_reg_r1_0_31_12_17_i_37/O
                         net (fo=1, routed)           1.616    26.226    mips/dp/rf/pc_reg[2]_30
    SLICE_X64Y126        LUT5 (Prop_lut5_I2_O)        0.316    26.542 f  mips/dp/rf/reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           1.120    27.662    mips/dp/rf/reg_r1_0_31_12_17_i_13_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.786 r  mips/dp/rf/reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.356    28.142    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X50Y139        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y139        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.560    79.032    
                         clock uncertainty           -0.102    78.930    
    SLICE_X50Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.745    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         78.745    
                         arrival time                         -28.142    
  -------------------------------------------------------------------
                         slack                                 50.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.557    -0.607    mips/dp/clk12
    SLICE_X52Y140        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.281    mips/dp/rf/pc[0]
    SLICE_X52Y140        LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  mips/dp/rf/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    mips/dp/rf_n_163
    SLICE_X52Y140        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/clk12
    SLICE_X52Y140        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X52Y140        FDRE (Hold_fdre_C_D)         0.091    -0.516    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.431ns (44.872%)  route 0.530ns (55.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.394     0.355    memIO/dmem/rf_reg_2304_2559_23_23/D
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_2304_2559_23_23/WCLK
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y151        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.107    memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.431ns (44.872%)  route 0.530ns (55.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.394     0.355    memIO/dmem/rf_reg_2304_2559_23_23/D
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_2304_2559_23_23/WCLK
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_B/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y151        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.146    memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.431ns (44.872%)  route 0.530ns (55.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.394     0.355    memIO/dmem/rf_reg_2304_2559_23_23/D
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_2304_2559_23_23/WCLK
    SLICE_X60Y151        RAMS64E                                      r  memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_C/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y151        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.150    memIO/dmem/rf_reg_2304_2559_23_23/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.501ns (56.694%)  route 0.383ns (43.306%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.557    -0.607    mips/dp/clk12
    SLICE_X52Y141        FDRE                                         r  mips/dp/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  mips/dp/pc_reg[20]/Q
                         net (fo=1, routed)           0.214    -0.252    mips/dp/rf/pc[20]
    SLICE_X51Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.092 r  mips/dp/rf/pc_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.092    mips/dp/rf/pc_reg[20]_i_3_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.002 r  mips/dp/rf/pc_reg[24]_i_3/O[3]
                         net (fo=4, routed)           0.168     0.167    mips/dp/rf/pcPlusFour[23]
    SLICE_X49Y140        LUT6 (Prop_lut6_I4_O)        0.110     0.277 r  mips/dp/rf/pc[24]_i_1/O
                         net (fo=1, routed)           0.000     0.277    mips/dp/p_1_in[24]
    SLICE_X49Y140        FDRE                                         r  mips/dp/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.830    -0.843    mips/dp/clk12
    SLICE_X49Y140        FDRE                                         r  mips/dp/pc_reg[24]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X49Y140        FDRE (Hold_fdre_C_D)         0.092    -0.247    mips/dp/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.431ns (42.039%)  route 0.594ns (57.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.458     0.420    memIO/dmem/rf_reg_1792_2047_23_23/D
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_1792_2047_23_23/WCLK
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y152        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.107    memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.513ns (57.463%)  route 0.380ns (42.537%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.557    -0.607    mips/dp/clk12
    SLICE_X52Y141        FDRE                                         r  mips/dp/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  mips/dp/pc_reg[20]/Q
                         net (fo=1, routed)           0.214    -0.252    mips/dp/rf/pc[20]
    SLICE_X51Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.092 r  mips/dp/rf/pc_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.092    mips/dp/rf/pc_reg[20]_i_3_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.053 r  mips/dp/rf/pc_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.053    mips/dp/rf/pc_reg[24]_i_3_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.012 r  mips/dp/rf/pc_reg[28]_i_4/O[2]
                         net (fo=4, routed)           0.165     0.178    mips/dp/rf/pcPlusFour[26]
    SLICE_X47Y141        LUT6 (Prop_lut6_I4_O)        0.108     0.286 r  mips/dp/rf/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     0.286    mips/dp/p_1_in[27]
    SLICE_X47Y141        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.830    -0.843    mips/dp/clk12
    SLICE_X47Y141        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X47Y141        FDRE (Hold_fdre_C_D)         0.091    -0.248    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.462ns (51.518%)  route 0.435ns (48.482%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.557    -0.607    mips/dp/clk12
    SLICE_X52Y141        FDRE                                         r  mips/dp/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  mips/dp/pc_reg[20]/Q
                         net (fo=1, routed)           0.214    -0.252    mips/dp/rf/pc[20]
    SLICE_X51Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.092 r  mips/dp/rf/pc_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.092    mips/dp/rf/pc_reg[20]_i_3_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.038 r  mips/dp/rf/pc_reg[24]_i_3/O[0]
                         net (fo=4, routed)           0.220     0.183    mips/dp/rf/pcPlusFour[20]
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.107     0.290 r  mips/dp/rf/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     0.290    mips/dp/p_1_in[21]
    SLICE_X47Y140        FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.830    -0.843    mips/dp/clk12
    SLICE_X47Y140        FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X47Y140        FDRE (Hold_fdre_C_D)         0.091    -0.248    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.431ns (42.039%)  route 0.594ns (57.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.458     0.420    memIO/dmem/rf_reg_1792_2047_23_23/D
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_1792_2047_23_23/WCLK
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_B/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y152        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.146    memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.431ns (42.039%)  route 0.594ns (57.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.559    -0.605    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.219 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.136    -0.083    mips/dp/rf/ReadData20[23]
    SLICE_X51Y145        LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  mips/dp/rf/reg_0_255_23_23_i_1/O
                         net (fo=129, routed)         0.458     0.420    memIO/dmem/rf_reg_1792_2047_23_23/D
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.918    -0.755    memIO/dmem/rf_reg_1792_2047_23_23/WCLK
    SLICE_X60Y152        RAMS64E                                      r  memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_C/CLK
                         clock pessimism              0.504    -0.251    
    SLICE_X60Y152        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.150    memIO/dmem/rf_reg_1792_2047_23_23/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdiv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clockdiv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X52Y140    mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X49Y135    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X49Y137    mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X49Y137    mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X49Y138    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X47Y139    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X49Y140    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X47Y138    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clockdiv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X50Y133    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X50Y133    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X50Y133    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X50Y133    memIO/dmem/rf_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y157    memIO/dmem/rf_reg_0_255_23_23/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y157    memIO/dmem/rf_reg_0_255_23_23/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y157    memIO/dmem/rf_reg_0_255_23_23/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X62Y157    memIO/dmem/rf_reg_0_255_23_23/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y135    memIO/dmem/rf_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y135    memIO/dmem/rf_reg_0_255_27_27/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y119    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y119    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y119    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X60Y119    memIO/dmem/rf_reg_0_255_17_17/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y127    memIO/dmem/rf_reg_0_255_18_18/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y127    memIO/dmem/rf_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y127    memIO/dmem/rf_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y127    memIO/dmem/rf_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X58Y157    memIO/dmem/rf_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X58Y157    memIO/dmem/rf_reg_0_255_19_19/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.987ns  (logic 0.704ns (17.659%)  route 3.283ns (82.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 69.064 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.604    69.064    keyb/clk100
    SLICE_X63Y130        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.456    69.520 r  keyb/keyb_char_reg[13]/Q
                         net (fo=3, routed)           2.181    71.701    mips/dp/rf/keyb_char[9]
    SLICE_X47Y145        LUT5 (Prop_lut5_I1_O)        0.124    71.825 f  mips/dp/rf/reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.611    72.436    mips/dp/rf/reg_r1_0_31_12_17_i_11_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I5_O)        0.124    72.560 r  mips/dp/rf/reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.491    73.051    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X50Y139        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y139        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.402    78.874    
                         clock uncertainty           -0.222    78.652    
    SLICE_X50Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.424    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.424    
                         arrival time                         -73.051    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.847ns  (logic 0.704ns (18.301%)  route 3.143ns (81.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 69.064 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.604    69.064    keyb/clk100
    SLICE_X63Y130        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.456    69.520 r  keyb/keyb_char_reg[13]/Q
                         net (fo=3, routed)           2.181    71.701    mips/dp/rf/keyb_char[9]
    SLICE_X47Y145        LUT5 (Prop_lut5_I1_O)        0.124    71.825 f  mips/dp/rf/reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.611    72.436    mips/dp/rf/reg_r1_0_31_12_17_i_11_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I5_O)        0.124    72.560 r  mips/dp/rf/reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.351    72.911    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.402    78.874    
                         clock uncertainty           -0.222    78.652    
    SLICE_X50Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.424    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.424    
                         arrival time                         -72.911    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.674ns  (logic 0.704ns (19.159%)  route 2.970ns (80.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 78.474 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.456    69.522 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.923    71.445    mips/dp/rf/keyb_char[11]
    SLICE_X48Y146        LUT5 (Prop_lut5_I1_O)        0.124    71.569 f  mips/dp/rf/reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.556    72.124    mips/dp/rf/reg_r1_0_31_18_23_i_12_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I5_O)        0.124    72.248 r  mips/dp/rf/reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.492    72.740    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.495    78.474    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.402    78.876    
                         clock uncertainty           -0.222    78.654    
    SLICE_X50Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.426    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.426    
                         arrival time                         -72.740    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.338%)  route 2.937ns (80.662%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 78.474 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.456    69.522 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.540    71.062    mips/dp/rf/keyb_char[11]
    SLICE_X59Y146        LUT5 (Prop_lut5_I1_O)        0.124    71.186 f  mips/dp/rf/reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.768    71.954    mips/dp/rf/reg_r1_0_31_18_23_i_16_n_0
    SLICE_X51Y143        LUT6 (Prop_lut6_I5_O)        0.124    72.078 r  mips/dp/rf/reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.629    72.706    mips/dp/rf/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X50Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.495    78.474    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.402    78.876    
                         clock uncertainty           -0.222    78.654    
    SLICE_X50Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.405    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.405    
                         arrival time                         -72.706    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 78.474 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.456    69.522 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.923    71.445    mips/dp/rf/keyb_char[11]
    SLICE_X48Y146        LUT5 (Prop_lut5_I1_O)        0.124    71.569 f  mips/dp/rf/reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.556    72.124    mips/dp/rf/reg_r1_0_31_18_23_i_12_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I5_O)        0.124    72.248 r  mips/dp/rf/reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.351    72.599    mips/dp/rf/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X50Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.495    78.474    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.402    78.876    
                         clock uncertainty           -0.222    78.654    
    SLICE_X50Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.426    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.426    
                         arrival time                         -72.599    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.494ns  (logic 0.704ns (20.146%)  route 2.790ns (79.854%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 78.474 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.456    69.522 r  keyb/keyb_char_reg[21]/Q
                         net (fo=3, routed)           1.540    71.062    mips/dp/rf/keyb_char[11]
    SLICE_X59Y146        LUT5 (Prop_lut5_I1_O)        0.124    71.186 f  mips/dp/rf/reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.768    71.954    mips/dp/rf/reg_r1_0_31_18_23_i_16_n_0
    SLICE_X51Y143        LUT6 (Prop_lut6_I5_O)        0.124    72.078 r  mips/dp/rf/reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.483    72.560    mips/dp/rf/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.495    78.474    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.402    78.876    
                         clock uncertainty           -0.222    78.654    
    SLICE_X50Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.405    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.405    
                         arrival time                         -72.560    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.495ns  (logic 0.842ns (24.088%)  route 2.653ns (75.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 78.476 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.419    69.485 r  keyb/keyb_char_reg[31]/Q
                         net (fo=3, routed)           1.235    70.720    keyb/keyb_char[13]
    SLICE_X67Y142        LUT5 (Prop_lut5_I1_O)        0.299    71.019 f  keyb/rf_reg_r1_0_31_30_31_i_6/O
                         net (fo=1, routed)           0.917    71.936    mips/dp/rf/keyb_char_reg[31]_0
    SLICE_X49Y142        LUT6 (Prop_lut6_I5_O)        0.124    72.060 r  mips/dp/rf/reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.501    72.561    mips/dp/rf/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X46Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.497    78.476    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X46Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.402    78.878    
                         clock uncertainty           -0.222    78.656    
    SLICE_X46Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.495    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         78.495    
                         arrival time                         -72.561    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.480ns  (logic 0.842ns (24.198%)  route 2.638ns (75.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 78.475 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.419    69.485 r  keyb/keyb_char_reg[31]/Q
                         net (fo=3, routed)           1.235    70.720    keyb/keyb_char[13]
    SLICE_X67Y142        LUT5 (Prop_lut5_I1_O)        0.299    71.019 f  keyb/rf_reg_r1_0_31_30_31_i_6/O
                         net (fo=1, routed)           0.917    71.936    mips/dp/rf/keyb_char_reg[31]_0
    SLICE_X49Y142        LUT6 (Prop_lut6_I5_O)        0.124    72.060 r  mips/dp/rf/reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.486    72.546    mips/dp/rf/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X46Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.496    78.475    mips/dp/rf/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X46Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.402    78.877    
                         clock uncertainty           -0.222    78.655    
    SLICE_X46Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.494    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         78.494    
                         arrival time                         -72.546    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.377ns  (logic 0.842ns (24.932%)  route 2.535ns (75.068%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 78.478 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 69.066 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.606    69.066    keyb/clk100
    SLICE_X65Y131        FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.419    69.485 r  keyb/keyb_char_reg[31]/Q
                         net (fo=3, routed)           1.067    70.552    mips/dp/rf/keyb_char[13]
    SLICE_X59Y138        LUT5 (Prop_lut5_I1_O)        0.299    70.851 f  mips/dp/rf/reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.837    71.689    mips/dp/rf/reg_r1_0_31_24_29_i_16_n_0
    SLICE_X49Y143        LUT6 (Prop_lut6_I5_O)        0.124    71.813 r  mips/dp/rf/reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.630    72.443    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X42Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.499    78.478    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.402    78.880    
                         clock uncertainty           -0.222    78.658    
    SLICE_X42Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.409    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.409    
                         arrival time                         -72.443    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.421ns  (logic 0.704ns (20.576%)  route 2.717ns (79.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 78.472 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 69.064 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clockdiv/buf100/O
                         net (fo=84, routed)          1.604    69.064    keyb/clk100
    SLICE_X63Y130        FDRE                                         r  keyb/keyb_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.456    69.520 r  keyb/keyb_char_reg[13]/Q
                         net (fo=3, routed)           1.106    70.626    mips/dp/rf/keyb_char[9]
    SLICE_X64Y126        LUT5 (Prop_lut5_I1_O)        0.124    70.750 f  mips/dp/rf/reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           1.120    71.870    mips/dp/rf/reg_r1_0_31_12_17_i_13_n_0
    SLICE_X53Y139        LUT6 (Prop_lut6_I5_O)        0.124    71.994 r  mips/dp/rf/reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.491    72.485    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdiv/buf12/O
                         net (fo=4380, routed)        1.493    78.472    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y140        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.402    78.874    
                         clock uncertainty           -0.222    78.652    
    SLICE_X50Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.467    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         78.467    
                         arrival time                         -72.485    
  -------------------------------------------------------------------
                         slack                                  5.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.248ns (34.387%)  route 0.473ns (65.613%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.553    -0.611    keyb/clk100
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  keyb/keyb_char_reg[1]/Q
                         net (fo=2, routed)           0.210    -0.261    mips/dp/rf/keyb_char[1]
    SLICE_X52Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  mips/dp/rf/reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    -0.216    mips/dp/rf/reg_r1_0_31_0_5_i_25_n_0
    SLICE_X52Y134        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.154 r  mips/dp/rf/reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.264     0.110    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057    -0.021    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.231ns (28.264%)  route 0.586ns (71.736%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.550    -0.614    keyb/clk100
    SLICE_X57Y129        FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  keyb/keyb_char_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.330    mips/dp/rf/keyb_char[6]
    SLICE_X57Y127        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 f  mips/dp/rf/reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.275    -0.010    mips/dp/rf/reg_r1_0_31_6_11_i_8_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mips/dp/rf/reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.168     0.203    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.825    -0.848    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.302    
                         clock uncertainty            0.222    -0.080    
    SLICE_X50Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.067    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.248ns (32.366%)  route 0.518ns (67.634%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.553    -0.611    keyb/clk100
    SLICE_X57Y132        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  keyb/keyb_char_reg[1]/Q
                         net (fo=2, routed)           0.210    -0.261    mips/dp/rf/keyb_char[1]
    SLICE_X52Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  mips/dp/rf/reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    -0.216    mips/dp/rf/reg_r1_0_31_0_5_i_25_n_0
    SLICE_X52Y134        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.154 r  mips/dp/rf/reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.309     0.155    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X42Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057    -0.021    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.231ns (26.533%)  route 0.640ns (73.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.550    -0.614    keyb/clk100
    SLICE_X57Y129        FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  keyb/keyb_char_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.330    mips/dp/rf/keyb_char[6]
    SLICE_X57Y127        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 f  mips/dp/rf/reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.275    -0.010    mips/dp/rf/reg_r1_0_31_6_11_i_8_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.045     0.035 r  mips/dp/rf/reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.221     0.256    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y138        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X50Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.069    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.248ns (31.633%)  route 0.536ns (68.367%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.554    -0.610    keyb/clk100
    SLICE_X57Y133        FDRE                                         r  keyb/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyb/keyb_char_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.167    mips/dp/rf/keyb_char[3]
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.122 r  mips/dp/rf/reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000    -0.122    mips/dp/rf/reg_r1_0_31_0_5_i_33_n_0
    SLICE_X49Y134        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.060 r  mips/dp/rf/reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.233     0.174    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061    -0.017    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.248ns (31.582%)  route 0.537ns (68.418%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.554    -0.610    keyb/clk100
    SLICE_X57Y133        FDRE                                         r  keyb/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  keyb/keyb_char_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.167    mips/dp/rf/keyb_char[3]
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.045    -0.122 r  mips/dp/rf/reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.000    -0.122    mips/dp/rf/reg_r1_0_31_0_5_i_33_n_0
    SLICE_X49Y134        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.060 r  mips/dp/rf/reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.235     0.175    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X42Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061    -0.017    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.987%)  route 0.625ns (73.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.552    -0.612    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.309    mips/dp/rf/keyb_char[5]
    SLICE_X52Y129        LUT5 (Prop_lut5_I1_O)        0.045    -0.264 f  mips/dp/rf/reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.288     0.024    mips/dp/rf/reg_r1_0_31_0_5_i_40_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I5_O)        0.045     0.069 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.175     0.244    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y136        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X42Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.036    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.231ns (26.803%)  route 0.631ns (73.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.552    -0.612    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  keyb/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.309    mips/dp/rf/keyb_char[5]
    SLICE_X52Y129        LUT5 (Prop_lut5_I1_O)        0.045    -0.264 f  mips/dp/rf/reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.288     0.024    mips/dp/rf/reg_r1_0_31_0_5_i_40_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I5_O)        0.045     0.069 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.181     0.250    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.036    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.248ns (29.592%)  route 0.590ns (70.408%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.555    -0.609    keyb/clk100
    SLICE_X59Y133        FDRE                                         r  keyb/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  keyb/keyb_char_reg[2]/Q
                         net (fo=2, routed)           0.390    -0.078    mips/dp/rf/keyb_char[2]
    SLICE_X52Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.033 r  mips/dp/rf/reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.000    -0.033    mips/dp/rf/reg_r1_0_31_0_5_i_36_n_0
    SLICE_X52Y136        MUXF7 (Prop_muxf7_I0_O)      0.062     0.029 r  mips/dp/rf/reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.200     0.229    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.083     0.005    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.029%)  route 0.692ns (74.971%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clockdiv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clockdiv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdiv/buf100/O
                         net (fo=84, routed)          0.552    -0.612    keyb/clk100
    SLICE_X57Y131        FDRE                                         r  keyb/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  keyb/keyb_char_reg[4]/Q
                         net (fo=1, routed)           0.195    -0.276    mips/dp/rf/keyb_char[4]
    SLICE_X57Y129        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 f  mips/dp/rf/reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.260     0.029    mips/dp/rf/reg_r1_0_31_0_5_i_41_n_0
    SLICE_X50Y135        LUT6 (Prop_lut6_I5_O)        0.045     0.074 r  mips/dp/rf/reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.236     0.311    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdiv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clockdiv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clockdiv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdiv/buf12/O
                         net (fo=4380, routed)        0.826    -0.846    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y137        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.547    -0.300    
                         clock uncertainty            0.222    -0.078    
    SLICE_X46Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.066    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.244    





