// Seed: 184264222
module module_0;
  integer id_1;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  wire id_5, id_6;
  integer id_7 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_3)
  );
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input uwire id_4,
    output wire id_5,
    output supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9
);
  wire id_11 = id_1, id_12;
  module_0 modCall_1 ();
  initial @(posedge id_1) $display(id_11, -1);
  wire id_13;
  always id_12 = -1;
  wire id_14;
  assign id_5 = 1;
endmodule
