Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar  6 10:10:37 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            RGB_led_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.550ns  (logic 5.356ns (50.765%)  route 5.194ns (49.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          3.129     4.604    sw_IBUF[3]
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.152     4.756 r  RGB_led_A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065     6.821    RGB_led_A_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.730    10.550 r  RGB_led_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.550    RGB_led_A[0]
    W18                                                               r  RGB_led_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.461ns  (logic 5.354ns (51.179%)  route 5.107ns (48.821%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.835     4.309    sw_IBUF[3]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.152     4.461 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272     6.733    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.728    10.461 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.461    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 5.384ns (51.577%)  route 5.055ns (48.423%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.297     3.772    sw_IBUF[3]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.150     3.922 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.758     6.679    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.760    10.440 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.440    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            RGB_led_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.427ns  (logic 5.443ns (52.200%)  route 4.984ns (47.800%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.836     4.310    sw_IBUF[3]
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.152     4.462 r  RGB_led_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.148     6.611    RGB_led_B_OBUF[2]
    Y17                  OBUF (Prop_obuf_I_O)         3.817    10.427 r  RGB_led_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.427    RGB_led_B[2]
    Y17                                                               r  RGB_led_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.325ns  (logic 5.124ns (49.633%)  route 5.200ns (50.367%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          3.128     4.603    sw_IBUF[3]
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.072     6.798    led_OBUF[8]
    W19                  OBUF (Prop_obuf_I_O)         3.526    10.325 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.325    led[8]
    W19                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 5.173ns (50.525%)  route 5.065ns (49.475%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.712     4.186    sw_IBUF[3]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.124     4.310 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.353     6.663    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    10.238 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.238    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 5.381ns (52.897%)  route 4.791ns (47.103%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          3.128     4.603    sw_IBUF[3]
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.152     4.755 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.663     6.417    led_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         3.754    10.172 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.172    led[9]
    Y19                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            RGB_led_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 5.151ns (51.757%)  route 4.802ns (48.243%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          3.129     4.604    sw_IBUF[3]
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.728 r  RGB_led_A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.400    RGB_led_A_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         3.553     9.953 r  RGB_led_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.953    RGB_led_A[2]
    Y18                                                               r  RGB_led_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 5.376ns (54.279%)  route 4.528ns (45.721%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.712     4.186    sw_IBUF[3]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.154     4.340 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.816     6.156    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.748     9.904 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.904    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.894ns  (logic 5.378ns (54.353%)  route 4.516ns (45.647%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          2.836     4.310    sw_IBUF[3]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.154     4.464 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.680     6.145    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.750     9.894 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.894    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            RGB_led_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.514ns (65.003%)  route 0.815ns (34.997%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.488     0.703    sw_IBUF[0]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.748 r  RGB_led_A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.075    RGB_led_A_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.254     2.329 r  RGB_led_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.329    RGB_led_A[2]
    Y18                                                               r  RGB_led_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.578ns (67.333%)  route 0.766ns (32.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.436     0.651    sw_IBUF[0]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.049     0.700 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.030    led_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         1.314     2.344 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.344    led[9]
    Y19                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.530ns (63.989%)  route 0.861ns (36.011%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.469     0.716    sw_IBUF[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.761 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.152    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     2.391 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.391    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.514ns (63.280%)  route 0.878ns (36.720%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw_IBUF[2]_inst/O
                         net (fo=16, routed)          0.523     0.742    sw_IBUF[2]
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.787 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     1.142    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.392 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.392    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.604ns (66.704%)  route 0.801ns (33.296%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.469     0.716    sw_IBUF[1]
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.761 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.092    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.312     2.405 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.405    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.487ns (61.584%)  route 0.928ns (38.416%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.436     0.651    sw_IBUF[0]
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.045     0.696 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.492     1.188    led_OBUF[8]
    W19                  OBUF (Prop_obuf_I_O)         1.227     2.415 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.415    led[8]
    W19                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            RGB_led_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.492ns (60.244%)  route 0.984ns (39.756%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.577     0.792    sw_IBUF[0]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.837 r  RGB_led_A_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.244    RGB_led_A_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.476 r  RGB_led_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.476    RGB_led_A[1]
    W16                                                               r  RGB_led_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.541ns (62.215%)  route 0.936ns (37.785%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.599     0.846    sw_IBUF[1]
    SLICE_X43Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.891 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.227    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.477 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.477    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            RGB_led_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.552ns (61.053%)  route 0.990ns (38.947%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          0.488     0.703    sw_IBUF[0]
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.046     0.749 r  RGB_led_A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.251    RGB_led_A_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.291     2.541 r  RGB_led_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.541    RGB_led_A[0]
    W18                                                               r  RGB_led_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.602ns (62.525%)  route 0.960ns (37.475%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.577     0.823    sw_IBUF[1]
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.868 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.383     1.252    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.310     2.562 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.562    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





