{
  "module_name": "hda.h",
  "hash_id": "3ffa9c05b0169458270d942e5ca1179a940a26ad46cce45ac1e51719d75b913b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/intel/hda.h",
  "human_readable_source": " \n \n\n#ifndef __SOF_INTEL_HDA_H\n#define __SOF_INTEL_HDA_H\n\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_intel.h>\n#include <sound/compress_driver.h>\n#include <sound/hda_codec.h>\n#include <sound/hdaudio_ext.h>\n#include \"../sof-client-probes.h\"\n#include \"../sof-audio.h\"\n#include \"shim.h\"\n\n \n#define PCI_TCSEL\t\t\t0x44\n#define PCI_PGCTL\t\t\tPCI_TCSEL\n#define PCI_CGCTL\t\t\t0x48\n\n \n#define PCI_PGCTL_ADSPPGD               BIT(2)\n#define PCI_PGCTL_LSRMD_MASK\t\tBIT(4)\n\n \n#define PCI_CGCTL_MISCBDCGE_MASK\tBIT(6)\n#define PCI_CGCTL_ADSPDCGE              BIT(1)\n\n \n#define SOF_HDA_GCAP\t\t\t0x0\n#define SOF_HDA_GCTL\t\t\t0x8\n \n#define SOF_HDA_GCTL_UNSOL\t\tBIT(8)\n#define SOF_HDA_LLCH\t\t\t0x14\n#define SOF_HDA_INTCTL\t\t\t0x20\n#define SOF_HDA_INTSTS\t\t\t0x24\n#define SOF_HDA_WAKESTS\t\t\t0x0E\n#define SOF_HDA_WAKESTS_INT_MASK\t((1 << 8) - 1)\n#define SOF_HDA_RIRBSTS\t\t\t0x5d\n\n \n#define SOF_HDA_GCTL_RESET\t\tBIT(0)\n\n \n#define SOF_HDA_INT_GLOBAL_EN\t\tBIT(31)\n#define SOF_HDA_INT_CTRL_EN\t\tBIT(30)\n#define SOF_HDA_INT_ALL_STREAM\t\t0xff\n\n \n#define SOF_HDA_INTSTS_GIS\t\tBIT(31)\n\n#define SOF_HDA_MAX_CAPS\t\t10\n#define SOF_HDA_CAP_ID_OFF\t\t16\n#define SOF_HDA_CAP_ID_MASK\t\tGENMASK(SOF_HDA_CAP_ID_OFF + 11,\\\n\t\t\t\t\t\tSOF_HDA_CAP_ID_OFF)\n#define SOF_HDA_CAP_NEXT_MASK\t\t0xFFFF\n\n#define SOF_HDA_GTS_CAP_ID\t\t\t0x1\n#define SOF_HDA_ML_CAP_ID\t\t\t0x2\n\n#define SOF_HDA_PP_CAP_ID\t\t0x3\n#define SOF_HDA_REG_PP_PPCH\t\t0x10\n#define SOF_HDA_REG_PP_PPCTL\t\t0x04\n#define SOF_HDA_REG_PP_PPSTS\t\t0x08\n#define SOF_HDA_PPCTL_PIE\t\tBIT(31)\n#define SOF_HDA_PPCTL_GPROCEN\t\tBIT(30)\n\n \n#define SOF_HDA_VS_D0I3C\t\t0x104A\n\n \n#define SOF_HDA_VS_D0I3C_CIP\t\tBIT(0)  \n#define SOF_HDA_VS_D0I3C_I3\t\tBIT(2)  \n\n \n#define SOF_HDA_DPIB_ENTRY_SIZE\t0x8\n\n#define SOF_HDA_SPIB_CAP_ID\t\t0x4\n#define SOF_HDA_DRSM_CAP_ID\t\t0x5\n\n#define SOF_HDA_SPIB_BASE\t\t0x08\n#define SOF_HDA_SPIB_INTERVAL\t\t0x08\n#define SOF_HDA_SPIB_SPIB\t\t0x00\n#define SOF_HDA_SPIB_MAXFIFO\t\t0x04\n\n#define SOF_HDA_PPHC_BASE\t\t0x10\n#define SOF_HDA_PPHC_INTERVAL\t\t0x10\n\n#define SOF_HDA_PPLC_BASE\t\t0x10\n#define SOF_HDA_PPLC_MULTI\t\t0x10\n#define SOF_HDA_PPLC_INTERVAL\t\t0x10\n\n#define SOF_HDA_DRSM_BASE\t\t0x08\n#define SOF_HDA_DRSM_INTERVAL\t\t0x08\n\n \n#define SOF_HDA_CL_DMA_SD_INT_DESC_ERR\t\t0x10\n\n \n#define SOF_HDA_CL_DMA_SD_INT_FIFO_ERR\t\t0x08\n\n \n#define SOF_HDA_CL_DMA_SD_INT_COMPLETE\t\t0x04\n\n#define SOF_HDA_CL_DMA_SD_INT_MASK \\\n\t(SOF_HDA_CL_DMA_SD_INT_DESC_ERR | \\\n\tSOF_HDA_CL_DMA_SD_INT_FIFO_ERR | \\\n\tSOF_HDA_CL_DMA_SD_INT_COMPLETE)\n#define SOF_HDA_SD_CTL_DMA_START\t\t0x02  \n\n \n#define SOF_HDA_ADSP_LOADER_BASE\t\t0x80\n#define SOF_HDA_ADSP_DPLBASE\t\t\t0x70\n#define SOF_HDA_ADSP_DPUBASE\t\t\t0x74\n#define SOF_HDA_ADSP_DPLBASE_ENABLE\t\t0x01\n\n \n#define SOF_HDA_ADSP_REG_SD_CTL\t\t\t0x00\n#define SOF_HDA_ADSP_REG_SD_STS\t\t\t0x03\n#define SOF_HDA_ADSP_REG_SD_LPIB\t\t0x04\n#define SOF_HDA_ADSP_REG_SD_CBL\t\t\t0x08\n#define SOF_HDA_ADSP_REG_SD_LVI\t\t\t0x0C\n#define SOF_HDA_ADSP_REG_SD_FIFOW\t\t0x0E\n#define SOF_HDA_ADSP_REG_SD_FIFOSIZE\t\t0x10\n#define SOF_HDA_ADSP_REG_SD_FORMAT\t\t0x12\n#define SOF_HDA_ADSP_REG_SD_FIFOL\t\t0x14\n#define SOF_HDA_ADSP_REG_SD_BDLPL\t\t0x18\n#define SOF_HDA_ADSP_REG_SD_BDLPU\t\t0x1C\n#define SOF_HDA_ADSP_SD_ENTRY_SIZE\t\t0x20\n\n \n#define SOF_DSP_REG_CL_SPBFIFO \\\n\t(SOF_HDA_ADSP_LOADER_BASE + 0x20)\n#define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCH\t0x0\n#define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCCTL\t0x4\n#define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPIB\t0x8\n#define SOF_HDA_ADSP_REG_CL_SPBFIFO_MAXFIFOS\t0xc\n\n \n#define SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT\t20\n#define SOF_HDA_CL_SD_CTL_STREAM_TAG_MASK \\\n\tGENMASK(SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT + 3,\\\n\t\tSOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT)\n\n#define HDA_DSP_HDA_BAR\t\t\t\t0\n#define HDA_DSP_PP_BAR\t\t\t\t1\n#define HDA_DSP_SPIB_BAR\t\t\t2\n#define HDA_DSP_DRSM_BAR\t\t\t3\n#define HDA_DSP_BAR\t\t\t\t4\n\n#define SRAM_WINDOW_OFFSET(x)\t\t\t(0x80000 + (x) * 0x20000)\n\n#define HDA_DSP_MBOX_OFFSET\t\t\tSRAM_WINDOW_OFFSET(0)\n\n#define HDA_DSP_PANIC_OFFSET(x) \\\n\t(((x) & 0xFFFFFF) + HDA_DSP_MBOX_OFFSET)\n\n \n#define HDA_DSP_SRAM_REG_ROM_STATUS\t\t(HDA_DSP_MBOX_OFFSET + 0x0)\n#define HDA_DSP_SRAM_REG_ROM_ERROR\t\t(HDA_DSP_MBOX_OFFSET + 0x4)\n \n#define HDA_DSP_SRAM_REG_FW_STATUS\t\t(HDA_DSP_MBOX_OFFSET + 0x4)\n#define HDA_DSP_SRAM_REG_FW_TRACEP\t\t(HDA_DSP_MBOX_OFFSET + 0x8)\n#define HDA_DSP_SRAM_REG_FW_END\t\t\t(HDA_DSP_MBOX_OFFSET + 0xc)\n\n#define HDA_DSP_MBOX_UPLINK_OFFSET\t\t0x81000\n\n#define HDA_DSP_STREAM_RESET_TIMEOUT\t\t300\n \n#define HDA_DSP_STREAM_RUN_TIMEOUT\t\t300\n\n#define HDA_DSP_SPIB_ENABLE\t\t\t1\n#define HDA_DSP_SPIB_DISABLE\t\t\t0\n\n#define SOF_HDA_MAX_BUFFER_SIZE\t\t\t(32 * PAGE_SIZE)\n\n#define HDA_DSP_STACK_DUMP_SIZE\t\t\t32\n\n \n#define FSR_STATE_MASK\t\t\t\tGENMASK(23, 0)\n#define FSR_WAIT_STATE_MASK\t\t\tGENMASK(27, 24)\n#define FSR_MODULE_MASK\t\t\t\tGENMASK(30, 28)\n#define FSR_HALTED\t\t\t\tBIT(31)\n#define FSR_TO_STATE_CODE(x)\t\t\t((x) & FSR_STATE_MASK)\n#define FSR_TO_WAIT_STATE_CODE(x)\t\t(((x) & FSR_WAIT_STATE_MASK) >> 24)\n#define FSR_TO_MODULE_CODE(x)\t\t\t(((x) & FSR_MODULE_MASK) >> 28)\n\n \n#define FSR_WAIT_FOR_IPC_BUSY\t\t\t0x1\n#define FSR_WAIT_FOR_IPC_DONE\t\t\t0x2\n#define FSR_WAIT_FOR_CACHE_INVALIDATION\t\t0x3\n#define FSR_WAIT_FOR_LP_SRAM_OFF\t\t0x4\n#define FSR_WAIT_FOR_DMA_BUFFER_FULL\t\t0x5\n#define FSR_WAIT_FOR_CSE_CSR\t\t\t0x6\n\n \n#define FSR_MOD_ROM\t\t\t\t0x0\n#define FSR_MOD_ROM_BYP\t\t\t\t0x1\n#define FSR_MOD_BASE_FW\t\t\t\t0x2\n#define FSR_MOD_LP_BOOT\t\t\t\t0x3\n#define FSR_MOD_BRNGUP\t\t\t\t0x4\n#define FSR_MOD_ROM_EXT\t\t\t\t0x5\n\n \n \n#define FSR_STATE_INIT\t\t\t\t0x0\n#define FSR_STATE_INIT_DONE\t\t\t0x1\n#define FSR_STATE_FW_ENTERED\t\t\t0x5\n\n \n#define FSR_STATE_ROM_INIT\t\t\tFSR_STATE_INIT\n#define FSR_STATE_ROM_INIT_DONE\t\t\tFSR_STATE_INIT_DONE\n#define FSR_STATE_ROM_CSE_MANIFEST_LOADED\t0x2\n#define FSR_STATE_ROM_FW_MANIFEST_LOADED\t0x3\n#define FSR_STATE_ROM_FW_FW_LOADED\t\t0x4\n#define FSR_STATE_ROM_FW_ENTERED\t\tFSR_STATE_FW_ENTERED\n#define FSR_STATE_ROM_VERIFY_FEATURE_MASK\t0x6\n#define FSR_STATE_ROM_GET_LOAD_OFFSET\t\t0x7\n#define FSR_STATE_ROM_FETCH_ROM_EXT\t\t0x8\n#define FSR_STATE_ROM_FETCH_ROM_EXT_DONE\t0x9\n#define FSR_STATE_ROM_BASEFW_ENTERED\t\t0xf  \n\n \n#define FSR_STATE_ROM_CSE_IMR_REQUEST\t\t\t0x10\n#define FSR_STATE_ROM_CSE_IMR_GRANTED\t\t\t0x11\n#define FSR_STATE_ROM_CSE_VALIDATE_IMAGE_REQUEST\t0x12\n#define FSR_STATE_ROM_CSE_IMAGE_VALIDATED\t\t0x13\n\n#define FSR_STATE_ROM_CSE_IPC_IFACE_INIT\t0x20\n#define FSR_STATE_ROM_CSE_IPC_RESET_PHASE_1\t0x21\n#define FSR_STATE_ROM_CSE_IPC_OPERATIONAL_ENTRY\t0x22\n#define FSR_STATE_ROM_CSE_IPC_OPERATIONAL\t0x23\n#define FSR_STATE_ROM_CSE_IPC_DOWN\t\t0x24\n\n \n#define FSR_STATE_BRINGUP_INIT\t\t\tFSR_STATE_INIT\n#define FSR_STATE_BRINGUP_INIT_DONE\t\tFSR_STATE_INIT_DONE\n#define FSR_STATE_BRINGUP_HPSRAM_LOAD\t\t0x2\n#define FSR_STATE_BRINGUP_UNPACK_START\t\t0X3\n#define FSR_STATE_BRINGUP_IMR_RESTORE\t\t0x4\n#define FSR_STATE_BRINGUP_FW_ENTERED\t\tFSR_STATE_FW_ENTERED\n\n \n#define HDA_DSP_ROM_CSE_ERROR\t\t\t40\n#define HDA_DSP_ROM_CSE_WRONG_RESPONSE\t\t41\n#define HDA_DSP_ROM_IMR_TO_SMALL\t\t42\n#define HDA_DSP_ROM_BASE_FW_NOT_FOUND\t\t43\n#define HDA_DSP_ROM_CSE_VALIDATION_FAILED\t44\n#define HDA_DSP_ROM_IPC_FATAL_ERROR\t\t45\n#define HDA_DSP_ROM_L2_CACHE_ERROR\t\t46\n#define HDA_DSP_ROM_LOAD_OFFSET_TO_SMALL\t47\n#define HDA_DSP_ROM_API_PTR_INVALID\t\t50\n#define HDA_DSP_ROM_BASEFW_INCOMPAT\t\t51\n#define HDA_DSP_ROM_UNHANDLED_INTERRUPT\t\t0xBEE00000\n#define HDA_DSP_ROM_MEMORY_HOLE_ECC\t\t0xECC00000\n#define HDA_DSP_ROM_KERNEL_EXCEPTION\t\t0xCAFE0000\n#define HDA_DSP_ROM_USER_EXCEPTION\t\t0xBEEF0000\n#define HDA_DSP_ROM_UNEXPECTED_RESET\t\t0xDECAF000\n#define HDA_DSP_ROM_NULL_FW_ENTRY\t\t0x4c4c4e55\n\n#define HDA_DSP_ROM_IPC_CONTROL\t\t\t0x01000000\n#define HDA_DSP_ROM_IPC_PURGE_FW\t\t0x00004000\n\n \n#define HDA_DSP_PU_TIMEOUT\t\t50\n#define HDA_DSP_PD_TIMEOUT\t\t50\n#define HDA_DSP_RESET_TIMEOUT_US\t50000\n#define HDA_DSP_BASEFW_TIMEOUT_US       3000000\n#define HDA_DSP_INIT_TIMEOUT_US\t500000\n#define HDA_DSP_CTRL_RESET_TIMEOUT\t\t100\n#define HDA_DSP_WAIT_TIMEOUT\t\t500\t \n#define HDA_DSP_REG_POLL_INTERVAL_US\t\t500\t \n#define HDA_DSP_REG_POLL_RETRY_COUNT\t\t50\n\n#define HDA_DSP_ADSPIC_IPC\t\t\tBIT(0)\n#define HDA_DSP_ADSPIS_IPC\t\t\tBIT(0)\n\n \n#define HDA_DSP_GEN_BASE\t\t0x0\n#define HDA_DSP_REG_ADSPCS\t\t(HDA_DSP_GEN_BASE + 0x04)\n#define HDA_DSP_REG_ADSPIC\t\t(HDA_DSP_GEN_BASE + 0x08)\n#define HDA_DSP_REG_ADSPIS\t\t(HDA_DSP_GEN_BASE + 0x0C)\n#define HDA_DSP_REG_ADSPIC2\t\t(HDA_DSP_GEN_BASE + 0x10)\n#define HDA_DSP_REG_ADSPIS2\t\t(HDA_DSP_GEN_BASE + 0x14)\n\n#define HDA_DSP_REG_ADSPIC2_SNDW\tBIT(5)\n#define HDA_DSP_REG_ADSPIS2_SNDW\tBIT(5)\n\n \n#define HDA_DSP_IPC_BASE\t\t0x40\n#define HDA_DSP_REG_HIPCT\t\t(HDA_DSP_IPC_BASE + 0x00)\n#define HDA_DSP_REG_HIPCTE\t\t(HDA_DSP_IPC_BASE + 0x04)\n#define HDA_DSP_REG_HIPCI\t\t(HDA_DSP_IPC_BASE + 0x08)\n#define HDA_DSP_REG_HIPCIE\t\t(HDA_DSP_IPC_BASE + 0x0C)\n#define HDA_DSP_REG_HIPCCTL\t\t(HDA_DSP_IPC_BASE + 0x10)\n\n \n#define HDA_VS_INTEL_EM2\t\t0x1030\n#define HDA_VS_INTEL_EM2_L1SEN\t\tBIT(13)\n#define HDA_VS_INTEL_LTRP\t\t0x1048\n#define HDA_VS_INTEL_LTRP_GB_MASK\t0x3F\n\n \n#define HDA_DSP_REG_HIPCI_BUSY\t\tBIT(31)\n#define HDA_DSP_REG_HIPCI_MSG_MASK\t0x7FFFFFFF\n\n \n#define HDA_DSP_REG_HIPCIE_DONE\tBIT(30)\n#define HDA_DSP_REG_HIPCIE_MSG_MASK\t0x3FFFFFFF\n\n \n#define HDA_DSP_REG_HIPCCTL_DONE\tBIT(1)\n#define HDA_DSP_REG_HIPCCTL_BUSY\tBIT(0)\n\n \n#define HDA_DSP_REG_HIPCT_BUSY\t\tBIT(31)\n#define HDA_DSP_REG_HIPCT_MSG_MASK\t0x7FFFFFFF\n\n \n#define HDA_DSP_REG_HIPCTE_MSG_MASK\t0x3FFFFFFF\n\n#define HDA_DSP_ADSPIC_CL_DMA\t\tBIT(1)\n#define HDA_DSP_ADSPIS_CL_DMA\t\tBIT(1)\n\n \n#define BXT_D0I3_DELAY 5000\n\n#define FW_CL_STREAM_NUMBER\t\t0x1\n#define HDA_FW_BOOT_ATTEMPTS\t\t3\n\n \n\n \n#define HDA_DSP_ADSPCS_CRST_SHIFT\t0\n#define HDA_DSP_ADSPCS_CRST_MASK(cm)\t((cm) << HDA_DSP_ADSPCS_CRST_SHIFT)\n\n \n#define HDA_DSP_ADSPCS_CSTALL_SHIFT\t8\n#define HDA_DSP_ADSPCS_CSTALL_MASK(cm)\t((cm) << HDA_DSP_ADSPCS_CSTALL_SHIFT)\n\n \n#define HDA_DSP_ADSPCS_SPA_SHIFT\t16\n#define HDA_DSP_ADSPCS_SPA_MASK(cm)\t((cm) << HDA_DSP_ADSPCS_SPA_SHIFT)\n\n \n#define HDA_DSP_ADSPCS_CPA_SHIFT\t24\n#define HDA_DSP_ADSPCS_CPA_MASK(cm)\t((cm) << HDA_DSP_ADSPCS_CPA_SHIFT)\n\n \n#define SOF_DSP_CORES_MASK(nc)\tGENMASK(((nc) - 1), 0)\n\n \n#define CNL_DSP_IPC_BASE\t\t0xc0\n#define CNL_DSP_REG_HIPCTDR\t\t(CNL_DSP_IPC_BASE + 0x00)\n#define CNL_DSP_REG_HIPCTDA\t\t(CNL_DSP_IPC_BASE + 0x04)\n#define CNL_DSP_REG_HIPCTDD\t\t(CNL_DSP_IPC_BASE + 0x08)\n#define CNL_DSP_REG_HIPCIDR\t\t(CNL_DSP_IPC_BASE + 0x10)\n#define CNL_DSP_REG_HIPCIDA\t\t(CNL_DSP_IPC_BASE + 0x14)\n#define CNL_DSP_REG_HIPCIDD\t\t(CNL_DSP_IPC_BASE + 0x18)\n#define CNL_DSP_REG_HIPCCTL\t\t(CNL_DSP_IPC_BASE + 0x28)\n\n \n#define CNL_DSP_REG_HIPCIDR_BUSY\t\tBIT(31)\n#define CNL_DSP_REG_HIPCIDR_MSG_MASK\t0x7FFFFFFF\n\n \n#define CNL_DSP_REG_HIPCIDA_DONE\tBIT(31)\n#define CNL_DSP_REG_HIPCIDA_MSG_MASK\t0x7FFFFFFF\n\n \n#define CNL_DSP_REG_HIPCCTL_DONE\tBIT(1)\n#define CNL_DSP_REG_HIPCCTL_BUSY\tBIT(0)\n\n \n#define CNL_DSP_REG_HIPCTDR_BUSY\t\tBIT(31)\n#define CNL_DSP_REG_HIPCTDR_MSG_MASK\t0x7FFFFFFF\n\n \n#define CNL_DSP_REG_HIPCTDA_DONE\tBIT(31)\n#define CNL_DSP_REG_HIPCTDA_MSG_MASK\t0x7FFFFFFF\n\n \n#define CNL_DSP_REG_HIPCTDD_MSG_MASK\t0x7FFFFFFF\n\n \n#define HDA_DSP_BDL_SIZE\t\t\t4096\n#define HDA_DSP_MAX_BDL_ENTRIES\t\t\t\\\n\t(HDA_DSP_BDL_SIZE / sizeof(struct sof_intel_dsp_bdl))\n\n \n#define SOF_SKL_NUM_DAIS_NOCODEC\t8\n\n#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_AUDIO_CODEC)\n#define SOF_SKL_NUM_DAIS\t\t15\n#else\n#define SOF_SKL_NUM_DAIS\t\tSOF_SKL_NUM_DAIS_NOCODEC\n#endif\n\n \n#define HDA_DSP_SRAM_REG_ROM_STATUS_SKL\t0x8000\n#define HDA_ADSP_SRAM0_BASE_SKL\t\t0x8000\n\n \n#define HDA_ADSP_FW_STATUS_SKL\t\tHDA_ADSP_SRAM0_BASE_SKL\n#define HDA_ADSP_ERROR_CODE_SKL\t\t(HDA_ADSP_FW_STATUS_SKL + 0x4)\n\n \n#define APL_SSP_BASE_OFFSET\t0x2000\n#define CNL_SSP_BASE_OFFSET\t0x10000\n\n \n#define SSP_DEV_MEM_SIZE\t0x1000\n\n \n#define APL_SSP_COUNT\t\t6\n#define CNL_SSP_COUNT\t\t3\n#define ICL_SSP_COUNT\t\t6\n#define TGL_SSP_COUNT\t\t3\n#define MTL_SSP_COUNT\t\t3\n\n \n#define SSP_SSC1_OFFSET\t\t0x4\n#define SSP_SET_SCLK_CONSUMER\tBIT(25)\n#define SSP_SET_SFRM_CONSUMER\tBIT(24)\n#define SSP_SET_CBP_CFP\t\t(SSP_SET_SCLK_CONSUMER | SSP_SET_SFRM_CONSUMER)\n\n#define HDA_IDISP_ADDR\t\t2\n#define HDA_IDISP_CODEC(x) ((x) & BIT(HDA_IDISP_ADDR))\n\nstruct sof_intel_dsp_bdl {\n\t__le32 addr_l;\n\t__le32 addr_h;\n\t__le32 size;\n\t__le32 ioc;\n} __attribute((packed));\n\n#define SOF_HDA_PLAYBACK_STREAMS\t16\n#define SOF_HDA_CAPTURE_STREAMS\t\t16\n#define SOF_HDA_PLAYBACK\t\t0\n#define SOF_HDA_CAPTURE\t\t\t1\n\n \n#define SOF_HDA_STREAM_DMI_L1_COMPATIBLE\t1\n\n \n#define SOF_HDA_D0I3_WORK_DELAY_MS\t5000\n\n \nenum sof_hda_D0_substate {\n\tSOF_HDA_DSP_PM_D0I0,\t \n\tSOF_HDA_DSP_PM_D0I3,\t \n};\n\n \nstruct sof_intel_hda_dev {\n\tbool imrboot_supported;\n\tbool skip_imr_boot;\n\tbool booted_from_imr;\n\n\tint boot_iteration;\n\n\tstruct hda_bus hbus;\n\n\t \n\tconst struct sof_intel_dsp_desc *desc;\n\n\t \n\tstruct hdac_ext_stream *dtrace_stream;\n\n\t \n\tu32 no_ipc_position;\n\n\t \n\tu32 stream_max;\n\n\t \n\tbool l1_disabled; \n\n\t \n\tstruct platform_device *dmic_dev;\n\n\t \n\tstruct delayed_work d0i3_work;\n\n\t \n\tstruct sdw_intel_acpi_info info;\n\n\t \n\tstruct sdw_intel_ctx *sdw;\n\n\t \n\tbool clk_config_lpro;\n\n\twait_queue_head_t waitq;\n\tbool code_loading;\n\n\t \n\tstruct nhlt_acpi_table *nhlt;\n\n\t \n\tstruct snd_sof_ipc_msg *delayed_ipc_tx_msg;\n};\n\nstatic inline struct hdac_bus *sof_to_bus(struct snd_sof_dev *s)\n{\n\tstruct sof_intel_hda_dev *hda = s->pdata->hw_pdata;\n\n\treturn &hda->hbus.core;\n}\n\nstatic inline struct hda_bus *sof_to_hbus(struct snd_sof_dev *s)\n{\n\tstruct sof_intel_hda_dev *hda = s->pdata->hw_pdata;\n\n\treturn &hda->hbus;\n}\n\nstruct sof_intel_hda_stream {\n\tstruct snd_sof_dev *sdev;\n\tstruct hdac_ext_stream hext_stream;\n\tstruct sof_intel_stream sof_intel_stream;\n\tint host_reserved;  \n\tu32 flags;\n};\n\n#define hstream_to_sof_hda_stream(hstream) \\\n\tcontainer_of(hstream, struct sof_intel_hda_stream, hext_stream)\n\n#define bus_to_sof_hda(bus) \\\n\tcontainer_of(bus, struct sof_intel_hda_dev, hbus.core)\n\n#define SOF_STREAM_SD_OFFSET(s) \\\n\t(SOF_HDA_ADSP_SD_ENTRY_SIZE * ((s)->index) \\\n\t + SOF_HDA_ADSP_LOADER_BASE)\n\n#define SOF_STREAM_SD_OFFSET_CRST 0x1\n\n \nint hda_dsp_probe(struct snd_sof_dev *sdev);\nint hda_dsp_remove(struct snd_sof_dev *sdev);\nint hda_dsp_core_power_up(struct snd_sof_dev *sdev, unsigned int core_mask);\nint hda_dsp_core_run(struct snd_sof_dev *sdev, unsigned int core_mask);\nint hda_dsp_enable_core(struct snd_sof_dev *sdev, unsigned int core_mask);\nint hda_dsp_core_reset_power_down(struct snd_sof_dev *sdev,\n\t\t\t\t  unsigned int core_mask);\nint hda_power_down_dsp(struct snd_sof_dev *sdev);\nint hda_dsp_core_get(struct snd_sof_dev *sdev, int core);\nvoid hda_dsp_ipc_int_enable(struct snd_sof_dev *sdev);\nvoid hda_dsp_ipc_int_disable(struct snd_sof_dev *sdev);\nbool hda_dsp_core_is_enabled(struct snd_sof_dev *sdev, unsigned int core_mask);\n\nint hda_dsp_set_power_state_ipc3(struct snd_sof_dev *sdev,\n\t\t\t\t const struct sof_dsp_power_state *target_state);\nint hda_dsp_set_power_state_ipc4(struct snd_sof_dev *sdev,\n\t\t\t\t const struct sof_dsp_power_state *target_state);\n\nint hda_dsp_suspend(struct snd_sof_dev *sdev, u32 target_state);\nint hda_dsp_resume(struct snd_sof_dev *sdev);\nint hda_dsp_runtime_suspend(struct snd_sof_dev *sdev);\nint hda_dsp_runtime_resume(struct snd_sof_dev *sdev);\nint hda_dsp_runtime_idle(struct snd_sof_dev *sdev);\nint hda_dsp_shutdown_dma_flush(struct snd_sof_dev *sdev);\nint hda_dsp_shutdown(struct snd_sof_dev *sdev);\nint hda_dsp_set_hw_params_upon_resume(struct snd_sof_dev *sdev);\nvoid hda_dsp_dump(struct snd_sof_dev *sdev, u32 flags);\nvoid hda_ipc_dump(struct snd_sof_dev *sdev);\nvoid hda_ipc_irq_dump(struct snd_sof_dev *sdev);\nvoid hda_dsp_d0i3_work(struct work_struct *work);\nint hda_dsp_disable_interrupts(struct snd_sof_dev *sdev);\n\n \nu32 hda_dsp_get_mult_div(struct snd_sof_dev *sdev, int rate);\nu32 hda_dsp_get_bits(struct snd_sof_dev *sdev, int sample_bits);\nint hda_dsp_pcm_open(struct snd_sof_dev *sdev,\n\t\t     struct snd_pcm_substream *substream);\nint hda_dsp_pcm_close(struct snd_sof_dev *sdev,\n\t\t      struct snd_pcm_substream *substream);\nint hda_dsp_pcm_hw_params(struct snd_sof_dev *sdev,\n\t\t\t  struct snd_pcm_substream *substream,\n\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t  struct snd_sof_platform_stream_params *platform_params);\nint hda_dsp_stream_hw_free(struct snd_sof_dev *sdev,\n\t\t\t   struct snd_pcm_substream *substream);\nint hda_dsp_pcm_trigger(struct snd_sof_dev *sdev,\n\t\t\tstruct snd_pcm_substream *substream, int cmd);\nsnd_pcm_uframes_t hda_dsp_pcm_pointer(struct snd_sof_dev *sdev,\n\t\t\t\t      struct snd_pcm_substream *substream);\nint hda_dsp_pcm_ack(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream);\n\n \n\nint hda_dsp_stream_init(struct snd_sof_dev *sdev);\nvoid hda_dsp_stream_free(struct snd_sof_dev *sdev);\nint hda_dsp_stream_hw_params(struct snd_sof_dev *sdev,\n\t\t\t     struct hdac_ext_stream *hext_stream,\n\t\t\t     struct snd_dma_buffer *dmab,\n\t\t\t     struct snd_pcm_hw_params *params);\nint hda_dsp_iccmax_stream_hw_params(struct snd_sof_dev *sdev,\n\t\t\t\t    struct hdac_ext_stream *hext_stream,\n\t\t\t\t    struct snd_dma_buffer *dmab,\n\t\t\t\t    struct snd_pcm_hw_params *params);\nint hda_dsp_stream_trigger(struct snd_sof_dev *sdev,\n\t\t\t   struct hdac_ext_stream *hext_stream, int cmd);\nirqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context);\nint hda_dsp_stream_setup_bdl(struct snd_sof_dev *sdev,\n\t\t\t     struct snd_dma_buffer *dmab,\n\t\t\t     struct hdac_stream *hstream);\nbool hda_dsp_check_ipc_irq(struct snd_sof_dev *sdev);\nbool hda_dsp_check_stream_irq(struct snd_sof_dev *sdev);\n\nsnd_pcm_uframes_t hda_dsp_stream_get_position(struct hdac_stream *hstream,\n\t\t\t\t\t      int direction, bool can_sleep);\n\nstruct hdac_ext_stream *\n\thda_dsp_stream_get(struct snd_sof_dev *sdev, int direction, u32 flags);\nint hda_dsp_stream_put(struct snd_sof_dev *sdev, int direction, int stream_tag);\nint hda_dsp_stream_spib_config(struct snd_sof_dev *sdev,\n\t\t\t       struct hdac_ext_stream *hext_stream,\n\t\t\t       int enable, u32 size);\n\nint hda_ipc_msg_data(struct snd_sof_dev *sdev,\n\t\t     struct snd_sof_pcm_stream *sps,\n\t\t     void *p, size_t sz);\nint hda_set_stream_data_offset(struct snd_sof_dev *sdev,\n\t\t\t       struct snd_sof_pcm_stream *sps,\n\t\t\t       size_t posn_offset);\n\n \nint hda_dsp_ipc_send_msg(struct snd_sof_dev *sdev,\n\t\t\t struct snd_sof_ipc_msg *msg);\nvoid hda_dsp_ipc_get_reply(struct snd_sof_dev *sdev);\nint hda_dsp_ipc_get_mailbox_offset(struct snd_sof_dev *sdev);\nint hda_dsp_ipc_get_window_offset(struct snd_sof_dev *sdev, u32 id);\n\nirqreturn_t hda_dsp_ipc_irq_thread(int irq, void *context);\nint hda_dsp_ipc_cmd_done(struct snd_sof_dev *sdev, int dir);\n\n \nint hda_dsp_cl_boot_firmware(struct snd_sof_dev *sdev);\nint hda_dsp_cl_boot_firmware_iccmax(struct snd_sof_dev *sdev);\nint hda_cl_copy_fw(struct snd_sof_dev *sdev, struct hdac_ext_stream *hext_stream);\nstruct hdac_ext_stream *hda_cl_stream_prepare(struct snd_sof_dev *sdev, unsigned int format,\n\t\t\t\t\t      unsigned int size, struct snd_dma_buffer *dmab,\n\t\t\t\t\t      int direction);\nint hda_cl_cleanup(struct snd_sof_dev *sdev, struct snd_dma_buffer *dmab,\n\t\t   struct hdac_ext_stream *hext_stream);\nint cl_dsp_init(struct snd_sof_dev *sdev, int stream_tag, bool imr_boot);\n#define HDA_CL_STREAM_FORMAT 0x40\n\n \nint hda_dsp_pre_fw_run(struct snd_sof_dev *sdev);\nint hda_dsp_post_fw_run(struct snd_sof_dev *sdev);\n\n \nint hda_dsp_ext_man_get_cavs_config_data(struct snd_sof_dev *sdev,\n\t\t\t\t\t const struct sof_ext_man_elem_header *hdr);\n\n \nint hda_dsp_ctrl_get_caps(struct snd_sof_dev *sdev);\nvoid hda_dsp_ctrl_ppcap_enable(struct snd_sof_dev *sdev, bool enable);\nvoid hda_dsp_ctrl_ppcap_int_enable(struct snd_sof_dev *sdev, bool enable);\nint hda_dsp_ctrl_link_reset(struct snd_sof_dev *sdev, bool reset);\nvoid hda_dsp_ctrl_misc_clock_gating(struct snd_sof_dev *sdev, bool enable);\nint hda_dsp_ctrl_clock_power_gating(struct snd_sof_dev *sdev, bool enable);\nint hda_dsp_ctrl_init_chip(struct snd_sof_dev *sdev);\nvoid hda_dsp_ctrl_stop_chip(struct snd_sof_dev *sdev);\n \nvoid sof_hda_bus_init(struct snd_sof_dev *sdev, struct device *dev);\nvoid sof_hda_bus_exit(struct snd_sof_dev *sdev);\n\n#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_AUDIO_CODEC)\n \nvoid hda_codec_probe_bus(struct snd_sof_dev *sdev);\nvoid hda_codec_jack_wake_enable(struct snd_sof_dev *sdev, bool enable);\nvoid hda_codec_jack_check(struct snd_sof_dev *sdev);\nvoid hda_codec_check_for_state_change(struct snd_sof_dev *sdev);\nvoid hda_codec_init_cmd_io(struct snd_sof_dev *sdev);\nvoid hda_codec_resume_cmd_io(struct snd_sof_dev *sdev);\nvoid hda_codec_stop_cmd_io(struct snd_sof_dev *sdev);\nvoid hda_codec_suspend_cmd_io(struct snd_sof_dev *sdev);\nvoid hda_codec_detect_mask(struct snd_sof_dev *sdev);\nvoid hda_codec_rirb_status_clear(struct snd_sof_dev *sdev);\nbool hda_codec_check_rirb_status(struct snd_sof_dev *sdev);\nvoid hda_codec_set_codec_wakeup(struct snd_sof_dev *sdev, bool status);\nvoid hda_codec_device_remove(struct snd_sof_dev *sdev);\n\n#else\n\nstatic inline void hda_codec_probe_bus(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_jack_wake_enable(struct snd_sof_dev *sdev, bool enable) { }\nstatic inline void hda_codec_jack_check(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_check_for_state_change(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_init_cmd_io(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_resume_cmd_io(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_stop_cmd_io(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_suspend_cmd_io(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_detect_mask(struct snd_sof_dev *sdev) { }\nstatic inline void hda_codec_rirb_status_clear(struct snd_sof_dev *sdev) { }\nstatic inline bool hda_codec_check_rirb_status(struct snd_sof_dev *sdev) { return false; }\nstatic inline void hda_codec_set_codec_wakeup(struct snd_sof_dev *sdev, bool status) { }\nstatic inline void hda_codec_device_remove(struct snd_sof_dev *sdev) { }\n\n#endif  \n\n#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_AUDIO_CODEC) && IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI)\n\nvoid hda_codec_i915_display_power(struct snd_sof_dev *sdev, bool enable);\nint hda_codec_i915_init(struct snd_sof_dev *sdev);\nint hda_codec_i915_exit(struct snd_sof_dev *sdev);\n\n#else\n\nstatic inline void hda_codec_i915_display_power(struct snd_sof_dev *sdev, bool enable) { }\nstatic inline int hda_codec_i915_init(struct snd_sof_dev *sdev) { return 0; }\nstatic inline int hda_codec_i915_exit(struct snd_sof_dev *sdev) { return 0; }\n\n#endif\n\n \nint hda_dsp_trace_init(struct snd_sof_dev *sdev, struct snd_dma_buffer *dmab,\n\t\t       struct sof_ipc_dma_trace_params_ext *dtrace_params);\nint hda_dsp_trace_release(struct snd_sof_dev *sdev);\nint hda_dsp_trace_trigger(struct snd_sof_dev *sdev, int cmd);\n\n \n#if IS_ENABLED(CONFIG_SND_SOC_SOF_INTEL_SOUNDWIRE)\n\nint hda_sdw_check_lcount_common(struct snd_sof_dev *sdev);\nint hda_sdw_check_lcount_ext(struct snd_sof_dev *sdev);\nint hda_sdw_startup(struct snd_sof_dev *sdev);\nvoid hda_common_enable_sdw_irq(struct snd_sof_dev *sdev, bool enable);\nvoid hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable);\nbool hda_sdw_check_wakeen_irq_common(struct snd_sof_dev *sdev);\nvoid hda_sdw_process_wakeen(struct snd_sof_dev *sdev);\nbool hda_common_check_sdw_irq(struct snd_sof_dev *sdev);\n\n#else\n\nstatic inline int hda_sdw_check_lcount_common(struct snd_sof_dev *sdev)\n{\n\treturn 0;\n}\n\nstatic inline int hda_sdw_check_lcount_ext(struct snd_sof_dev *sdev)\n{\n\treturn 0;\n}\n\nstatic inline int hda_sdw_startup(struct snd_sof_dev *sdev)\n{\n\treturn 0;\n}\n\nstatic inline void hda_common_enable_sdw_irq(struct snd_sof_dev *sdev, bool enable)\n{\n}\n\nstatic inline void hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable)\n{\n}\n\nstatic inline bool hda_sdw_check_wakeen_irq_common(struct snd_sof_dev *sdev)\n{\n\treturn false;\n}\n\nstatic inline void hda_sdw_process_wakeen(struct snd_sof_dev *sdev)\n{\n}\n\nstatic inline bool hda_common_check_sdw_irq(struct snd_sof_dev *sdev)\n{\n\treturn false;\n}\n\n#endif\n\nint sdw_hda_dai_hw_params(struct snd_pcm_substream *substream,\n\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t  struct snd_soc_dai *cpu_dai,\n\t\t\t  int link_id);\n\nint sdw_hda_dai_hw_free(struct snd_pcm_substream *substream,\n\t\t\tstruct snd_soc_dai *cpu_dai,\n\t\t\tint link_id);\n\nint sdw_hda_dai_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\tstruct snd_soc_dai *cpu_dai);\n\n \nextern struct snd_soc_dai_driver skl_dai[];\nint hda_dsp_dais_suspend(struct snd_sof_dev *sdev);\n\n \nextern struct snd_sof_dsp_ops sof_hda_common_ops;\n\nextern struct snd_sof_dsp_ops sof_skl_ops;\nint sof_skl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_apl_ops;\nint sof_apl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_cnl_ops;\nint sof_cnl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_tgl_ops;\nint sof_tgl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_icl_ops;\nint sof_icl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_mtl_ops;\nint sof_mtl_ops_init(struct snd_sof_dev *sdev);\nextern struct snd_sof_dsp_ops sof_lnl_ops;\nint sof_lnl_ops_init(struct snd_sof_dev *sdev);\n\nextern const struct sof_intel_dsp_desc skl_chip_info;\nextern const struct sof_intel_dsp_desc apl_chip_info;\nextern const struct sof_intel_dsp_desc cnl_chip_info;\nextern const struct sof_intel_dsp_desc icl_chip_info;\nextern const struct sof_intel_dsp_desc tgl_chip_info;\nextern const struct sof_intel_dsp_desc tglh_chip_info;\nextern const struct sof_intel_dsp_desc ehl_chip_info;\nextern const struct sof_intel_dsp_desc jsl_chip_info;\nextern const struct sof_intel_dsp_desc adls_chip_info;\nextern const struct sof_intel_dsp_desc mtl_chip_info;\nextern const struct sof_intel_dsp_desc lnl_chip_info;\n\n \n#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_PROBES)\nint hda_probes_register(struct snd_sof_dev *sdev);\nvoid hda_probes_unregister(struct snd_sof_dev *sdev);\n#else\nstatic inline int hda_probes_register(struct snd_sof_dev *sdev)\n{\n\treturn 0;\n}\n\nstatic inline void hda_probes_unregister(struct snd_sof_dev *sdev)\n{\n}\n#endif  \n\n \nint hda_register_clients(struct snd_sof_dev *sdev);\nvoid hda_unregister_clients(struct snd_sof_dev *sdev);\n\n \nstruct snd_soc_acpi_mach *hda_machine_select(struct snd_sof_dev *sdev);\nvoid hda_set_mach_params(struct snd_soc_acpi_mach *mach,\n\t\t\t struct snd_sof_dev *sdev);\n\n \nint hda_pci_intel_probe(struct pci_dev *pci, const struct pci_device_id *pci_id);\n\nstruct snd_sof_dai;\nstruct sof_ipc_dai_config;\n\n#define SOF_HDA_POSITION_QUIRK_USE_SKYLAKE_LEGACY\t(0)  \n#define SOF_HDA_POSITION_QUIRK_USE_DPIB_REGISTERS\t(1)  \n#define SOF_HDA_POSITION_QUIRK_USE_DPIB_DDR_UPDATE\t(2)  \n\nextern int sof_hda_position_quirk;\n\nvoid hda_set_dai_drv_ops(struct snd_sof_dev *sdev, struct snd_sof_dsp_ops *ops);\nvoid hda_ops_free(struct snd_sof_dev *sdev);\n\n \nint hda_dsp_cl_boot_firmware_skl(struct snd_sof_dev *sdev);\nint hda_dsp_core_stall_reset(struct snd_sof_dev *sdev, unsigned int core_mask);\n\n \nirqreturn_t cnl_ipc4_irq_thread(int irq, void *context);\nint cnl_ipc4_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg);\nirqreturn_t hda_dsp_ipc4_irq_thread(int irq, void *context);\nbool hda_ipc4_tx_is_busy(struct snd_sof_dev *sdev);\nvoid hda_dsp_ipc4_schedule_d0i3_work(struct sof_intel_hda_dev *hdev,\n\t\t\t\t     struct snd_sof_ipc_msg *msg);\nint hda_dsp_ipc4_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg);\nvoid hda_ipc4_dump(struct snd_sof_dev *sdev);\nextern struct sdw_intel_ops sdw_callback;\n\nstruct sof_ipc4_fw_library;\nint hda_dsp_ipc4_load_library(struct snd_sof_dev *sdev,\n\t\t\t      struct sof_ipc4_fw_library *fw_lib, bool reload);\n\n \nstruct hda_dai_widget_dma_ops {\n\tstruct hdac_ext_stream *(*get_hext_stream)(struct snd_sof_dev *sdev,\n\t\t\t\t\t\t   struct snd_soc_dai *cpu_dai,\n\t\t\t\t\t\t   struct snd_pcm_substream *substream);\n\tstruct hdac_ext_stream *(*assign_hext_stream)(struct snd_sof_dev *sdev,\n\t\t\t\t\t\t      struct snd_soc_dai *cpu_dai,\n\t\t\t\t\t\t      struct snd_pcm_substream *substream);\n\tvoid (*release_hext_stream)(struct snd_sof_dev *sdev, struct snd_soc_dai *cpu_dai,\n\t\t\t\t    struct snd_pcm_substream *substream);\n\tvoid (*setup_hext_stream)(struct snd_sof_dev *sdev, struct hdac_ext_stream *hext_stream,\n\t\t\t\t  unsigned int format_val);\n\tvoid (*reset_hext_stream)(struct snd_sof_dev *sdev, struct hdac_ext_stream *hext_sream);\n\tint (*pre_trigger)(struct snd_sof_dev *sdev, struct snd_soc_dai *cpu_dai,\n\t\t\t   struct snd_pcm_substream *substream, int cmd);\n\tint (*trigger)(struct snd_sof_dev *sdev, struct snd_soc_dai *cpu_dai,\n\t\t       struct snd_pcm_substream *substream, int cmd);\n\tint (*post_trigger)(struct snd_sof_dev *sdev, struct snd_soc_dai *cpu_dai,\n\t\t\t    struct snd_pcm_substream *substream, int cmd);\n\tvoid (*codec_dai_set_stream)(struct snd_sof_dev *sdev,\n\t\t\t\t     struct snd_pcm_substream *substream,\n\t\t\t\t     struct hdac_stream *hstream);\n\tunsigned int (*calc_stream_format)(struct snd_sof_dev *sdev,\n\t\t\t\t\t   struct snd_pcm_substream *substream,\n\t\t\t\t\t   struct snd_pcm_hw_params *params);\n\tstruct hdac_ext_link * (*get_hlink)(struct snd_sof_dev *sdev,\n\t\t\t\t\t    struct snd_pcm_substream *substream);\n};\n\nconst struct hda_dai_widget_dma_ops *\nhda_select_dai_widget_ops(struct snd_sof_dev *sdev, struct snd_sof_widget *swidget);\nint hda_dai_config(struct snd_soc_dapm_widget *w, unsigned int flags,\n\t\t   struct snd_sof_dai_config_data *data);\nint hda_link_dma_cleanup(struct snd_pcm_substream *substream, struct hdac_ext_stream *hext_stream,\n\t\t\t struct snd_soc_dai *cpu_dai);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}