
*** Running vivado
    with args -log CS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CS.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CS.tcl -notrace
Command: synth_design -top CS -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1872 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 432.148 ; gain = 99.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CS' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:47]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_0_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:64]
INFO: [Synth 8-638] synthesizing module 'N' [C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'N' (1#1) [C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:39]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_1_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:65]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_2_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:66]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_3_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:67]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_4_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:68]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_5_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:69]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_6_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:70]
INFO: [Synth 8-3491] module 'N' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/N.vhd:34' bound to instance 'N_7_inst' of component 'N' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:71]
INFO: [Synth 8-3491] module 'NO2' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NO2.vhd:34' bound to instance 'NO2_inst' of component 'NO2' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:78]
INFO: [Synth 8-638] synthesizing module 'NO2' [C:/Users/HP/project_1.srcs/sources_1/new/NO2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NO2' (2#1) [C:/Users/HP/project_1.srcs/sources_1/new/NO2.vhd:40]
INFO: [Synth 8-3491] module 'NA2' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NA2.vhd:34' bound to instance 'NA2_inst' of component 'NA2' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:81]
INFO: [Synth 8-638] synthesizing module 'NA2' [C:/Users/HP/project_1.srcs/sources_1/new/NA2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NA2' (3#1) [C:/Users/HP/project_1.srcs/sources_1/new/NA2.vhd:40]
INFO: [Synth 8-3491] module 'NA4' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NA4.vhd:34' bound to instance 'NA4_inst' of component 'NA4' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:84]
INFO: [Synth 8-638] synthesizing module 'NA4' [C:/Users/HP/project_1.srcs/sources_1/new/NA4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NA4' (4#1) [C:/Users/HP/project_1.srcs/sources_1/new/NA4.vhd:42]
INFO: [Synth 8-3491] module 'NA3O2' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NA3O2.vhd:34' bound to instance 'NA3O2_inst' of component 'NA3O2' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NA3O2' [C:/Users/HP/project_1.srcs/sources_1/new/NA3O2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NA3O2' (5#1) [C:/Users/HP/project_1.srcs/sources_1/new/NA3O2.vhd:42]
INFO: [Synth 8-3491] module 'NOA2' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NOA2.vhd:34' bound to instance 'NOA2_inst' of component 'NOA2' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:90]
INFO: [Synth 8-638] synthesizing module 'NOA2' [C:/Users/HP/project_1.srcs/sources_1/new/NOA2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NOA2' (6#1) [C:/Users/HP/project_1.srcs/sources_1/new/NOA2.vhd:41]
INFO: [Synth 8-3491] module 'NO3' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NO3.vhd:34' bound to instance 'NO3_inst' of component 'NO3' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:93]
INFO: [Synth 8-638] synthesizing module 'NO3' [C:/Users/HP/project_1.srcs/sources_1/new/NO3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NO3' (7#1) [C:/Users/HP/project_1.srcs/sources_1/new/NO3.vhd:41]
INFO: [Synth 8-3491] module 'NO3A2' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NO3A2.vhd:34' bound to instance 'NO3A2_inst' of component 'NO3A2' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:96]
INFO: [Synth 8-638] synthesizing module 'NO3A2' [C:/Users/HP/project_1.srcs/sources_1/new/NO3A2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NO3A2' (8#1) [C:/Users/HP/project_1.srcs/sources_1/new/NO3A2.vhd:42]
INFO: [Synth 8-3491] module 'NAO22' declared at 'C:/Users/HP/project_1.srcs/sources_1/new/NAO22.vhd:34' bound to instance 'NAO22_inst' of component 'NAO22' [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:99]
INFO: [Synth 8-638] synthesizing module 'NAO22' [C:/Users/HP/project_1.srcs/sources_1/new/NAO22.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NAO22' (9#1) [C:/Users/HP/project_1.srcs/sources_1/new/NAO22.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CS' (10#1) [C:/Users/HP/project_1.srcs/sources_1/new/CS.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.863 ; gain = 155.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.863 ; gain = 155.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.863 ; gain = 155.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.863 ; gain = 155.336
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'N_3_inst' (N) to 'N_4_inst'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.312 ; gain = 440.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.312 ; gain = 440.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     4|
|2     |IBUF |     4|
|3     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |    12|
|2     |  NA3O2_inst |NA3O2  |     1|
|3     |  NAO22_inst |NAO22  |     1|
|4     |  NO3A2_inst |NO3A2  |     1|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.316 ; gain = 440.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 895.629 ; gain = 576.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/project_1.runs/synth_1/CS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CS_utilization_synth.rpt -pb CS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 21:20:20 2026...
