0.7
2020.2
Nov 18 2020
09:20:35
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.gen/sources_1/ip/ram/sim/ram.v,1677403803,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Controller.v,,ram,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sim_1/new/tb.v,1677232488,verilog,,,,tb,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Controller.v,1677401927,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Execution.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,Controller,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Execution.v,1677398411,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstDecode.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,Execution,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstDecode.v,1677398949,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstFetch.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,InstDecode,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstFetch.v,1677397077,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/MemAccess.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,InstFetch,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/MemAccess.v,1677403390,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/RamController.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,MemAccess,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/RamController.v,1677395504,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/WriteBack.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,RamController,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/WriteBack.v,1677396250,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,WriteBack,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,1677395772,verilog,,,,,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v,1677401981,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/pc_reg.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,onePureRV32,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/pc_reg.v,1677396047,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/reg_file.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,pc_reg,,,,,,,,
/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/reg_file.v,1677402198,verilog,,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sim_1/new/tb.v,/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/define.v,reg_file,,,,,,,,
