Protel Design System Design Rule Check
PCB File : C:\Users\Barne\Documents\Barney Docs\Visual Studio Code\SC-Avionics-System\SC-Avionic-System-HW\SC_Flight_Controller_PCB\FC_PCB.PcbDoc
Date     : 07/02/2026
Time     : 19:03:18

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad J?-B1_A12(5770.512mil,3985.984mil) on Top Layer And Pad J?-B4_A9(5770.512mil,3954.488mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-23(3440mil,3424.409mil) on Top Layer And Pad U1-24(3440mil,3404.724mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-24(3440mil,3404.724mil) on Top Layer And Pad U1-25(3440mil,3385.039mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-40(3784.016mil,3316.614mil) on Top Layer And Pad U1-41(3803.701mil,3316.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-41(3803.701mil,3316.614mil) on Top Layer And Pad U1-42(3823.386mil,3316.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-6(3440mil,3759.055mil) on Top Layer And Pad U1-7(3440mil,3739.37mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-74(4049.291mil,3837.795mil) on Top Layer And Pad U1-75(4049.291mil,3857.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-91(3685.591mil,3925.905mil) on Top Layer And Pad U1-92(3665.905mil,3925.905mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-92(3665.905mil,3925.905mil) on Top Layer And Pad U1-93(3646.22mil,3925.905mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Pad U4-3(3324.488mil,2670.157mil) on Top Layer And Pad U4-4(3324.488mil,2650.472mil) on Top Layer 
   Violation between Clearance Constraint: (7.677mil < 10mil) Between Pad U4-4(3324.488mil,2650.472mil) on Top Layer And Pad U4-5(3350.669mil,2643.976mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U5-5(4100.315mil,4594.075mil) on Top Layer And Pad U5-6(4120mil,4594.075mil) on Top Layer 
Rule Violations :12

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C10-1(3723.701mil,7332.283mil) on Top Layer And Pad C10-2(3723.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C1-1(9055.984mil,7320mil) on Top Layer And Pad C1-2(9091.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C11-1(2883.701mil,7332.283mil) on Top Layer And Pad C11-2(2883.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C12-1(2663.701mil,7332.283mil) on Top Layer And Pad C12-2(2663.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C13-1(898.701mil,7332.283mil) on Top Layer And Pad C13-2(898.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C14-1(678.701mil,7332.283mil) on Top Layer And Pad C14-2(678.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C15-1(458.701mil,7332.283mil) on Top Layer And Pad C15-2(458.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C16-1(238.701mil,7332.283mil) on Top Layer And Pad C16-2(238.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C17-1(18.701mil,7332.283mil) on Top Layer And Pad C17-2(18.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C18-1(13808.701mil,8172.283mil) on Top Layer And Pad C18-2(13808.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C19-1(8013.701mil,8172.283mil) on Top Layer And Pad C19-2(8013.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C2-1(3450.984mil,4010mil) on Top Layer And Pad C2-2(3486.417mil,4010mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C22-1(8673.701mil,8172.283mil) on Top Layer And Pad C22-2(8673.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C24-1(9923.701mil,8172.283mil) on Top Layer And Pad C24-2(9923.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C25-1(12608.701mil,8172.283mil) on Top Layer And Pad C25-2(12608.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C26-1(12838.701mil,8172.283mil) on Top Layer And Pad C26-2(12838.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C27-1(13068.701mil,8172.283mil) on Top Layer And Pad C27-2(13068.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C28-1(6863.701mil,8172.283mil) on Top Layer And Pad C28-2(6863.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C29-1(7093.701mil,8172.283mil) on Top Layer And Pad C29-2(7093.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C30-1(7323.701mil,8172.283mil) on Top Layer And Pad C30-2(7323.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C3-1(3630.984mil,4010mil) on Top Layer And Pad C3-2(3666.417mil,4010mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C31-1(5123.701mil,8172.283mil) on Top Layer And Pad C31-2(5123.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C32-1(5333.701mil,8172.283mil) on Top Layer And Pad C32-2(5333.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C33-1(5563.701mil,8172.283mil) on Top Layer And Pad C33-2(5563.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C34-1(2198.701mil,8172.283mil) on Top Layer And Pad C34-2(2198.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C35-1(2428.701mil,8172.283mil) on Top Layer And Pad C35-2(2428.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C36-1(2658.701mil,8172.283mil) on Top Layer And Pad C36-2(2658.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C4-1(5935.984mil,7320mil) on Top Layer And Pad C4-2(5971.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C5-1(5750.984mil,7320mil) on Top Layer And Pad C5-2(5786.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C6-1(6675.984mil,7320mil) on Top Layer And Pad C6-2(6711.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C7-1(6490.984mil,7320mil) on Top Layer And Pad C7-2(6526.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C8-1(5385.984mil,7320mil) on Top Layer And Pad C8-2(5421.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C9-1(5570.984mil,7320mil) on Top Layer And Pad C9-2(5606.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-1(5391.575mil,3889.803mil) on Top Layer And Pad IC2-2(5391.575mil,3852.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-2(5391.575mil,3852.402mil) on Top Layer And Pad IC2-3(5391.575mil,3815mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-4(5490mil,3815mil) on Top Layer And Pad IC2-5(5490mil,3852.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-5(5490mil,3852.402mil) on Top Layer And Pad IC2-6(5490mil,3889.803mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC4-1(4273.032mil,2666.181mil) on Bottom Layer And Pad IC4-2(4273.032mil,2640.591mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC4-2(4273.032mil,2640.591mil) on Bottom Layer And Pad IC4-3(4273.032mil,2615mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC4-4(4190.354mil,2615mil) on Bottom Layer And Pad IC4-5(4190.354mil,2640.591mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC4-5(4190.354mil,2640.591mil) on Bottom Layer And Pad IC4-6(4190.354mil,2666.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad J?-(5812.441mil,3746.22mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.759mil < 10mil) Between Pad J?-(5812.441mil,3746.22mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.759mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad J?-(5812.441mil,3973.78mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.759mil < 10mil) Between Pad J?-(5812.441mil,3973.78mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.759mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.614mil < 10mil) Between Pad J?-SH3(5792.756mil,3689.921mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.614mil < 10mil) Between Pad J?-SH4(5792.756mil,4030.079mil) on Multi-Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-1(2433.795mil,3732.548mil) on Top Layer And Pad J13-2(2433.795mil,3775.856mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-2(2433.795mil,3775.856mil) on Top Layer And Pad J13-3(2433.795mil,3819.163mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-3(2433.795mil,3819.163mil) on Top Layer And Pad J13-4(2433.795mil,3862.47mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-4(2433.795mil,3862.47mil) on Top Layer And Pad J13-5(2433.795mil,3905.777mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-5(2433.795mil,3905.777mil) on Top Layer And Pad J13-6(2433.795mil,3949.084mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-6(2433.795mil,3949.084mil) on Top Layer And Pad J13-7(2433.795mil,3992.391mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-7(2433.795mil,3992.391mil) on Top Layer And Pad J13-8(2433.795mil,4035.698mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J13-8(2433.795mil,4035.698mil) on Top Layer And Pad J13-CD1(2433.795mil,4079.005mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-1(5885mil,4380mil) on Top Layer And Pad J7-2(5885mil,4330mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-1(5885mil,4380mil) on Top Layer And Pad J7-3(5835mil,4380mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.402mil < 10mil) Between Pad J7-1(5885mil,4380mil) on Top Layer And Pad J7-7(5935mil,4355mil) on Multi-Layer [Top Solder] Mask Sliver [0.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-2(5885mil,4330mil) on Top Layer And Pad J7-4(5835mil,4330mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.402mil < 10mil) Between Pad J7-2(5885mil,4330mil) on Top Layer And Pad J7-7(5935mil,4355mil) on Multi-Layer [Top Solder] Mask Sliver [0.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-3(5835mil,4380mil) on Top Layer And Pad J7-4(5835mil,4330mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-3(5835mil,4380mil) on Top Layer And Pad J7-5(5785mil,4380mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-4(5835mil,4330mil) on Top Layer And Pad J7-6(5785mil,4330mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad J7-5(5785mil,4380mil) on Top Layer And Pad J7-6(5785mil,4330mil) on Top Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R?-1(11425.984mil,8160mil) on Top Layer And Pad R?-2(11461.417mil,8160mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R10-1(4343.701mil,7332.283mil) on Top Layer And Pad R10-2(4343.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R1-1(10530.984mil,7320mil) on Top Layer And Pad R1-2(10566.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R11-1(3303.701mil,7332.283mil) on Top Layer And Pad R11-2(3303.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R12-1(3503.701mil,7332.283mil) on Top Layer And Pad R12-2(3503.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R13-1(3083.701mil,7332.283mil) on Top Layer And Pad R13-2(3083.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R14-1(2003.701mil,7332.283mil) on Top Layer And Pad R14-2(2003.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R15-1(2223.701mil,7332.283mil) on Top Layer And Pad R15-2(2223.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R16-1(1558.701mil,7332.283mil) on Top Layer And Pad R16-2(1558.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-1(1778.701mil,7332.283mil) on Top Layer And Pad R17-2(1778.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R18-1(1118.701mil,7332.283mil) on Top Layer And Pad R18-2(1118.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-1(1338.701mil,7332.283mil) on Top Layer And Pad R19-2(1338.701mil,7367.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R20-1(13578.701mil,8172.283mil) on Top Layer And Pad R20-2(13578.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R2-1(9220.984mil,7320mil) on Top Layer And Pad R2-2(9256.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R21-1(11598.701mil,8172.283mil) on Top Layer And Pad R21-2(11598.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R23-1(11178.701mil,8172.283mil) on Top Layer And Pad R23-2(11178.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R24-1(10153.701mil,8172.283mil) on Top Layer And Pad R24-2(10153.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R25-1(10383.701mil,8172.283mil) on Top Layer And Pad R25-2(10383.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R26-1(7783.701mil,8172.283mil) on Top Layer And Pad R26-2(7783.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R27-1(7553.701mil,8172.283mil) on Top Layer And Pad R27-2(7553.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R28-1(3553.701mil,8172.283mil) on Top Layer And Pad R28-2(3553.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R29-1(3783.701mil,8172.283mil) on Top Layer And Pad R29-2(3783.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R30-1(4013.701mil,8172.283mil) on Top Layer And Pad R30-2(4013.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R3-1(11235.984mil,7320mil) on Top Layer And Pad R3-2(11271.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R31-1(4243.701mil,8172.283mil) on Top Layer And Pad R31-2(4243.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R32-1(6633.701mil,8172.283mil) on Top Layer And Pad R32-2(6633.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R33-1(1968.701mil,8172.283mil) on Top Layer And Pad R33-2(1968.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R34-1(1278.701mil,8172.283mil) on Top Layer And Pad R34-2(1278.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R35-1(1508.701mil,8172.283mil) on Top Layer And Pad R35-2(1508.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R36-1(1738.701mil,8172.283mil) on Top Layer And Pad R36-2(1738.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R37-1(11808.701mil,8172.283mil) on Top Layer And Pad R37-2(11808.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R38-1(12038.701mil,8172.283mil) on Top Layer And Pad R38-2(12038.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R39-1(5998.701mil,8172.283mil) on Top Layer And Pad R39-2(5998.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R40-1(6228.701mil,8172.283mil) on Top Layer And Pad R40-2(6228.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-1(8870.984mil,7320mil) on Top Layer And Pad R4-2(8906.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R41-1(4913.701mil,8172.283mil) on Top Layer And Pad R41-2(4913.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R42-1(4683.701mil,8172.283mil) on Top Layer And Pad R42-2(4683.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R43-1(4453.701mil,8172.283mil) on Top Layer And Pad R43-2(4453.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R44-1(3323.701mil,8172.283mil) on Top Layer And Pad R44-2(3323.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R45-1(2888.701mil,8172.283mil) on Top Layer And Pad R45-2(2888.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R46-1(1048.701mil,8172.283mil) on Top Layer And Pad R46-2(1048.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R47-1(818.701mil,8172.283mil) on Top Layer And Pad R47-2(818.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R48-1(588.701mil,8172.283mil) on Top Layer And Pad R48-2(588.701mil,8207.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-1(9935.984mil,7320mil) on Top Layer And Pad R5-2(9971.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-1(10695.984mil,7320mil) on Top Layer And Pad R6-2(10731.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R7-1(9405.984mil,7320mil) on Top Layer And Pad R7-2(9441.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R8-1(8685.984mil,7320mil) on Top Layer And Pad R8-2(8721.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R9-1(5200.984mil,7320mil) on Top Layer And Pad R9-2(5236.417mil,7320mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U2-1(3804.882mil,4684.842mil) on Top Layer And Pad U2-9(3835mil,4705.118mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U2-2(3804.882mil,4665.158mil) on Top Layer And Pad U2-4(3835mil,4644.882mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U2-4(3835mil,4644.882mil) on Top Layer And Pad U2-6(3865.118mil,4665.158mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U2-7(3865.118mil,4684.842mil) on Top Layer And Pad U2-9(3835mil,4705.118mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U3-1(3940.236mil,2679.843mil) on Top Layer And Pad U3-9(3970.354mil,2700.118mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U3-2(3940.236mil,2660.157mil) on Top Layer And Pad U3-4(3970.354mil,2639.882mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U3-4(3970.354mil,2639.882mil) on Top Layer And Pad U3-6(4000.472mil,2660.157mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.521mil < 10mil) Between Pad U3-7(4000.472mil,2679.843mil) on Top Layer And Pad U3-9(3970.354mil,2700.118mil) on Top Layer [Top Solder] Mask Sliver [9.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-1(4074.232mil,4659.528mil) on Top Layer And Pad U5-14(4100.315mil,4665.925mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(4074.232mil,4659.528mil) on Top Layer And Pad U5-2(4074.232mil,4639.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(4165.768mil,4639.842mil) on Top Layer And Pad U5-11(4165.768mil,4659.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad U5-10(4165.768mil,4639.842mil) on Top Layer And Pad U5-12(4139.685mil,4665.925mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(4165.768mil,4639.842mil) on Top Layer And Pad U5-9(4165.768mil,4620.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-11(4165.768mil,4659.528mil) on Top Layer And Pad U5-12(4139.685mil,4665.925mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-12(4139.685mil,4665.925mil) on Top Layer And Pad U5-13(4120mil,4665.925mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-13(4120mil,4665.925mil) on Top Layer And Pad U5-14(4100.315mil,4665.925mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad U5-14(4100.315mil,4665.925mil) on Top Layer And Pad U5-2(4074.232mil,4639.842mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(4074.232mil,4639.842mil) on Top Layer And Pad U5-3(4074.232mil,4620.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(4074.232mil,4620.158mil) on Top Layer And Pad U5-4(4074.232mil,4600.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad U5-3(4074.232mil,4620.158mil) on Top Layer And Pad U5-5(4100.315mil,4594.075mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-4(4074.232mil,4600.472mil) on Top Layer And Pad U5-5(4100.315mil,4594.075mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(4100.315mil,4594.075mil) on Top Layer And Pad U5-6(4120mil,4594.075mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(4120mil,4594.075mil) on Top Layer And Pad U5-7(4139.685mil,4594.075mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U5-7(4139.685mil,4594.075mil) on Top Layer And Pad U5-8(4165.768mil,4600.472mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.39mil < 10mil) Between Pad U5-7(4139.685mil,4594.075mil) on Top Layer And Pad U5-9(4165.768mil,4620.158mil) on Top Layer [Top Solder] Mask Sliver [5.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-8(4165.768mil,4600.472mil) on Top Layer And Pad U5-9(4165.768mil,4620.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.74mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.74mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.74mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.74mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.354mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.354mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.354mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.354mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.354mil]
Rule Violations :167

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (4284.842mil,2692.756mil) on Bottom Overlay And Pad IC4-1(4273.032mil,2666.181mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C10-1(3723.701mil,7332.283mil) on Top Layer And Track (3715.827mil,7350mil)(3731.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C10-2(3723.701mil,7367.717mil) on Top Layer And Track (3715.827mil,7350mil)(3731.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C1-1(9055.984mil,7320mil) on Top Layer And Track (9073.701mil,7312.126mil)(9073.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C11-1(2883.701mil,7332.283mil) on Top Layer And Track (2875.827mil,7350mil)(2891.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C11-2(2883.701mil,7367.717mil) on Top Layer And Track (2875.827mil,7350mil)(2891.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C1-2(9091.417mil,7320mil) on Top Layer And Track (9073.701mil,7312.126mil)(9073.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C12-1(2663.701mil,7332.283mil) on Top Layer And Track (2655.827mil,7350mil)(2671.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C12-2(2663.701mil,7367.717mil) on Top Layer And Track (2655.827mil,7350mil)(2671.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C13-1(898.701mil,7332.283mil) on Top Layer And Track (890.827mil,7350mil)(906.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C13-2(898.701mil,7367.717mil) on Top Layer And Track (890.827mil,7350mil)(906.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C14-1(678.701mil,7332.283mil) on Top Layer And Track (670.827mil,7350mil)(686.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C14-2(678.701mil,7367.717mil) on Top Layer And Track (670.827mil,7350mil)(686.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C15-1(458.701mil,7332.283mil) on Top Layer And Track (450.827mil,7350mil)(466.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C15-2(458.701mil,7367.717mil) on Top Layer And Track (450.827mil,7350mil)(466.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C16-1(238.701mil,7332.283mil) on Top Layer And Track (230.827mil,7350mil)(246.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C16-2(238.701mil,7367.717mil) on Top Layer And Track (230.827mil,7350mil)(246.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C17-1(18.701mil,7332.283mil) on Top Layer And Track (10.827mil,7350mil)(26.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C17-2(18.701mil,7367.717mil) on Top Layer And Track (10.827mil,7350mil)(26.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C18-1(13808.701mil,8172.283mil) on Top Layer And Track (13800.827mil,8190mil)(13816.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C18-2(13808.701mil,8207.717mil) on Top Layer And Track (13800.827mil,8190mil)(13816.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C19-1(8013.701mil,8172.283mil) on Top Layer And Track (8005.827mil,8190mil)(8021.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C19-2(8013.701mil,8207.717mil) on Top Layer And Track (8005.827mil,8190mil)(8021.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(3450.984mil,4010mil) on Top Layer And Text "U1" (3410.146mil,3995.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C2-1(3450.984mil,4010mil) on Top Layer And Track (3468.701mil,4002.126mil)(3468.701mil,4017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad C21-1(8468.268mil,8175mil) on Top Layer And Track (8491.89mil,8153.346mil)(8515.512mil,8153.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad C21-1(8468.268mil,8175mil) on Top Layer And Track (8491.89mil,8196.654mil)(8515.512mil,8196.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad C21-2(8538.74mil,8175mil) on Top Layer And Track (8491.89mil,8153.346mil)(8515.512mil,8153.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad C21-2(8538.74mil,8175mil) on Top Layer And Track (8491.89mil,8196.654mil)(8515.512mil,8196.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(3486.417mil,4010mil) on Top Layer And Text "U1" (3410.146mil,3995.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C2-2(3486.417mil,4010mil) on Top Layer And Track (3468.701mil,4002.126mil)(3468.701mil,4017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C22-1(8673.701mil,8172.283mil) on Top Layer And Track (8665.827mil,8190mil)(8681.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C22-2(8673.701mil,8207.717mil) on Top Layer And Track (8665.827mil,8190mil)(8681.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad C23-1(9708.701mil,8164.567mil) on Top Layer And Track (9687.047mil,8188.189mil)(9687.047mil,8211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad C23-1(9708.701mil,8164.567mil) on Top Layer And Track (9730.354mil,8188.189mil)(9730.354mil,8211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad C23-2(9708.701mil,8235.039mil) on Top Layer And Track (9687.047mil,8188.189mil)(9687.047mil,8211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad C23-2(9708.701mil,8235.039mil) on Top Layer And Track (9730.354mil,8188.189mil)(9730.354mil,8211.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C24-1(9923.701mil,8172.283mil) on Top Layer And Track (9915.827mil,8190mil)(9931.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C24-2(9923.701mil,8207.717mil) on Top Layer And Track (9915.827mil,8190mil)(9931.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C25-1(12608.701mil,8172.283mil) on Top Layer And Track (12600.827mil,8190mil)(12616.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C25-2(12608.701mil,8207.717mil) on Top Layer And Track (12600.827mil,8190mil)(12616.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C26-1(12838.701mil,8172.283mil) on Top Layer And Track (12830.827mil,8190mil)(12846.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C26-2(12838.701mil,8207.717mil) on Top Layer And Track (12830.827mil,8190mil)(12846.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C27-1(13068.701mil,8172.283mil) on Top Layer And Track (13060.827mil,8190mil)(13076.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C27-2(13068.701mil,8207.717mil) on Top Layer And Track (13060.827mil,8190mil)(13076.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C28-1(6863.701mil,8172.283mil) on Top Layer And Track (6855.827mil,8190mil)(6871.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C28-2(6863.701mil,8207.717mil) on Top Layer And Track (6855.827mil,8190mil)(6871.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C29-1(7093.701mil,8172.283mil) on Top Layer And Track (7085.827mil,8190mil)(7101.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C29-2(7093.701mil,8207.717mil) on Top Layer And Track (7085.827mil,8190mil)(7101.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C30-1(7323.701mil,8172.283mil) on Top Layer And Track (7315.827mil,8190mil)(7331.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C30-2(7323.701mil,8207.717mil) on Top Layer And Track (7315.827mil,8190mil)(7331.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C3-1(3630.984mil,4010mil) on Top Layer And Track (3648.701mil,4002.126mil)(3648.701mil,4017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C31-1(5123.701mil,8172.283mil) on Top Layer And Track (5115.827mil,8190mil)(5131.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C31-2(5123.701mil,8207.717mil) on Top Layer And Track (5115.827mil,8190mil)(5131.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C3-2(3666.417mil,4010mil) on Top Layer And Track (3648.701mil,4002.126mil)(3648.701mil,4017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C32-1(5333.701mil,8172.283mil) on Top Layer And Track (5325.827mil,8190mil)(5341.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C32-2(5333.701mil,8207.717mil) on Top Layer And Track (5325.827mil,8190mil)(5341.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C33-1(5563.701mil,8172.283mil) on Top Layer And Track (5555.827mil,8190mil)(5571.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C33-2(5563.701mil,8207.717mil) on Top Layer And Track (5555.827mil,8190mil)(5571.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C34-1(2198.701mil,8172.283mil) on Top Layer And Track (2190.827mil,8190mil)(2206.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C34-2(2198.701mil,8207.717mil) on Top Layer And Track (2190.827mil,8190mil)(2206.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C35-1(2428.701mil,8172.283mil) on Top Layer And Track (2420.827mil,8190mil)(2436.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C35-2(2428.701mil,8207.717mil) on Top Layer And Track (2420.827mil,8190mil)(2436.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C36-1(2658.701mil,8172.283mil) on Top Layer And Track (2650.827mil,8190mil)(2666.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C36-2(2658.701mil,8207.717mil) on Top Layer And Track (2650.827mil,8190mil)(2666.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C4-1(5935.984mil,7320mil) on Top Layer And Track (5953.701mil,7312.126mil)(5953.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C4-2(5971.417mil,7320mil) on Top Layer And Track (5953.701mil,7312.126mil)(5953.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C5-1(5750.984mil,7320mil) on Top Layer And Track (5768.701mil,7312.126mil)(5768.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C5-2(5786.417mil,7320mil) on Top Layer And Track (5768.701mil,7312.126mil)(5768.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C6-1(6675.984mil,7320mil) on Top Layer And Track (6693.701mil,7312.126mil)(6693.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C6-2(6711.417mil,7320mil) on Top Layer And Track (6693.701mil,7312.126mil)(6693.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C7-1(6490.984mil,7320mil) on Top Layer And Track (6508.701mil,7312.126mil)(6508.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C7-2(6526.417mil,7320mil) on Top Layer And Track (6508.701mil,7312.126mil)(6508.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C8-1(5385.984mil,7320mil) on Top Layer And Track (5403.701mil,7312.126mil)(5403.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C8-2(5421.417mil,7320mil) on Top Layer And Track (5403.701mil,7312.126mil)(5403.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C9-1(5570.984mil,7320mil) on Top Layer And Track (5588.701mil,7312.126mil)(5588.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad C9-2(5606.417mil,7320mil) on Top Layer And Track (5588.701mil,7312.126mil)(5588.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(2360.591mil,4397.402mil) on Top Layer And Track (2378.307mil,4373.779mil)(2378.307mil,4421.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC1-1(2378.228mil,4670mil) on Top Layer And Track (2348.189mil,4696.575mil)(2408.228mil,4696.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(2378.228mil,4670mil) on Top Layer And Track (2422.008mil,4498.543mil)(2422.008mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-2(2378.228mil,4620mil) on Top Layer And Track (2422.008mil,4498.543mil)(2422.008mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-3(2378.228mil,4570mil) on Top Layer And Track (2422.008mil,4498.543mil)(2422.008mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-4(2378.228mil,4520mil) on Top Layer And Track (2422.008mil,4498.543mil)(2422.008mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-5(2591.772mil,4520mil) on Top Layer And Track (2547.992mil,4498.543mil)(2547.992mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-6(2591.772mil,4570mil) on Top Layer And Track (2547.992mil,4498.543mil)(2547.992mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-7(2591.772mil,4620mil) on Top Layer And Track (2547.992mil,4498.543mil)(2547.992mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-8(2591.772mil,4670mil) on Top Layer And Track (2547.992mil,4498.543mil)(2547.992mil,4691.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC2-1(5391.575mil,3889.803mil) on Top Layer And Track (5367.953mil,3915.394mil)(5415.197mil,3915.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-1(5391.575mil,3889.803mil) on Top Layer And Track (5428.976mil,3794.843mil)(5428.976mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-2(5391.575mil,3852.402mil) on Top Layer And Track (5428.976mil,3794.843mil)(5428.976mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-3(5391.575mil,3815mil) on Top Layer And Track (5428.976mil,3794.843mil)(5428.976mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-4(5490mil,3815mil) on Top Layer And Track (5452.598mil,3794.843mil)(5452.598mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-5(5490mil,3852.402mil) on Top Layer And Track (5452.598mil,3794.843mil)(5452.598mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-6(5490mil,3889.803mil) on Top Layer And Track (5452.598mil,3794.843mil)(5452.598mil,3909.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-1(5400mil,2928.268mil) on Top Layer And Track (5372.047mil,2974.528mil)(5577.953mil,2974.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(5400mil,2928.268mil) on Top Layer And Track (5373.425mil,2895.787mil)(5373.425mil,2960.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-2(5450mil,2928.268mil) on Top Layer And Track (5372.047mil,2974.528mil)(5577.953mil,2974.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-3(5500mil,2928.268mil) on Top Layer And Track (5372.047mil,2974.528mil)(5577.953mil,2974.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-4(5550mil,2928.268mil) on Top Layer And Track (5372.047mil,2974.528mil)(5577.953mil,2974.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-5(5550mil,3211.732mil) on Top Layer And Track (5372.047mil,3165.472mil)(5577.953mil,3165.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-6(5500mil,3211.732mil) on Top Layer And Track (5372.047mil,3165.472mil)(5577.953mil,3165.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-7(5450mil,3211.732mil) on Top Layer And Track (5372.047mil,3165.472mil)(5577.953mil,3165.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC3-8(5400mil,3211.732mil) on Top Layer And Track (5372.047mil,3165.472mil)(5577.953mil,3165.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J?-SH1(5957.323mil,3689.921mil) on Multi-Layer And Text "J10" (5795.5mil,3613.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J?-SH3(5792.756mil,3689.921mil) on Multi-Layer And Text "J10" (5795.5mil,3613.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.174mil < 10mil) Between Pad J13-MP4(2400.331mil,3544.359mil) on Top Layer And Track (2433.795mil,3577.43mil)(2433.795mil,3695.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R?-1(11425.984mil,8160mil) on Top Layer And Track (11443.701mil,8152.126mil)(11443.701mil,8167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R?-2(11461.417mil,8160mil) on Top Layer And Track (11443.701mil,8152.126mil)(11443.701mil,8167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R10-1(4343.701mil,7332.283mil) on Top Layer And Track (4335.827mil,7350mil)(4351.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R10-2(4343.701mil,7367.717mil) on Top Layer And Track (4335.827mil,7350mil)(4351.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R1-1(10530.984mil,7320mil) on Top Layer And Track (10548.701mil,7312.126mil)(10548.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R11-1(3303.701mil,7332.283mil) on Top Layer And Track (3295.827mil,7350mil)(3311.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R11-2(3303.701mil,7367.717mil) on Top Layer And Track (3295.827mil,7350mil)(3311.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R1-2(10566.417mil,7320mil) on Top Layer And Track (10548.701mil,7312.126mil)(10548.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R12-1(3503.701mil,7332.283mil) on Top Layer And Track (3495.827mil,7350mil)(3511.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R12-2(3503.701mil,7367.717mil) on Top Layer And Track (3495.827mil,7350mil)(3511.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R13-1(3083.701mil,7332.283mil) on Top Layer And Track (3075.827mil,7350mil)(3091.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R13-2(3083.701mil,7367.717mil) on Top Layer And Track (3075.827mil,7350mil)(3091.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R14-1(2003.701mil,7332.283mil) on Top Layer And Track (1995.827mil,7350mil)(2011.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R14-2(2003.701mil,7367.717mil) on Top Layer And Track (1995.827mil,7350mil)(2011.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R15-1(2223.701mil,7332.283mil) on Top Layer And Track (2215.827mil,7350mil)(2231.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R15-2(2223.701mil,7367.717mil) on Top Layer And Track (2215.827mil,7350mil)(2231.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R16-1(1558.701mil,7332.283mil) on Top Layer And Track (1550.827mil,7350mil)(1566.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R16-2(1558.701mil,7367.717mil) on Top Layer And Track (1550.827mil,7350mil)(1566.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-1(1778.701mil,7332.283mil) on Top Layer And Track (1770.827mil,7350mil)(1786.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-2(1778.701mil,7367.717mil) on Top Layer And Track (1770.827mil,7350mil)(1786.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-1(1118.701mil,7332.283mil) on Top Layer And Track (1110.827mil,7350mil)(1126.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-2(1118.701mil,7367.717mil) on Top Layer And Track (1110.827mil,7350mil)(1126.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R19-1(1338.701mil,7332.283mil) on Top Layer And Track (1330.827mil,7350mil)(1346.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R19-2(1338.701mil,7367.717mil) on Top Layer And Track (1330.827mil,7350mil)(1346.575mil,7350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R20-1(13578.701mil,8172.283mil) on Top Layer And Track (13570.827mil,8190mil)(13586.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R20-2(13578.701mil,8207.717mil) on Top Layer And Track (13570.827mil,8190mil)(13586.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R2-1(9220.984mil,7320mil) on Top Layer And Track (9238.701mil,7312.126mil)(9238.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R21-1(11598.701mil,8172.283mil) on Top Layer And Track (11590.827mil,8190mil)(11606.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R21-2(11598.701mil,8207.717mil) on Top Layer And Track (11590.827mil,8190mil)(11606.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R2-2(9256.417mil,7320mil) on Top Layer And Track (9238.701mil,7312.126mil)(9238.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R23-1(11178.701mil,8172.283mil) on Top Layer And Track (11170.827mil,8190mil)(11186.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R23-2(11178.701mil,8207.717mil) on Top Layer And Track (11170.827mil,8190mil)(11186.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R24-1(10153.701mil,8172.283mil) on Top Layer And Track (10145.827mil,8190mil)(10161.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R24-2(10153.701mil,8207.717mil) on Top Layer And Track (10145.827mil,8190mil)(10161.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R25-1(10383.701mil,8172.283mil) on Top Layer And Track (10375.827mil,8190mil)(10391.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R25-2(10383.701mil,8207.717mil) on Top Layer And Track (10375.827mil,8190mil)(10391.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R26-1(7783.701mil,8172.283mil) on Top Layer And Track (7775.827mil,8190mil)(7791.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R26-2(7783.701mil,8207.717mil) on Top Layer And Track (7775.827mil,8190mil)(7791.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R27-1(7553.701mil,8172.283mil) on Top Layer And Track (7545.827mil,8190mil)(7561.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R27-2(7553.701mil,8207.717mil) on Top Layer And Track (7545.827mil,8190mil)(7561.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R28-1(3553.701mil,8172.283mil) on Top Layer And Track (3545.827mil,8190mil)(3561.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R28-2(3553.701mil,8207.717mil) on Top Layer And Track (3545.827mil,8190mil)(3561.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R29-1(3783.701mil,8172.283mil) on Top Layer And Track (3775.827mil,8190mil)(3791.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R29-2(3783.701mil,8207.717mil) on Top Layer And Track (3775.827mil,8190mil)(3791.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R30-1(4013.701mil,8172.283mil) on Top Layer And Track (4005.827mil,8190mil)(4021.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R30-2(4013.701mil,8207.717mil) on Top Layer And Track (4005.827mil,8190mil)(4021.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R3-1(11235.984mil,7320mil) on Top Layer And Track (11253.701mil,7312.126mil)(11253.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R31-1(4243.701mil,8172.283mil) on Top Layer And Track (4235.827mil,8190mil)(4251.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R31-2(4243.701mil,8207.717mil) on Top Layer And Track (4235.827mil,8190mil)(4251.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R3-2(11271.417mil,7320mil) on Top Layer And Track (11253.701mil,7312.126mil)(11253.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R32-1(6633.701mil,8172.283mil) on Top Layer And Track (6625.827mil,8190mil)(6641.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R32-2(6633.701mil,8207.717mil) on Top Layer And Track (6625.827mil,8190mil)(6641.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R33-1(1968.701mil,8172.283mil) on Top Layer And Track (1960.827mil,8190mil)(1976.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R33-2(1968.701mil,8207.717mil) on Top Layer And Track (1960.827mil,8190mil)(1976.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R34-1(1278.701mil,8172.283mil) on Top Layer And Track (1270.827mil,8190mil)(1286.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R34-2(1278.701mil,8207.717mil) on Top Layer And Track (1270.827mil,8190mil)(1286.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R35-1(1508.701mil,8172.283mil) on Top Layer And Track (1500.827mil,8190mil)(1516.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R35-2(1508.701mil,8207.717mil) on Top Layer And Track (1500.827mil,8190mil)(1516.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R36-1(1738.701mil,8172.283mil) on Top Layer And Track (1730.827mil,8190mil)(1746.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R36-2(1738.701mil,8207.717mil) on Top Layer And Track (1730.827mil,8190mil)(1746.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R37-1(11808.701mil,8172.283mil) on Top Layer And Track (11800.827mil,8190mil)(11816.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R37-2(11808.701mil,8207.717mil) on Top Layer And Track (11800.827mil,8190mil)(11816.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R38-1(12038.701mil,8172.283mil) on Top Layer And Track (12030.827mil,8190mil)(12046.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R38-2(12038.701mil,8207.717mil) on Top Layer And Track (12030.827mil,8190mil)(12046.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R39-1(5998.701mil,8172.283mil) on Top Layer And Track (5990.827mil,8190mil)(6006.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R39-2(5998.701mil,8207.717mil) on Top Layer And Track (5990.827mil,8190mil)(6006.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R40-1(6228.701mil,8172.283mil) on Top Layer And Track (6220.827mil,8190mil)(6236.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R40-2(6228.701mil,8207.717mil) on Top Layer And Track (6220.827mil,8190mil)(6236.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R4-1(8870.984mil,7320mil) on Top Layer And Track (8888.701mil,7312.126mil)(8888.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R41-1(4913.701mil,8172.283mil) on Top Layer And Track (4905.827mil,8190mil)(4921.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R41-2(4913.701mil,8207.717mil) on Top Layer And Track (4905.827mil,8190mil)(4921.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R4-2(8906.417mil,7320mil) on Top Layer And Track (8888.701mil,7312.126mil)(8888.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R42-1(4683.701mil,8172.283mil) on Top Layer And Track (4675.827mil,8190mil)(4691.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R42-2(4683.701mil,8207.717mil) on Top Layer And Track (4675.827mil,8190mil)(4691.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R43-1(4453.701mil,8172.283mil) on Top Layer And Track (4445.827mil,8190mil)(4461.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R43-2(4453.701mil,8207.717mil) on Top Layer And Track (4445.827mil,8190mil)(4461.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R44-1(3323.701mil,8172.283mil) on Top Layer And Track (3315.827mil,8190mil)(3331.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R44-2(3323.701mil,8207.717mil) on Top Layer And Track (3315.827mil,8190mil)(3331.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R45-1(2888.701mil,8172.283mil) on Top Layer And Track (2880.827mil,8190mil)(2896.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R45-2(2888.701mil,8207.717mil) on Top Layer And Track (2880.827mil,8190mil)(2896.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R46-1(1048.701mil,8172.283mil) on Top Layer And Track (1040.827mil,8190mil)(1056.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R46-2(1048.701mil,8207.717mil) on Top Layer And Track (1040.827mil,8190mil)(1056.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R47-1(818.701mil,8172.283mil) on Top Layer And Track (810.827mil,8190mil)(826.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R47-2(818.701mil,8207.717mil) on Top Layer And Track (810.827mil,8190mil)(826.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R48-1(588.701mil,8172.283mil) on Top Layer And Track (580.827mil,8190mil)(596.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R48-2(588.701mil,8207.717mil) on Top Layer And Track (580.827mil,8190mil)(596.575mil,8190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R5-1(9935.984mil,7320mil) on Top Layer And Track (9953.701mil,7312.126mil)(9953.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R5-2(9971.417mil,7320mil) on Top Layer And Track (9953.701mil,7312.126mil)(9953.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R6-1(10695.984mil,7320mil) on Top Layer And Track (10713.701mil,7312.126mil)(10713.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R6-2(10731.417mil,7320mil) on Top Layer And Track (10713.701mil,7312.126mil)(10713.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R7-1(9405.984mil,7320mil) on Top Layer And Track (9423.701mil,7312.126mil)(9423.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R7-2(9441.417mil,7320mil) on Top Layer And Track (9423.701mil,7312.126mil)(9423.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R8-1(8685.984mil,7320mil) on Top Layer And Track (8703.701mil,7312.126mil)(8703.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R8-2(8721.417mil,7320mil) on Top Layer And Track (8703.701mil,7312.126mil)(8703.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R9-1(5200.984mil,7320mil) on Top Layer And Track (5218.701mil,7312.126mil)(5218.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R9-2(5236.417mil,7320mil) on Top Layer And Track (5218.701mil,7312.126mil)(5218.701mil,7327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(3440mil,3857.48mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-10(3440mil,3680.315mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-100(3508.425mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-11(3440mil,3660.63mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-12(3440mil,3640.945mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-13(3440mil,3621.26mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-14(3440mil,3601.575mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-15(3440mil,3581.89mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(3440mil,3562.205mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-17(3440mil,3542.52mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-18(3440mil,3522.835mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-19(3440mil,3503.15mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-2(3440mil,3837.795mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-20(3440mil,3483.465mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-21(3440mil,3463.78mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-22(3440mil,3444.094mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-23(3440mil,3424.409mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-24(3440mil,3404.724mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-25(3440mil,3385.039mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-26(3508.425mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-27(3528.11mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-28(3547.795mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-29(3567.48mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-3(3440mil,3818.11mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-30(3587.165mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-31(3606.85mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-32(3626.535mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-33(3646.22mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-34(3665.905mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-35(3685.591mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-36(3705.276mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-37(3724.961mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-38(3744.646mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-39(3764.331mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-4(3440mil,3798.425mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-40(3784.016mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-41(3803.701mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-42(3823.386mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-43(3843.071mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-44(3862.756mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-45(3882.441mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-46(3902.126mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-47(3921.811mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-48(3941.496mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-49(3961.181mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-5(3440mil,3778.74mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-50(3980.866mil,3316.614mil) on Top Layer And Track (3482.835mil,3359.449mil)(4006.457mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-51(4049.291mil,3385.039mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-52(4049.291mil,3404.724mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-53(4049.291mil,3424.409mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-54(4049.291mil,3444.094mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-55(4049.291mil,3463.78mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-56(4049.291mil,3483.465mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-57(4049.291mil,3503.15mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-58(4049.291mil,3522.835mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-59(4049.291mil,3542.52mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-6(3440mil,3759.055mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-60(4049.291mil,3562.205mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-61(4049.291mil,3581.89mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-62(4049.291mil,3601.575mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-63(4049.291mil,3621.26mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-64(4049.291mil,3640.945mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-65(4049.291mil,3660.63mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-66(4049.291mil,3680.315mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-67(4049.291mil,3700mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-68(4049.291mil,3719.685mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-69(4049.291mil,3739.37mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-7(3440mil,3739.37mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-70(4049.291mil,3759.055mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-71(4049.291mil,3778.74mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-72(4049.291mil,3798.425mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-73(4049.291mil,3818.11mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-74(4049.291mil,3837.795mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-75(4049.291mil,3857.48mil) on Top Layer And Track (4006.457mil,3359.449mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-76(3980.866mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-77(3961.181mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-78(3941.496mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-79(3921.811mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(3440mil,3719.685mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-80(3902.126mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-81(3882.441mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-82(3862.756mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-83(3843.071mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-84(3823.386mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-85(3803.701mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-86(3784.016mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-87(3764.331mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-88(3744.646mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-89(3724.961mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(3440mil,3700mil) on Top Layer And Track (3482.835mil,3359.449mil)(3482.835mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-90(3705.276mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-91(3685.591mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-92(3665.905mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-93(3646.22mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-94(3626.535mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-95(3606.85mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-96(3587.165mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-97(3567.48mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-98(3547.795mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-99(3528.11mil,3925.905mil) on Top Layer And Track (3482.835mil,3883.071mil)(4006.457mil,3883.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U2-1(3804.882mil,4684.842mil) on Top Layer And Track (3794.449mil,4699.803mil)(3794.449mil,4715.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U2-10(3815.315mil,4705.118mil) on Top Layer And Track (3794.449mil,4715.551mil)(3801.535mil,4715.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U2-2(3804.882mil,4665.158mil) on Top Layer And Track (3794.449mil,4634.449mil)(3794.449mil,4650.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U2-3(3815.315mil,4644.882mil) on Top Layer And Track (3794.449mil,4634.449mil)(3801.535mil,4634.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U2-5(3854.685mil,4644.882mil) on Top Layer And Track (3868.465mil,4634.449mil)(3875.551mil,4634.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U2-6(3865.118mil,4665.158mil) on Top Layer And Track (3875.551mil,4634.449mil)(3875.551mil,4650.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U2-7(3865.118mil,4684.842mil) on Top Layer And Track (3875.551mil,4699.803mil)(3875.551mil,4715.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U2-8(3854.685mil,4705.118mil) on Top Layer And Track (3868.465mil,4715.551mil)(3875.551mil,4715.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U3-1(3940.236mil,2679.843mil) on Top Layer And Track (3929.803mil,2694.803mil)(3929.803mil,2710.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U3-10(3950.669mil,2700.118mil) on Top Layer And Track (3929.803mil,2710.551mil)(3936.89mil,2710.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U3-2(3940.236mil,2660.157mil) on Top Layer And Track (3929.803mil,2629.449mil)(3929.803mil,2645.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U3-3(3950.669mil,2639.882mil) on Top Layer And Track (3929.803mil,2629.449mil)(3936.89mil,2629.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U3-5(3990.039mil,2639.882mil) on Top Layer And Track (4003.819mil,2629.449mil)(4010.905mil,2629.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U3-6(4000.472mil,2660.157mil) on Top Layer And Track (4010.905mil,2629.449mil)(4010.905mil,2645.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Pad U3-7(4000.472mil,2679.843mil) on Top Layer And Track (4010.905mil,2694.803mil)(4010.905mil,2710.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.194mil < 10mil) Between Pad U3-8(3990.039mil,2700.118mil) on Top Layer And Track (4003.819mil,2710.551mil)(4010.905mil,2710.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.194mil]
Rule Violations :318

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (3442.201mil,4058.5mil) on Top Overlay And Text "U1" (3410.146mil,3995.76mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.035mil < 10mil) Between Text "J10" (5795.5mil,3613.5mil) on Top Overlay And Track (5849.055mil,3684.016mil)(5904.173mil,3684.016mil) on Top Overlay Silk Text to Silk Clearance [3.035mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (3410.146mil,3995.76mil) on Top Overlay And Track (3468.701mil,4002.126mil)(3468.701mil,4017.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01