# Copyright (C) 1991-2011 Altera Corporation,,,,,,,,,
# Your use of Altera Corporation's design tools, logic functions ,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,
# to the terms and conditions of the Altera Program License ,,,,,,,,,
# Subscription Agreement, Altera MegaCore Function License ,,,,,,,,
# Agreement, or other applicable license agreement, including, ,,,,,,
# without limitation, that your use is for the sole purpose of ,,,,,,,,
# programming logic devices manufactured by Altera and sold by ,,,,,,,,,
# Altera or its authorized distributors.  Please refer to the ,,,,,,,,,
# applicable agreement for further details.,,,,,,,,,
,,,,,,,,,
# Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition,,,,,,,,,
# File: D:/WorkSpace/FermiLab/FPGA/SDRAM-v05-04STP/pinassignment.csv,,,,,,,,,
# Generated on: Mon Sep 12 13:45:05 2016,,,,,,,,,
,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.,,,,,,,,,
,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clk,Input,PIN_B11,8,B8_N0,,,,,
clk_133m,Output,PIN_E5,8,B8_N3,,,,,
clk_sdram,Output,PIN_E6,8,B8_N3,,,,,
conn_f[31],Output,PIN_L8,1,B1_N2,,,,,
conn_f[30],Output,PIN_K7,1,B1_N2,,,,,
conn_f[29],Output,PIN_J6,1,B1_N1,,,,,
conn_f[28],Output,PIN_J1,1,B1_N3,,,,,
conn_f[27],Output,PIN_H1,1,B1_N3,,,,,
conn_f[26],Output,PIN_G3,1,B1_N0,,,,,
conn_f[25],Output,PIN_F1,1,B1_N1,,,,,
conn_f[24],Output,PIN_E1,1,B1_N1,,,,,
conn_f[23],Output,PIN_D2,1,B1_N1,,,,,
conn_f[22],Output,PIN_C1,1,B1_N1,,,,,
conn_f[21],Output,PIN_B1,1,B1_N0,,,,,
conn_f[20],Output,PIN_F10,8,B8_N2,,,,,
conn_f[19],Output,PIN_F7,8,B8_N3,,,,,
conn_f[18],Output,PIN_C7,8,B8_N1,,,,,
conn_f[17],Output,PIN_F8,8,B8_N3,,,,,
conn_f[16],Output,PIN_D10,8,B8_N0,,,,,
conn_f[15],Output,PIN_K8,1,B1_N2,,,,,
conn_f[14],Output,PIN_J7,1,B1_N2,,,,,
conn_f[13],Output,PIN_H6,1,B1_N1,,,,,
conn_f[12],Output,PIN_J2,1,B1_N3,,,,,
conn_f[11],Output,PIN_H2,1,B1_N3,,,,,
conn_f[10],Output,PIN_G4,1,B1_N0,,,,,
conn_f[9],Output,PIN_F2,1,B1_N1,,,,,
conn_f[8],Output,PIN_E3,1,B1_N0,,,,,
conn_f[7],Output,PIN_E4,1,B1_N0,,,,,
conn_f[6],Output,PIN_C2,1,B1_N1,,,,,
conn_f[5],Output,PIN_B2,1,B1_N0,,,,,
conn_f[4],Output,PIN_C3,8,B8_N3,,,,,
conn_f[3],Output,PIN_G7,8,B8_N3,,,,,
conn_f[2],Output,PIN_C8,8,B8_N1,,,,,
conn_f[1],Output,PIN_G8,8,B8_N3,,,,,
conn_f[0],Output,PIN_E10,8,B8_N0,,,,,
led1,Output,PIN_J3,1,B1_N3,,,,,
