--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_16bit_top.twx cpu_16bit_top.ncd -o cpu_16bit_top.twr
cpu_16bit_top.pcf -ucf cpu_16bit_top.ucf

Design file:              cpu_16bit_top.ncd
Physical constraint file: cpu_16bit_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_1<0>   |    0.563(R)|    1.315(R)|clk_BUFGP         |   0.000|
data_1<1>   |    0.541(R)|    1.066(R)|clk_BUFGP         |   0.000|
data_1<2>   |    1.199(R)|    0.804(R)|clk_BUFGP         |   0.000|
data_1<3>   |    0.903(R)|    0.455(R)|clk_BUFGP         |   0.000|
data_1<4>   |    0.081(R)|    1.406(R)|clk_BUFGP         |   0.000|
data_1<5>   |    0.625(R)|    1.445(R)|clk_BUFGP         |   0.000|
data_1<6>   |    0.038(R)|    1.246(R)|clk_BUFGP         |   0.000|
data_1<7>   |    0.095(R)|    1.268(R)|clk_BUFGP         |   0.000|
data_1<8>   |    0.851(R)|    1.333(R)|clk_BUFGP         |   0.000|
data_1<9>   |    0.961(R)|    1.100(R)|clk_BUFGP         |   0.000|
data_1<10>  |    0.573(R)|    0.866(R)|clk_BUFGP         |   0.000|
data_1<11>  |    0.531(R)|    0.926(R)|clk_BUFGP         |   0.000|
data_1<12>  |    0.370(R)|    1.127(R)|clk_BUFGP         |   0.000|
data_1<13>  |    0.595(R)|    1.150(R)|clk_BUFGP         |   0.000|
data_1<14>  |    1.308(R)|    1.280(R)|clk_BUFGP         |   0.000|
data_1<15>  |    1.983(R)|    1.314(R)|clk_BUFGP         |   0.000|
data_2<0>   |    2.604(R)|   -0.185(R)|clk_BUFGP         |   0.000|
data_2<1>   |    2.534(R)|   -0.102(R)|clk_BUFGP         |   0.000|
data_2<2>   |    2.550(R)|   -0.121(R)|clk_BUFGP         |   0.000|
data_2<3>   |    2.555(R)|   -0.127(R)|clk_BUFGP         |   0.000|
data_2<4>   |    2.612(R)|   -0.194(R)|clk_BUFGP         |   0.000|
data_2<5>   |    0.289(R)|    0.926(R)|clk_BUFGP         |   0.000|
data_2<6>   |    0.301(R)|    0.916(R)|clk_BUFGP         |   0.000|
data_2<7>   |    0.009(R)|    1.145(R)|clk_BUFGP         |   0.000|
data_2<8>   |    0.373(R)|    0.854(R)|clk_BUFGP         |   0.000|
data_2<9>   |    0.384(R)|    0.841(R)|clk_BUFGP         |   0.000|
data_2<10>  |    0.491(R)|    0.755(R)|clk_BUFGP         |   0.000|
data_2<11>  |    0.056(R)|    1.110(R)|clk_BUFGP         |   0.000|
data_2<12>  |    0.829(R)|    0.491(R)|clk_BUFGP         |   0.000|
data_2<13>  |    0.370(R)|    0.854(R)|clk_BUFGP         |   0.000|
data_2<14>  |    0.067(R)|    1.097(R)|clk_BUFGP         |   0.000|
data_2<15>  |    0.280(R)|    0.926(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
addr_1<0>   |   10.944(R)|clk_BUFGP         |   0.000|
addr_1<1>   |   10.973(R)|clk_BUFGP         |   0.000|
addr_1<2>   |   10.741(R)|clk_BUFGP         |   0.000|
addr_1<3>   |   11.217(R)|clk_BUFGP         |   0.000|
addr_1<4>   |   11.257(R)|clk_BUFGP         |   0.000|
addr_1<5>   |   11.266(R)|clk_BUFGP         |   0.000|
addr_1<6>   |   11.270(R)|clk_BUFGP         |   0.000|
addr_1<7>   |   11.265(R)|clk_BUFGP         |   0.000|
addr_1<8>   |   10.688(R)|clk_BUFGP         |   0.000|
addr_1<9>   |   10.575(R)|clk_BUFGP         |   0.000|
addr_1<10>  |    9.847(R)|clk_BUFGP         |   0.000|
addr_1<11>  |   10.271(R)|clk_BUFGP         |   0.000|
addr_1<12>  |   12.172(R)|clk_BUFGP         |   0.000|
addr_1<13>  |   12.003(R)|clk_BUFGP         |   0.000|
addr_1<14>  |   10.169(R)|clk_BUFGP         |   0.000|
addr_1<15>  |   10.348(R)|clk_BUFGP         |   0.000|
addr_2<0>   |   13.266(R)|clk_BUFGP         |   0.000|
addr_2<1>   |   12.768(R)|clk_BUFGP         |   0.000|
addr_2<2>   |   13.936(R)|clk_BUFGP         |   0.000|
addr_2<3>   |   12.818(R)|clk_BUFGP         |   0.000|
addr_2<4>   |   13.407(R)|clk_BUFGP         |   0.000|
addr_2<5>   |   12.610(R)|clk_BUFGP         |   0.000|
addr_2<6>   |   13.847(R)|clk_BUFGP         |   0.000|
addr_2<7>   |   12.831(R)|clk_BUFGP         |   0.000|
addr_2<8>   |   13.741(R)|clk_BUFGP         |   0.000|
addr_2<9>   |   13.336(R)|clk_BUFGP         |   0.000|
addr_2<10>  |   12.382(R)|clk_BUFGP         |   0.000|
addr_2<11>  |   13.708(R)|clk_BUFGP         |   0.000|
addr_2<12>  |   13.978(R)|clk_BUFGP         |   0.000|
addr_2<13>  |   12.726(R)|clk_BUFGP         |   0.000|
addr_2<14>  |   12.669(R)|clk_BUFGP         |   0.000|
addr_2<15>  |   13.606(R)|clk_BUFGP         |   0.000|
data_2<0>   |   13.064(R)|clk_BUFGP         |   0.000|
data_2<1>   |   14.002(R)|clk_BUFGP         |   0.000|
data_2<2>   |   13.759(R)|clk_BUFGP         |   0.000|
data_2<3>   |   13.765(R)|clk_BUFGP         |   0.000|
data_2<4>   |   13.532(R)|clk_BUFGP         |   0.000|
data_2<5>   |   13.038(R)|clk_BUFGP         |   0.000|
data_2<6>   |   13.038(R)|clk_BUFGP         |   0.000|
data_2<7>   |   13.526(R)|clk_BUFGP         |   0.000|
data_2<8>   |   14.243(R)|clk_BUFGP         |   0.000|
data_2<9>   |   14.040(R)|clk_BUFGP         |   0.000|
data_2<10>  |   13.767(R)|clk_BUFGP         |   0.000|
data_2<11>  |   13.286(R)|clk_BUFGP         |   0.000|
data_2<12>  |   14.004(R)|clk_BUFGP         |   0.000|
data_2<13>  |   14.505(R)|clk_BUFGP         |   0.000|
data_2<14>  |   13.015(R)|clk_BUFGP         |   0.000|
data_2<15>  |   14.276(R)|clk_BUFGP         |   0.000|
dyp0<0>     |   11.085(R)|clk_BUFGP         |   0.000|
dyp0<1>     |    8.699(R)|clk_BUFGP         |   0.000|
led<0>      |   11.705(R)|clk_BUFGP         |   0.000|
led<1>      |   11.422(R)|clk_BUFGP         |   0.000|
led<2>      |   11.612(R)|clk_BUFGP         |   0.000|
led<3>      |   12.560(R)|clk_BUFGP         |   0.000|
led<4>      |   11.981(R)|clk_BUFGP         |   0.000|
led<5>      |   12.695(R)|clk_BUFGP         |   0.000|
led<6>      |   11.622(R)|clk_BUFGP         |   0.000|
led<7>      |   11.990(R)|clk_BUFGP         |   0.000|
led<8>      |   12.050(R)|clk_BUFGP         |   0.000|
led<9>      |   12.388(R)|clk_BUFGP         |   0.000|
led<10>     |   12.414(R)|clk_BUFGP         |   0.000|
led<11>     |   12.204(R)|clk_BUFGP         |   0.000|
led<12>     |   12.097(R)|clk_BUFGP         |   0.000|
led<13>     |   12.347(R)|clk_BUFGP         |   0.000|
led<14>     |   13.038(R)|clk_BUFGP         |   0.000|
led<15>     |   12.701(R)|clk_BUFGP         |   0.000|
oe_1        |   12.806(R)|clk_BUFGP         |   0.000|
oe_2        |   15.963(R)|clk_BUFGP         |   0.000|
we_1        |   10.788(R)|clk_BUFGP         |   0.000|
we_2        |   14.751(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.734|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 28 02:12:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



