
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/GemsFDTD_716B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2536409 heartbeat IPC: 3.94258 cumulative IPC: 3.94258 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2536409 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 24790418 heartbeat IPC: 0.449357 cumulative IPC: 0.449357 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 38623268 heartbeat IPC: 0.722917 cumulative IPC: 0.554218 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50004662 heartbeat IPC: 0.878627 cumulative IPC: 0.632001 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 67820399 heartbeat IPC: 0.561302 cumulative IPC: 0.612708 (Simulation time: 0 hr 7 min 23 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 83353646 heartbeat IPC: 0.64378 cumulative IPC: 0.61868 (Simulation time: 0 hr 8 min 59 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 95336121 heartbeat IPC: 0.834552 cumulative IPC: 0.646554 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 109979193 heartbeat IPC: 0.682917 cumulative IPC: 0.65151 (Simulation time: 0 hr 12 min 6 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 128098507 heartbeat IPC: 0.551897 cumulative IPC: 0.637135 (Simulation time: 0 hr 14 min 0 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 140917503 heartbeat IPC: 0.780092 cumulative IPC: 0.650378 (Simulation time: 0 hr 15 min 31 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 152399810 heartbeat IPC: 0.870905 cumulative IPC: 0.667274 (Simulation time: 0 hr 16 min 55 sec) 
Finished CPU 0 instructions: 100000000 cycles: 149863401 cumulative IPC: 0.667274 (Simulation time: 0 hr 16 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.667274 instructions: 100000000 cycles: 149863401
cpu0_DTLB TOTAL     ACCESS:   29892748  HIT:   26862896  MISS:    3029852
cpu0_DTLB LOAD      ACCESS:   20912825  HIT:   17883828  MISS:    3028997
cpu0_DTLB RFO       ACCESS:    8979923  HIT:    8979068  MISS:        855
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8406 cycles
cpu0_ITLB TOTAL     ACCESS:    1847905  HIT:    1847903  MISS:          2
cpu0_ITLB LOAD      ACCESS:    1847905  HIT:    1847903  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 383 cycles
cpu0_L1I TOTAL     ACCESS:    7855463  HIT:    7855341  MISS:        122
cpu0_L1I LOAD      ACCESS:    7855463  HIT:    7855341  MISS:        122
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 278.525 cycles
cpu0_STLB TOTAL     ACCESS:    3029855  HIT:    2757396  MISS:     272459
cpu0_STLB LOAD      ACCESS:    3029000  HIT:    2756541  MISS:     272459
cpu0_STLB RFO       ACCESS:        855  HIT:        855  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 51.436 cycles
cpu0_L1D TOTAL     ACCESS:   34789490  HIT:   26546679  MISS:    8242811
cpu0_L1D LOAD      ACCESS:   22655411  HIT:   14436210  MISS:    8219201
cpu0_L1D RFO       ACCESS:   11866939  HIT:   11866933  MISS:          6
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     267140  HIT:     243536  MISS:      23604
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.6239 cycles
cpu0_L2C TOTAL     ACCESS:    9425517  HIT:    7934779  MISS:    1490738
cpu0_L2C LOAD      ACCESS:    8219323  HIT:    6729218  MISS:    1490105
cpu0_L2C RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1182584  HIT:    1182544  MISS:         40
cpu0_L2C TRANSLATION ACCESS:      23604  HIT:      23011  MISS:        593
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 316.73 cycles
LLC TOTAL     ACCESS:    1524577  HIT:     100038  MISS:    1424539
LLC LOAD      ACCESS:    1490006  HIT:      67774  MISS:    1422232
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      33978  HIT:      31872  MISS:       2106
LLC TRANSLATION ACCESS:        593  HIT:        392  MISS:        201
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 309.475 cycles
Insertion Distribution: 
	LOAD 112458 0 225155 1154712 
	RFO 0 0 14461 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 2218 
	 12 0 111 113 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         79  ROW_BUFFER_MISS:    1422330
 DBUS AVG_CONGESTED_CYCLE:    3.95048
 WQ ROW_BUFFER_HIT:       2072  ROW_BUFFER_MISS:      13727  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9038% MPKI: 0.06477 Average ROB Occupancy at Mispredict: 248.543
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.06477
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

