<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_TEST_BENCH_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_TEST_BENCH" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="250774fs"></ZoomStartTime>
      <ZoomEndTime time="371575fs"></ZoomEndTime>
      <Cursor1Time time="330000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="139"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="71" />
   <wvobject fp_name="/CPU_TEST_BENCH/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/ALU_FUN" type="array">
      <obj_property name="ElementShortName">ALU_FUN[4:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_FUN[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/A" type="array">
      <obj_property name="ElementShortName">A[7:0]</obj_property>
      <obj_property name="ObjectShortName">A[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/B" type="array">
      <obj_property name="ElementShortName">B[7:0]</obj_property>
      <obj_property name="ObjectShortName">B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/ALU_OUT" type="array">
      <obj_property name="ElementShortName">ALU_OUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_OUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/FLAG_REG_OUT" type="array">
      <obj_property name="ElementShortName">FLAG_REG_OUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">FLAG_REG_OUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/FLAGS_IN" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">FLAGS_IN[3:0]</obj_property>
      <obj_property name="ObjectShortName">FLAGS_IN[3:0]</obj_property>
      <obj_property name="label">ALU_FLAGS_IN[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU/FLAGS_OUT" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">FLAGS_OUT[3:0]</obj_property>
      <obj_property name="ObjectShortName">FLAGS_OUT[3:0]</obj_property>
      <obj_property name="label">ALU_FLAGS_OUT[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/FLAG_REG_IN" type="array">
      <obj_property name="ElementShortName">FLAG_REG_IN[7:0]</obj_property>
      <obj_property name="ObjectShortName">FLAG_REG_IN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/Z_IN" type="logic">
      <obj_property name="ElementShortName">Z_IN</obj_property>
      <obj_property name="ObjectShortName">Z_IN</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/Z_FLAG_LD" type="logic">
      <obj_property name="ElementShortName">Z_FLAG_LD</obj_property>
      <obj_property name="ObjectShortName">Z_FLAG_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/Z_FLAG_SET" type="logic">
      <obj_property name="ElementShortName">Z_FLAG_SET</obj_property>
      <obj_property name="ObjectShortName">Z_FLAG_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/Z_FLAG_CLR" type="logic">
      <obj_property name="ElementShortName">Z_FLAG_CLR</obj_property>
      <obj_property name="ObjectShortName">Z_FLAG_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/Z_OUT" type="logic">
      <obj_property name="ElementShortName">Z_OUT</obj_property>
      <obj_property name="ObjectShortName">Z_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/N_IN" type="logic">
      <obj_property name="ElementShortName">N_IN</obj_property>
      <obj_property name="ObjectShortName">N_IN</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/N_FLAG_LD" type="logic">
      <obj_property name="ElementShortName">N_FLAG_LD</obj_property>
      <obj_property name="ObjectShortName">N_FLAG_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/N_FLAG_SET" type="logic">
      <obj_property name="ElementShortName">N_FLAG_SET</obj_property>
      <obj_property name="ObjectShortName">N_FLAG_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/N_FLAG_CLR" type="logic">
      <obj_property name="ElementShortName">N_FLAG_CLR</obj_property>
      <obj_property name="ObjectShortName">N_FLAG_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/N_OUT" type="logic">
      <obj_property name="ElementShortName">N_OUT</obj_property>
      <obj_property name="ObjectShortName">N_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/H_IN" type="logic">
      <obj_property name="ElementShortName">H_IN</obj_property>
      <obj_property name="ObjectShortName">H_IN</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/H_FLAG_LD" type="logic">
      <obj_property name="ElementShortName">H_FLAG_LD</obj_property>
      <obj_property name="ObjectShortName">H_FLAG_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/H_FLAG_SET" type="logic">
      <obj_property name="ElementShortName">H_FLAG_SET</obj_property>
      <obj_property name="ObjectShortName">H_FLAG_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/H_FLAG_CLR" type="logic">
      <obj_property name="ElementShortName">H_FLAG_CLR</obj_property>
      <obj_property name="ObjectShortName">H_FLAG_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/H_OUT" type="logic">
      <obj_property name="ElementShortName">H_OUT</obj_property>
      <obj_property name="ObjectShortName">H_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/C_IN" type="logic">
      <obj_property name="ElementShortName">C_IN</obj_property>
      <obj_property name="ObjectShortName">C_IN</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/C_FLAG_LD" type="logic">
      <obj_property name="ElementShortName">C_FLAG_LD</obj_property>
      <obj_property name="ObjectShortName">C_FLAG_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/C_FLAG_SET" type="logic">
      <obj_property name="ElementShortName">C_FLAG_SET</obj_property>
      <obj_property name="ObjectShortName">C_FLAG_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/C_FLAG_CLR" type="logic">
      <obj_property name="ElementShortName">C_FLAG_CLR</obj_property>
      <obj_property name="ObjectShortName">C_FLAG_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/C_OUT" type="logic">
      <obj_property name="ElementShortName">C_OUT</obj_property>
      <obj_property name="ObjectShortName">C_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/mem[7]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7][7:0]</obj_property>
      <obj_property name="ObjectShortName">[7][7:0]</obj_property>
      <obj_property name="label">REG_A[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/mem[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][7:0]</obj_property>
      <obj_property name="ObjectShortName">[0][7:0]</obj_property>
      <obj_property name="label">REG_B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/mem[1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][7:0]</obj_property>
      <obj_property name="ObjectShortName">[1][7:0]</obj_property>
      <obj_property name="label">REG_C[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/mem[2]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[2][7:0]</obj_property>
      <obj_property name="ObjectShortName">[2][7:0]</obj_property>
      <obj_property name="label">REG_D[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/mem[3]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[3][7:0]</obj_property>
      <obj_property name="ObjectShortName">[3][7:0]</obj_property>
      <obj_property name="label">REG_E[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/PS" type="array">
      <obj_property name="ElementShortName">PS[31:0]</obj_property>
      <obj_property name="ObjectShortName">PS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ProgRom/PROG_IR" type="array">
      <obj_property name="ElementShortName">PROG_IR[7:0]</obj_property>
      <obj_property name="ObjectShortName">PROG_IR[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ProgCount/PC_COUNT" type="array">
      <obj_property name="ElementShortName">PC_COUNT[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_COUNT[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/DX_OUT" type="array">
      <obj_property name="ElementShortName">DX_OUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">DX_OUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/DY_OUT" type="array">
      <obj_property name="ElementShortName">DY_OUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">DY_OUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/ADRX" type="array">
      <obj_property name="ElementShortName">ADRX[4:0]</obj_property>
      <obj_property name="ObjectShortName">ADRX[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/ADRY" type="array">
      <obj_property name="ElementShortName">ADRY[4:0]</obj_property>
      <obj_property name="ObjectShortName">ADRY[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile/DIN" type="array">
      <obj_property name="ElementShortName">DIN[7:0]</obj_property>
      <obj_property name="ObjectShortName">DIN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Flag_Reg/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RF_DIN_SEL" type="array">
      <obj_property name="ElementShortName">RF_DIN_SEL[2:0]</obj_property>
      <obj_property name="ObjectShortName">RF_DIN_SEL[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ALU_B_SEL" type="array">
      <obj_property name="ElementShortName">ALU_B_SEL[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_B_SEL[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/IMMED_SEL" type="array">
      <obj_property name="ElementShortName">IMMED_SEL[7:0]</obj_property>
      <obj_property name="ObjectShortName">IMMED_SEL[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/SP_DOUT" type="array">
      <obj_property name="ElementShortName">SP_DOUT[15:0]</obj_property>
      <obj_property name="ObjectShortName">SP_DOUT[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/MEM_DIN" type="array">
      <obj_property name="ElementShortName">MEM_DIN[7:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_DIN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/MEM_DOUT" type="array">
      <obj_property name="ElementShortName">MEM_DOUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_DOUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/MEM_ADDR_IN" type="array">
      <obj_property name="ElementShortName">MEM_ADDR_IN[15:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_ADDR_IN[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Memory/WE" type="logic">
      <obj_property name="ElementShortName">WE</obj_property>
      <obj_property name="ObjectShortName">WE</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Memory/RE" type="logic">
      <obj_property name="ElementShortName">RE</obj_property>
      <obj_property name="ObjectShortName">RE</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/SP_OPCODE" type="array">
      <obj_property name="ElementShortName">SP_OPCODE[7:0]</obj_property>
      <obj_property name="ObjectShortName">SP_OPCODE[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/PUSH_FLAG" type="logic">
      <obj_property name="ElementShortName">PUSH_FLAG</obj_property>
      <obj_property name="ObjectShortName">PUSH_FLAG</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/PUSH_HB" type="logic">
      <obj_property name="ElementShortName">PUSH_HB</obj_property>
      <obj_property name="ObjectShortName">PUSH_HB</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/PUSH_LB" type="logic">
      <obj_property name="ElementShortName">PUSH_LB</obj_property>
      <obj_property name="ObjectShortName">PUSH_LB</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/POP_HB" type="logic">
      <obj_property name="ElementShortName">POP_HB</obj_property>
      <obj_property name="ObjectShortName">POP_HB</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/ControlUnit/POP_LB" type="logic">
      <obj_property name="ElementShortName">POP_LB</obj_property>
      <obj_property name="ObjectShortName">POP_LB</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Stack_Pointer/DOUT" type="array">
      <obj_property name="ElementShortName">DOUT[15:0]</obj_property>
      <obj_property name="ObjectShortName">DOUT[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Stack_Pointer/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Stack_Pointer/SP_DECR" type="logic">
      <obj_property name="ElementShortName">SP_DECR</obj_property>
      <obj_property name="ObjectShortName">SP_DECR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Stack_Pointer/SP_INCR" type="logic">
      <obj_property name="ElementShortName">SP_INCR</obj_property>
      <obj_property name="ObjectShortName">SP_INCR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Stack_Pointer/SP_LD" type="logic">
      <obj_property name="ElementShortName">SP_LD</obj_property>
      <obj_property name="ObjectShortName">SP_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Memory/mem[65533]" type="array">
      <obj_property name="ElementShortName">[65533][7:0]</obj_property>
      <obj_property name="ObjectShortName">[65533][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Memory/mem[65532]" type="array">
      <obj_property name="ElementShortName">[65532][7:0]</obj_property>
      <obj_property name="ObjectShortName">[65532][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/Memory/DOUT" type="array">
      <obj_property name="ElementShortName">DOUT[7:0]</obj_property>
      <obj_property name="ObjectShortName">DOUT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RF_DIN_SEL" type="array">
      <obj_property name="ElementShortName">RF_DIN_SEL[2:0]</obj_property>
      <obj_property name="ObjectShortName">RF_DIN_SEL[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RF_WR" type="logic">
      <obj_property name="ElementShortName">RF_WR</obj_property>
      <obj_property name="ObjectShortName">RF_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_TEST_BENCH/DUT/RegFile_MUX/Sel" type="array">
      <obj_property name="ElementShortName">Sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">Sel[1:0]</obj_property>
   </wvobject>
</wave_config>
