/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 280 96)
	(text "branch_result_module" (rect 5 0 93 12)(font "Arial" ))
	(text "inst" (rect 8 64 20 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "flag_add_build_branch[1..0]" (rect 0 0 108 12)(font "Arial" ))
		(text "flag_add_build_branch[1..0]" (rect 21 27 129 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "alu_branch_flag" (rect 0 0 63 12)(font "Arial" ))
		(text "alu_branch_flag" (rect 21 43 84 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 264 32)
		(output)
		(text "branch_result" (rect 0 0 54 12)(font "Arial" ))
		(text "branch_result" (rect 189 27 243 39)(font "Arial" ))
		(line (pt 264 32)(pt 248 32)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 248 64)(line_width 1))
	)
)
