// Seed: 3754305988
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_18 = 32'd96,
    parameter id_22 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    _id_22
);
  inout wire _id_22;
  output wire id_21;
  output logic [7:0] id_20;
  output wire id_19;
  inout wire _id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_16,
      id_21,
      id_21,
      id_14
  );
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic [id_22 : -1  ==  -1 'h0] id_23;
  assign id_1[""] = 1;
  logic [id_18 : -1 'b0] id_24;
  ;
  assign id_20[-1] = 1 == ~(-1) ? id_11 : id_10;
endmodule
