// Seed: 3872978226
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output tri1 id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    input tri1 id_12,
    output uwire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri id_16,
    input tri0 id_17,
    input wand id_18,
    output uwire id_19,
    output tri1 id_20,
    input supply1 id_21,
    output wand id_22,
    input wor id_23,
    input supply0 id_24,
    input wand id_25,
    output wor id_26,
    input tri id_27,
    output uwire id_28,
    input supply0 id_29
    , id_32,
    input supply0 id_30
);
  assign id_8 = id_23;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    inout  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output tri1  id_5,
    input  tri0  id_6
    , id_10,
    input  uwire id_7,
    output wor   id_8
);
  wire id_11;
  module_0(
      id_2,
      id_6,
      id_6,
      id_8,
      id_6,
      id_2,
      id_7,
      id_5,
      id_2,
      id_7,
      id_2,
      id_7,
      id_3,
      id_2,
      id_3,
      id_8,
      id_2,
      id_6,
      id_3,
      id_2,
      id_2,
      id_7,
      id_8,
      id_2,
      id_6,
      id_6,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
